Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jul 13 01:28:52 2021
| Host         : ubuntu running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -hierarchical -file /home/aignacio/mpsoc_100xcores_utilizacao
| Design       : mpsoc
| Device       : 7k325tffg676-2
| Design State : Routed
--------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------+------------------------------------------+------------+------------+---------+------+--------+--------+--------+------------+
|                            Instance                            |                  Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------+------------------------------------------+------------+------------+---------+------+--------+--------+--------+------------+
| mpsoc                                                          |                                    (top) |     197654 |     197652 |       0 |    2 | 146253 |      2 |    399 |          4 |
|   (mpsoc)                                                      |                                    (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|   gen_tiles[10].u_tile                                         |                               tile_slave |        999 |        999 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4641 |        150 |        150 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4650 |        150 |        150 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4650 |        126 |        126 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4651 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4642 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4649 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4643 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4646 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4646 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4647 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4648 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4644 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4644 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4645 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[11].u_tile                                         |                             tile_slave_0 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4630 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4639 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4639 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4640 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4631 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4638 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4632 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4635 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4635 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4636 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4637 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4633 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4633 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4634 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[12].u_tile                                         |                             tile_slave_1 |        994 |        994 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4619 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4628 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4628 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4629 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4620 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4627 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4621 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4624 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4624 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4625 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4626 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4622 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4622 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4623 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[13].u_tile                                         |                             tile_slave_2 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4608 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4617 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4617 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4618 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4609 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4616 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4610 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4613 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4613 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4614 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4615 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4611 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4611 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4612 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[14].u_tile                                         |                             tile_slave_3 |       1008 |       1008 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4597 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4606 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4606 |        136 |        136 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4607 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4598 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4605 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4599 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4602 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4602 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4603 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4604 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4600 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4600 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4601 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[15].u_tile                                         |                             tile_slave_4 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4586 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4595 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4595 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4596 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4587 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4594 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4588 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4591 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4591 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4592 |         82 |         82 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4593 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4589 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4589 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4590 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[16].u_tile                                         |                             tile_slave_5 |        990 |        990 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4575 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4584 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4584 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4585 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4576 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4583 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4577 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4580 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4580 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4581 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4582 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4578 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4578 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4579 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[17].u_tile                                         |                             tile_slave_6 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4564 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4573 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4573 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4574 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4565 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4572 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4566 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4569 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4569 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4570 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4571 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4567 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4567 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4568 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[18].u_tile                                         |                             tile_slave_7 |       1008 |       1008 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4553 |        159 |        159 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4562 |        159 |        159 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4562 |        135 |        135 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4563 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4554 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4561 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4555 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4558 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4558 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4559 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4560 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4556 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4556 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4557 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[19].u_tile                                         |                             tile_slave_8 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4542 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4551 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4551 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4552 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4543 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4550 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4544 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4547 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4547 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4548 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4549 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4545 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4545 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4546 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[1].u_tile                                          |                             tile_slave_9 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4531 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4540 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4540 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4541 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4532 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4539 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4533 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4536 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4536 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4537 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4538 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4534 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4534 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4535 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[20].u_tile                                         |                            tile_slave_10 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4520 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4529 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4529 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4530 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4521 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4528 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4522 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4525 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4525 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4526 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4527 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4523 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4523 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4524 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[21].u_tile                                         |                            tile_slave_11 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4509 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4518 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4518 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4519 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4510 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4517 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4511 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4514 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4514 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4515 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4516 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4512 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4512 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4513 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[22].u_tile                                         |                            tile_slave_12 |        999 |        999 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4498 |        153 |        153 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4507 |        153 |        153 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4507 |        129 |        129 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4508 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4499 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4506 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4500 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4503 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4503 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4504 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4505 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4501 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4501 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4502 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[23].u_tile                                         |                            tile_slave_13 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4487 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4496 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4496 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4497 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4488 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4495 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4489 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4492 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4492 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4493 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4494 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4490 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4490 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4491 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[24].u_tile                                         |                            tile_slave_14 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4476 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4485 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4485 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4486 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4477 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4484 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4478 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4481 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4481 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4482 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4483 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4479 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4479 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4480 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[25].u_tile                                         |                            tile_slave_15 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4465 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4474 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4474 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4475 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4466 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4473 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4467 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4470 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4470 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4471 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4472 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4468 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4468 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4469 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[26].u_tile                                         |                            tile_slave_16 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4454 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4463 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4463 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4464 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4455 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4462 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4456 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4459 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4459 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4460 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4461 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4457 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4457 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4458 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[27].u_tile                                         |                            tile_slave_17 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4443 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4452 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4452 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4453 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4444 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4451 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4445 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4448 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4448 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4449 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4450 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4446 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4446 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4447 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[28].u_tile                                         |                            tile_slave_18 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4432 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4441 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4441 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4442 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4433 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4440 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4434 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4437 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4437 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4438 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4439 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4435 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4435 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4436 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[29].u_tile                                         |                            tile_slave_19 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4421 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4430 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4430 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4431 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4422 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4429 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4423 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4426 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4426 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4427 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4428 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4424 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4424 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4425 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[2].u_tile                                          |                            tile_slave_20 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4410 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4419 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4419 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4420 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4411 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4418 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4412 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4415 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4415 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4416 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4417 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4413 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4413 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4414 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[30].u_tile                                         |                            tile_slave_21 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4399 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4408 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4408 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4409 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4400 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4407 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4401 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4404 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4404 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4405 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4406 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4402 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4402 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4403 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[31].u_tile                                         |                            tile_slave_22 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4388 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4397 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4397 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4398 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4389 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4396 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4390 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4393 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4393 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4394 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4395 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4391 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4391 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4392 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[32].u_tile                                         |                            tile_slave_23 |       1008 |       1008 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4377 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4386 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4386 |        136 |        136 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4387 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4378 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4385 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4379 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4382 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4382 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4383 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4384 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4380 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4380 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4381 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[33].u_tile                                         |                            tile_slave_24 |       1003 |       1003 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4366 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4375 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4375 |        130 |        130 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4376 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4367 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4374 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4368 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4371 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4371 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4372 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4373 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4369 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4369 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4370 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[34].u_tile                                         |                            tile_slave_25 |       1007 |       1007 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4355 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4364 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4364 |        136 |        136 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4365 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4356 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4363 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4357 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4360 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4360 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4361 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4362 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4358 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4358 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4359 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[35].u_tile                                         |                            tile_slave_26 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4344 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4353 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4353 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4354 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4345 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4352 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4346 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4349 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4349 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4350 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4351 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4347 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4347 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4348 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[36].u_tile                                         |                            tile_slave_27 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4333 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4342 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4342 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4343 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4334 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4341 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4335 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4338 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4338 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4339 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4340 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4336 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4336 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4337 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[37].u_tile                                         |                            tile_slave_28 |        995 |        995 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4322 |        147 |        147 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4331 |        147 |        147 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4331 |        123 |        123 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4332 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4323 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4330 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4324 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4327 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4327 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4328 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4329 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4325 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4325 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4326 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[38].u_tile                                         |                            tile_slave_29 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4311 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4320 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4320 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4321 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4312 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4319 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4313 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4316 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4316 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4317 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4318 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4314 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4314 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4315 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[39].u_tile                                         |                            tile_slave_30 |        990 |        990 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4300 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4309 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4309 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4310 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4301 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4308 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4302 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4305 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4305 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4306 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4307 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4303 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4303 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4304 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[3].u_tile                                          |                            tile_slave_31 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4289 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4298 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4298 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4299 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4290 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4297 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4291 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4294 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4294 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4295 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4296 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4292 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4292 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4293 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[40].u_tile                                         |                            tile_slave_32 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4278 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4287 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4287 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4288 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4279 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4286 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4280 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4283 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4283 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4284 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4285 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4281 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4281 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4282 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[41].u_tile                                         |                            tile_slave_33 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4267 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4276 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4276 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4277 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4268 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4275 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4269 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4272 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4272 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4273 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4274 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4270 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4270 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4271 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[42].u_tile                                         |                            tile_slave_34 |        997 |        997 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4256 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4265 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4265 |        125 |        125 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4266 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4257 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4264 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4258 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4261 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4261 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4262 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4263 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4259 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4259 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4260 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[43].u_tile                                         |                            tile_slave_35 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4245 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4254 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4254 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4255 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4246 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4253 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4247 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4250 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4250 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4251 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4252 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4248 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4248 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4249 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[44].u_tile                                         |                            tile_slave_36 |       1001 |       1001 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4234 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4243 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4243 |        130 |        130 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4244 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4235 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4242 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4236 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4239 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4239 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4240 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4241 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4237 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4237 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4238 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[45].u_tile                                         |                            tile_slave_37 |        994 |        994 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4223 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4232 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4232 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4233 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4224 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4231 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4225 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4228 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4228 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4229 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4230 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4226 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4226 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4227 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[46].u_tile                                         |                            tile_slave_38 |        998 |        998 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4212 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4221 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4221 |        125 |        125 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4222 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4213 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4220 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4214 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4217 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4217 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4218 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4219 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4215 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4215 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4216 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[47].u_tile                                         |                            tile_slave_39 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4201 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4210 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4210 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4211 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4202 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4209 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4203 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4206 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4206 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4207 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4208 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4204 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4204 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4205 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[48].u_tile                                         |                            tile_slave_40 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4190 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4199 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4199 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4200 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4191 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4198 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4192 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4195 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4195 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4196 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4197 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4193 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4193 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4194 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[49].u_tile                                         |                            tile_slave_41 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4179 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4188 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4188 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4189 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4180 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4187 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4181 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4184 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4184 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4185 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4186 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4182 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4182 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4183 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[4].u_tile                                          |                            tile_slave_42 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4168 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4177 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4177 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4178 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4169 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4176 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4170 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4173 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4173 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4174 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4175 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4171 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4171 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4172 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[50].u_tile                                         |                            tile_slave_43 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4157 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4166 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4166 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4167 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4158 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4165 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4159 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4162 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4162 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4163 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4164 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4160 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4160 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4161 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[51].u_tile                                         |                            tile_slave_44 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4146 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4155 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4155 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4156 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4147 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4154 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4148 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4151 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4151 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4152 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4153 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4149 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4149 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4150 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[52].u_tile                                         |                            tile_slave_45 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4135 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4144 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4144 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4145 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4136 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4143 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4137 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4140 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4140 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4141 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4142 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4138 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4138 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4139 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[53].u_tile                                         |                            tile_slave_46 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4124 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4133 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4133 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4134 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4125 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4132 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4126 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4129 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4129 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4130 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4131 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4127 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4127 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[54].u_tile                                         |                            tile_slave_47 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4113 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4122 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4122 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4123 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4114 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4121 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4115 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4118 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4118 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4119 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4120 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4116 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4116 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4117 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[55].u_tile                                         |                            tile_slave_48 |       1001 |       1001 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4102 |        153 |        153 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4111 |        153 |        153 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4111 |        129 |        129 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4112 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4103 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4110 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4104 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4107 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4107 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4108 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4109 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4105 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4105 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4106 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[56].u_tile                                         |                            tile_slave_49 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4091 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4100 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4100 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4101 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4092 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4099 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4093 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4096 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4096 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4097 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4098 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4094 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4094 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4095 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[57].u_tile                                         |                            tile_slave_50 |        995 |        995 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4080 |        147 |        147 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4089 |        147 |        147 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4089 |        123 |        123 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4090 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4081 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4088 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4082 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4085 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4085 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4086 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4087 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4083 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4083 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4084 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[58].u_tile                                         |                            tile_slave_51 |       1018 |       1018 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4069 |        170 |        170 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4078 |        170 |        170 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4078 |        146 |        146 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4079 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4070 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4077 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4071 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4074 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4074 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4075 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4076 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4072 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4072 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4073 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[59].u_tile                                         |                            tile_slave_52 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4058 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4067 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4067 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4068 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4059 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4066 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4060 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4063 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4063 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4064 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4065 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4061 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4061 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4062 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[5].u_tile                                          |                            tile_slave_53 |        994 |        994 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4047 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4056 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4056 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4057 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4048 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4055 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4049 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4052 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4052 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4053 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4054 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4050 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4050 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4051 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[60].u_tile                                         |                            tile_slave_54 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4036 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4045 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4045 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4046 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4037 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4044 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4038 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4041 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4041 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4042 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4043 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4039 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4039 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4040 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[61].u_tile                                         |                            tile_slave_55 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4025 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4034 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4034 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4035 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4026 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4033 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4027 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4030 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4030 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4031 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4032 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4028 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4028 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4029 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[62].u_tile                                         |                            tile_slave_56 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4014 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4023 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4023 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4024 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4015 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4022 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4016 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4019 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4019 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4020 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4021 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4017 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4017 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4018 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[63].u_tile                                         |                            tile_slave_57 |        996 |        996 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_4003 |        147 |        147 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4012 |        147 |        147 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4012 |        123 |        123 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4013 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_4004 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4011 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_4005 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_4008 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_4008 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_4009 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_4010 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_4006 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_4006 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_4007 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[64].u_tile                                         |                            tile_slave_58 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3992 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_4001 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_4001 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_4002 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3993 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_4000 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3994 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3997 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3997 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3998 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3999 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3995 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3995 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3996 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[65].u_tile                                         |                            tile_slave_59 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3981 |        146 |        146 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3990 |        146 |        146 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3990 |        122 |        122 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3991 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3982 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3989 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3983 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3986 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3986 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3987 |         82 |         82 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3988 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3984 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3984 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3985 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[66].u_tile                                         |                            tile_slave_60 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3970 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3979 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3979 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3980 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3971 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3978 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3972 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3975 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3975 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3976 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3977 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3973 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3973 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3974 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[67].u_tile                                         |                            tile_slave_61 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3959 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3968 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3968 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3969 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3960 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3967 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3961 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3964 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3964 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3965 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3966 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3962 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3962 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3963 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[68].u_tile                                         |                            tile_slave_62 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3948 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3957 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3957 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3958 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3949 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3956 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3950 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3953 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3953 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3954 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3955 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3951 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3951 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3952 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[69].u_tile                                         |                            tile_slave_63 |       1006 |       1006 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3937 |        159 |        159 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3946 |        159 |        159 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3946 |        135 |        135 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3947 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3938 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3945 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3939 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3942 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3942 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3943 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3944 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3940 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3940 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3941 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[6].u_tile                                          |                            tile_slave_64 |        990 |        990 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3926 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3935 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3935 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3936 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3927 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3934 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3928 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3931 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3931 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3932 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3933 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3929 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3929 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3930 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[70].u_tile                                         |                            tile_slave_65 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3915 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3924 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3924 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3925 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3916 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3923 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3917 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3920 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3920 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3921 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3922 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3918 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3918 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3919 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[71].u_tile                                         |                            tile_slave_66 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3904 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3913 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3913 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3914 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3905 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3912 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3906 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3909 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3909 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3910 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3911 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3907 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3907 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3908 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[72].u_tile                                         |                            tile_slave_67 |       1008 |       1008 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3893 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3902 |        160 |        160 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3902 |        136 |        136 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3903 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3894 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3901 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3895 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3898 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3898 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3899 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3900 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3896 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3896 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3897 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[73].u_tile                                         |                            tile_slave_68 |        996 |        996 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3882 |        148 |        148 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3891 |        148 |        148 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3891 |        124 |        124 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3892 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3883 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3890 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3884 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3887 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3887 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3888 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3889 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3885 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3885 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3886 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[74].u_tile                                         |                            tile_slave_69 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3871 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3880 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3880 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3881 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3872 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3879 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3873 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3876 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3876 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3877 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3878 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3874 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3874 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3875 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[75].u_tile                                         |                            tile_slave_70 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3860 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3869 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3869 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3870 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3861 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3868 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3862 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3865 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3865 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3866 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3867 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3863 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3863 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3864 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[76].u_tile                                         |                            tile_slave_71 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3849 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3858 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3858 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3859 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3850 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3857 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3851 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3854 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3854 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3855 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3856 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3852 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3852 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3853 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[77].u_tile                                         |                            tile_slave_72 |        995 |        995 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3838 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3847 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3847 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3848 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3839 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3846 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3840 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3843 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3843 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3844 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3845 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3841 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3841 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3842 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[78].u_tile                                         |                            tile_slave_73 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3827 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3836 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3836 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3837 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3828 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3835 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3829 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3832 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3832 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3833 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3834 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3830 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3830 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3831 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[79].u_tile                                         |                            tile_slave_74 |        989 |        989 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3816 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3825 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3825 |        118 |        118 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3826 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3817 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3824 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3818 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3821 |        792 |        792 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3821 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3822 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3823 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3819 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3819 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3820 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[7].u_tile                                          |                            tile_slave_75 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3805 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3814 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3814 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3815 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3806 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3813 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3807 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3810 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3810 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3811 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3812 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3808 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3808 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3809 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[80].u_tile                                         |                            tile_slave_76 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3794 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3803 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3803 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3804 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3795 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3802 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3796 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3799 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3799 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3800 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3801 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3797 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3797 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3798 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[81].u_tile                                         |                            tile_slave_77 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3783 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3792 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3792 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3793 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3784 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3791 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3785 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3788 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3788 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3789 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3790 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3786 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3786 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3787 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[82].u_tile                                         |                            tile_slave_78 |        997 |        997 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3772 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3781 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3781 |        125 |        125 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3782 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3773 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3780 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3774 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3777 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3777 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3778 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3779 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3775 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3775 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3776 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[83].u_tile                                         |                            tile_slave_79 |        990 |        990 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3761 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3770 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3770 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3771 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3762 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3769 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3763 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3766 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3766 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3767 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3768 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3764 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3764 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3765 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[84].u_tile                                         |                            tile_slave_80 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3750 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3759 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3759 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3760 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3751 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3758 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3752 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3755 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3755 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3756 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3757 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3753 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3753 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3754 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[85].u_tile                                         |                            tile_slave_81 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3739 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3748 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3748 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3749 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3740 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3747 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3741 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3744 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3744 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3745 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3746 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3742 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3742 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3743 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[86].u_tile                                         |                            tile_slave_82 |        989 |        989 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3728 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3737 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3737 |        118 |        118 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3738 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3729 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3736 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3730 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3733 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3733 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3734 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3735 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3731 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3731 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3732 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[87].u_tile                                         |                            tile_slave_83 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3717 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3726 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3726 |        118 |        118 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3727 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3718 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3725 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3719 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3722 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3722 |        699 |        699 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3723 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3724 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3720 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3720 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3721 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[88].u_tile                                         |                            tile_slave_84 |       1001 |       1001 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3706 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3715 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3715 |        130 |        130 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3716 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3707 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3714 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3708 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3711 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3711 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3712 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3713 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3709 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3709 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3710 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[89].u_tile                                         |                            tile_slave_85 |       1006 |       1006 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3695 |        157 |        157 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3704 |        157 |        157 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3704 |        133 |        133 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3705 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3696 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3703 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3697 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3700 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3700 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3701 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3702 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3698 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3698 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3699 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[8].u_tile                                          |                            tile_slave_86 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3684 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3693 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3693 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3694 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3685 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3692 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3686 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3689 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3689 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3690 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3691 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3687 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3687 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3688 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[90].u_tile                                         |                            tile_slave_87 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3673 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3682 |        144 |        144 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3682 |        120 |        120 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3683 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3674 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3681 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3675 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3678 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3678 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3679 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3680 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3676 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3676 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3677 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[91].u_tile                                         |                            tile_slave_88 |        995 |        995 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3662 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3671 |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3671 |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3672 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3663 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3670 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3664 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3667 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3667 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3668 |         82 |         82 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3669 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3665 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3665 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3666 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[92].u_tile                                         |                            tile_slave_89 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3651 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3660 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3660 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3661 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3652 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3659 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3653 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3656 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3656 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3657 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3658 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3654 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3654 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3655 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[93].u_tile                                         |                            tile_slave_90 |        999 |        999 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3640 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3649 |        149 |        149 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3649 |        125 |        125 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3650 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3641 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3648 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3642 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3645 |        795 |        795 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3645 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3646 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3647 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3643 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3643 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3644 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[94].u_tile                                         |                            tile_slave_91 |       1010 |       1010 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3629 |        161 |        161 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3638 |        161 |        161 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3638 |        137 |        137 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3639 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3630 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3637 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3631 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3634 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3634 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3635 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3636 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3632 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3632 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3633 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[95].u_tile                                         |                            tile_slave_92 |        991 |        991 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3618 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3627 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3627 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3628 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3619 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3626 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3620 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3623 |        794 |        794 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3623 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3624 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3625 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3621 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3621 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3622 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[96].u_tile                                         |                            tile_slave_93 |        990 |        990 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3607 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3616 |        142 |        142 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3616 |        118 |        118 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3617 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3608 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3615 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3609 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3612 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3612 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3613 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3614 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3610 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3610 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3611 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[97].u_tile                                         |                            tile_slave_94 |        993 |        993 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3596 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3605 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3605 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3606 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3597 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3604 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3598 |        796 |        796 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3601 |        796 |        796 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3601 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3602 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3603 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3599 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3599 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3600 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[98].u_tile                                         |                            tile_slave_95 |        994 |        994 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3585 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3594 |        143 |        143 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3594 |        119 |        119 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3595 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3586 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3593 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3587 |        796 |        796 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3590 |        796 |        796 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3590 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3591 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3592 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3588 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3588 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3589 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[99].u_tile                                         |                            tile_slave_96 |       1001 |       1001 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |            axi_interconnect_wrapper_3574 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                    axi_interconnect_3583 |        154 |        154 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                    axi_interconnect_3583 |        130 |        130 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3584 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                     axi_mem_wrapper_3575 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                             axi_ram_3582 |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |           vexriscv_smallest_wrapper_3576 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                VexRiscvAXI4Smallest_3579 |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                VexRiscvAXI4Smallest_3579 |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3580 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3581 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                     axi_rom_wrapper_3577 |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                     axi_rom_wrapper_3577 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                            boot_rom_3578 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   gen_tiles[9].u_tile                                          |                            tile_slave_97 |        992 |        992 |       0 |    0 |   1073 |      0 |      4 |          0 |
|     u_axi_intcon                                               |                 axi_interconnect_wrapper |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|       u_axi_intcon                                             |                         axi_interconnect |        145 |        145 |       0 |    0 |    184 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |                         axi_interconnect |        121 |        121 |       0 |    0 |    176 |      0 |      0 |          0 |
|         arb_inst                                               |                             arbiter_3573 |         24 |         24 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_rv                                                   |                          axi_mem_wrapper |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|       u_ram                                                    |                                  axi_ram |         56 |         56 |       0 |    0 |     56 |      0 |      1 |          0 |
|     u_riscv_core                                               |                vexriscv_smallest_wrapper |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|       u_vexrv_core                                             |                     VexRiscvAXI4Smallest |        793 |        793 |       0 |    0 |    823 |      0 |      2 |          0 |
|         (u_vexrv_core)                                         |                     VexRiscvAXI4Smallest |        700 |        700 |       0 |    0 |    790 |      0 |      2 |          0 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                StreamFifoLowLatency_3571 |         83 |         83 |       0 |    0 |     31 |      0 |      0 |          0 |
|         streamFork_1                                           |                          StreamFork_3572 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|     u_rom_rv                                                   |                          axi_rom_wrapper |          0 |          0 |       0 |    0 |     10 |      0 |      1 |          0 |
|       (u_rom_rv)                                               |                          axi_rom_wrapper |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|       u_rom                                                    |                                 boot_rom |          0 |          0 |       0 |    0 |      0 |      0 |      1 |          0 |
|   u_noc                                                        |                                  ravenoc |      97462 |      97462 |       0 |    0 |  38328 |      0 |      0 |          0 |
|     (u_noc)                                                    |                                  ravenoc |         26 |         26 |       0 |    0 |      0 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[0].u_router_wrapper  |                           router_wrapper |        551 |        551 |       0 |    0 |    310 |      0 |      0 |          0 |
|       u_axi_local                                              |                             axi_slave_if |        175 |        175 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |                             axi_slave_if |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3568 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                                  axi_csr |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3569 |         79 |         79 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3570 |         60 |         60 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |                           router_ravenoc |        376 |        376 |       0 |    0 |    138 |      0 |      0 |          0 |
|         u_input_east                                           |                             input_module |        114 |        114 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3564 |        111 |        111 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3566 |        111 |        111 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3566 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3567 |        111 |        111 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |                        input_router_3565 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |                        input_module_3541 |        101 |        101 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3560 |         98 |         98 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3562 |         98 |         98 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3562 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3563 |         98 |         98 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |                        input_router_3561 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |                        input_module_3542 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3557 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3558 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3559 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |                        input_module_3543 |         94 |         94 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3554 |         92 |         92 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3555 |         92 |         92 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3555 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3556 |         92 |         92 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |                             input_router |          2 |          2 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |                        input_module_3544 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3551 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3552 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3553 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3545 |         27 |         27 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3550 |         27 |         27 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3546 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3549 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3547 |         27 |         27 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3548 |         27 |         27 |       0 |    0 |      2 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[1].u_router_wrapper  |           router_wrapper__parameterized0 |        807 |        807 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized0 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized0 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3538 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized0 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3539 |         69 |         69 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3540 |         57 |         57 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized0 |        647 |        647 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized0 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3534 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3536 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3536 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3537 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized0_3535 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized0_3508 |        150 |        150 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3530 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3532 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3532 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3533 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized0_3531 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized0_3509 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3527 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3528 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3529 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized0_3510 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3523 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3525 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3525 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3526 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized0_3524 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized0_3511 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3520 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3521 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3521 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3522 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized0 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3512 |         25 |         25 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3519 |         25 |         25 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3513 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3518 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3514 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3517 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3515 |         26 |         26 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3516 |         26 |         26 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[2].u_router_wrapper  |           router_wrapper__parameterized1 |        795 |        795 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized1 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized1 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3505 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized1 |         33 |         33 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3506 |         71 |         71 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3507 |         40 |         40 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized1 |        635 |        635 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized1 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3501 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3503 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3503 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3504 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized1_3502 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized1_3475 |        118 |        118 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3497 |        114 |        114 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3499 |        114 |        114 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3499 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3500 |        114 |        114 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized1_3498 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized1_3476 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3494 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3495 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3496 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized1_3477 |        121 |        121 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3490 |        116 |        116 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3492 |        116 |        116 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3492 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3493 |        116 |        116 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized1_3491 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized1_3478 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3487 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3488 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3488 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3489 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized1 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3479 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3486 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3480 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3485 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3481 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3484 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3482 |         25 |         25 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3483 |         25 |         25 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[3].u_router_wrapper  |           router_wrapper__parameterized2 |        796 |        796 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized2 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized2 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3472 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized2 |         32 |         32 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3473 |         70 |         70 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3474 |         43 |         43 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized2 |        634 |        634 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized2 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3468 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3470 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3470 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3471 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized2_3469 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized2_3442 |        164 |        164 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3464 |        160 |        160 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3466 |        160 |        160 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3466 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3467 |        160 |        160 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized2_3465 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized2_3443 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3461 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3462 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3463 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized2_3444 |        112 |        112 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3457 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3459 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3459 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3460 |        107 |        107 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized2_3458 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized2_3445 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3454 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3455 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3455 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3456 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized2 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3446 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3453 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3447 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3452 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3448 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3451 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3449 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3450 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[4].u_router_wrapper  |           router_wrapper__parameterized3 |        774 |        774 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized3 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized3 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3439 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized3 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3440 |         65 |         65 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3441 |         66 |         66 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized3 |        610 |        610 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized3 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3435 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3437 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3437 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3438 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized3_3436 |          9 |          9 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized3_3409 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3431 |        114 |        114 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3433 |        114 |        114 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3433 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3434 |        114 |        114 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized3_3432 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized3_3410 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3428 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3429 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3430 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized3_3411 |        127 |        127 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3424 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3426 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3426 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3427 |        124 |        124 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized3_3425 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized3_3412 |        119 |        119 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3421 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3422 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3422 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3423 |        113 |        113 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized3 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3413 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3420 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3414 |         29 |         29 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3419 |         29 |         29 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3415 |         28 |         28 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3418 |         28 |         28 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3416 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3417 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[5].u_router_wrapper  |           router_wrapper__parameterized4 |        764 |        764 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized4 |        157 |        157 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized4 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3406 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized4 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3407 |         68 |         68 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3408 |         52 |         52 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized4 |        608 |        608 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized4 |        122 |        122 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3402 |        115 |        115 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3404 |        115 |        115 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3404 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3405 |        115 |        115 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized4_3403 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized4_3376 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3398 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3400 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3400 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3401 |        113 |        113 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized4_3399 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized4_3377 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3395 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3396 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3397 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized4_3378 |        111 |        111 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3391 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3393 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3393 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3394 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized4_3392 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized4_3379 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3388 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3389 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3389 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3390 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized4 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3380 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3387 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3381 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3386 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3382 |         28 |         28 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3385 |         28 |         28 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3383 |         44 |         44 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3384 |         44 |         44 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[6].u_router_wrapper  |           router_wrapper__parameterized5 |        799 |        799 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized5 |        158 |        158 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized5 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3373 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized5 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3374 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3375 |         35 |         35 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized5 |        642 |        642 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized5 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3369 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3371 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3371 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3372 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized5_3370 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized5_3343 |        167 |        167 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3365 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3367 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3367 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3368 |        162 |        162 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized5_3366 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized5_3344 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3362 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3363 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3364 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized5_3345 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3358 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3360 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3360 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3361 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized5_3359 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized5_3346 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3355 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3356 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3356 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3357 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3347 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3354 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3348 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3353 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3349 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3352 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3350 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3351 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[7].u_router_wrapper  |           router_wrapper__parameterized6 |        818 |        818 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized6 |        170 |        170 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized6 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3340 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized6 |         31 |         31 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3341 |         76 |         76 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3342 |         45 |         45 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized6 |        649 |        649 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized6 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3336 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3338 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3338 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3339 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized6_3337 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized6_3310 |        162 |        162 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3332 |        157 |        157 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3334 |        157 |        157 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3334 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3335 |        157 |        157 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized6_3333 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized6_3311 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3329 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3330 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3331 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized6_3312 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3325 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3327 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3327 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3328 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized6_3326 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized6_3313 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3322 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3323 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3323 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3324 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3314 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3321 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3315 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3320 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3316 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3319 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3317 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3318 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[8].u_router_wrapper  |           router_wrapper__parameterized7 |        813 |        813 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized7 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized7 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3307 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized7 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3308 |         65 |         65 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3309 |         66 |         66 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized7 |        648 |        648 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized7 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3303 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3305 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3305 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3306 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized7_3304 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized7_3277 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3299 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3301 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3301 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3302 |        150 |        150 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized7_3300 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized7_3278 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3296 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3297 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3298 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized7_3279 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3292 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3294 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3294 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3295 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized7_3293 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized7_3280 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3289 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3290 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3290 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3291 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized7 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3281 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3288 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3282 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3287 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3283 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3286 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3284 |         27 |         27 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3285 |         27 |         27 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[0].gen_noc_y_collumns[9].u_router_wrapper  |           router_wrapper__parameterized8 |        462 |        462 |       0 |    0 |    310 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized8 |        157 |        157 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized8 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3274 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized8 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3275 |         68 |         68 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3276 |         53 |         53 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized8 |        306 |        306 |       0 |    0 |    138 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3271 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3272 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3273 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized8_3247 |        104 |        104 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3267 |        100 |        100 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3269 |        100 |        100 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3269 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3270 |        100 |        100 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized8_3268 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized8_3248 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3264 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3265 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3266 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized8_3249 |        106 |        106 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3260 |        101 |        101 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3262 |        101 |        101 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3262 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3263 |        101 |        101 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized8_3261 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized8_3250 |         64 |         64 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3257 |         59 |         59 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3258 |         59 |         59 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3258 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3259 |         59 |         59 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized8 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3251 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3256 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3252 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3255 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3253 |         27 |         27 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3254 |         27 |         27 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[0].u_router_wrapper  |           router_wrapper__parameterized9 |        787 |        787 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |             axi_slave_if__parameterized9 |        150 |        150 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |             axi_slave_if__parameterized9 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3244 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                  axi_csr__parameterized9 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3245 |         88 |         88 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3246 |         24 |         24 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |           router_ravenoc__parameterized9 |        637 |        637 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |             input_module__parameterized9 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3240 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3242 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3242 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3243 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized9_3241 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized9_3214 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3236 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3238 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3238 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3239 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized9_3237 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized9_3215 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3232 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3234 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3234 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3235 |        107 |        107 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized9_3233 |         36 |         36 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized9_3216 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3229 |        105 |        105 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3230 |        105 |        105 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3230 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3231 |        105 |        105 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |             input_router__parameterized9 |         32 |         32 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized9_3217 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3226 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3227 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3228 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3218 |         21 |         21 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3225 |         21 |         21 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3219 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3224 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3220 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3223 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3221 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3222 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized10 |       1105 |       1105 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized10 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized10 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3211 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized10 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3212 |         76 |         76 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3213 |         54 |         54 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized10 |        941 |        941 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized10 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3207 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3209 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3209 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3210 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized10_3208 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized10_3178 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3203 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3205 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3205 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3206 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized10_3204 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized10_3179 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3199 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3201 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3201 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3202 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized10_3200 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized10_3180 |        177 |        177 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3195 |        172 |        172 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3197 |        172 |        172 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3197 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3198 |        172 |        172 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized10_3196 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized10_3181 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3192 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3193 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3193 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3194 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized10 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3182 |         41 |         41 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3191 |         41 |         41 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3183 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3190 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3184 |         54 |         54 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3189 |         54 |         54 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3185 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3188 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3186 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3187 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized11 |       1121 |       1121 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized11 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized11 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3175 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized11 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3176 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3177 |         37 |         37 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized11 |        959 |        959 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized11 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3171 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3173 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3173 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3174 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized11_3172 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized11_3142 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3167 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3169 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3169 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3170 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized11_3168 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized11_3143 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3163 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3165 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3165 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3166 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized11_3164 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized11_3144 |        186 |        186 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3159 |        181 |        181 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3161 |        181 |        181 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3161 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3162 |        181 |        181 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized11_3160 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized11_3145 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3156 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3157 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3157 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3158 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized11 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3146 |         41 |         41 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3155 |         41 |         41 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3147 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3154 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3148 |         56 |         56 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3153 |         56 |         56 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3149 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3152 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3150 |         35 |         35 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3151 |         35 |         35 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized12 |       1086 |       1086 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized12 |        168 |        168 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized12 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3139 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized12 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3140 |         70 |         70 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3141 |         62 |         62 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized12 |        920 |        920 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized12 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3135 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3137 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3137 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3138 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized12_3136 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized12_3106 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3131 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3133 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3133 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3134 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized12_3132 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized12_3107 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3127 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3129 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3129 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3130 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized12_3128 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized12_3108 |        174 |        174 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3123 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3125 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3125 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3126 |        169 |        169 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized12_3124 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized12_3109 |        131 |        131 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3120 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3121 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3121 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3122 |        126 |        126 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized12 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3110 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3119 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3111 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3118 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3112 |         55 |         55 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3117 |         55 |         55 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3113 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3116 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3114 |         35 |         35 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3115 |         35 |         35 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized13 |       1076 |       1076 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized13 |        158 |        158 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized13 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3103 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized13 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3104 |         96 |         96 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3105 |         30 |         30 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized13 |        918 |        918 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized13 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3099 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3101 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3101 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3102 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized13_3100 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized13_3070 |        127 |        127 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3095 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3097 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3097 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3098 |        123 |        123 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized13_3096 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized13_3071 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3091 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3093 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3093 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3094 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized13_3092 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized13_3072 |        156 |        156 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3087 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3089 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3089 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3090 |        151 |        151 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized13_3088 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized13_3073 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3084 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3085 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3085 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3086 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized13 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3074 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3083 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3075 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3082 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3076 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3081 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3077 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3080 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3078 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3079 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized14 |       1105 |       1105 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized14 |        170 |        170 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized14 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3067 |         19 |         19 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized14 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3068 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3069 |         48 |         48 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized14 |        935 |        935 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized14 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3063 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3065 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3065 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3066 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized14_3064 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized14_3034 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3059 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3061 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3061 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3062 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized14_3060 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized14_3035 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3055 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3057 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3057 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3058 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized14_3056 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized14_3036 |        167 |        167 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3051 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3053 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3053 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3054 |        161 |        161 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized14_3052 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized14_3037 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3048 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3049 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3049 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3050 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized14 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3038 |         41 |         41 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3047 |         41 |         41 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3039 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3046 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3040 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3045 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3041 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3044 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3042 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3043 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized15 |       1076 |       1076 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized15 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized15 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_3031 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized15 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_3032 |         72 |         72 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_3033 |         57 |         57 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized15 |        916 |        916 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized15 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3027 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3029 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3029 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3030 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized15_3028 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized15_2998 |        129 |        129 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3023 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3025 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3025 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3026 |        124 |        124 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized15_3024 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized15_2999 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3019 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3021 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3021 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3022 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized15_3020 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized15_3000 |        174 |        174 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3015 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3017 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3017 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3018 |        169 |        169 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized15_3016 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized15_3001 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_3012 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_3013 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_3013 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_3014 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized15 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_3002 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3011 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_3003 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3010 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_3004 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3009 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_3005 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3008 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_3006 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_3007 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized16 |       1092 |       1092 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized16 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized16 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2995 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized16 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2996 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2997 |         42 |         42 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized16 |        934 |        934 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized16 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2991 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2993 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2993 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2994 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized16_2992 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized16_2962 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2987 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2989 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2989 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2990 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized16_2988 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized16_2963 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2983 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2985 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2985 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2986 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized16_2984 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized16_2964 |        182 |        182 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2979 |        176 |        176 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2981 |        176 |        176 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2981 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2982 |        176 |        176 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized16_2980 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized16_2965 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2976 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2977 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2977 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2978 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized16 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2966 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2975 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2967 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2974 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2968 |         55 |         55 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2973 |         55 |         55 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2969 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2972 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2970 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2971 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized17 |       1084 |       1084 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized17 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized17 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2959 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized17 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2960 |         97 |         97 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2961 |         30 |         30 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized17 |        926 |        926 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized17 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2955 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2957 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2957 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2958 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized17_2956 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized17_2926 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2951 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2953 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2953 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2954 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized17_2952 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized17_2927 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2947 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2949 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2949 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2950 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized17_2948 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized17_2928 |        174 |        174 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2943 |        168 |        168 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2945 |        168 |        168 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2945 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2946 |        168 |        168 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized17_2944 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized17_2929 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2940 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2941 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2941 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2942 |        126 |        126 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized17 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2930 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2939 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2931 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2938 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2932 |         55 |         55 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2937 |         55 |         55 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2933 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2936 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2934 |         35 |         35 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2935 |         35 |         35 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[1].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized18 |        793 |        793 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized18 |        171 |        171 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized18 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2923 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized18 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2924 |         83 |         83 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2925 |         49 |         49 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized18 |        622 |        622 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized18 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2920 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2921 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2922 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized18_2893 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2916 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2918 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2918 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2919 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized18_2917 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized18_2894 |        114 |        114 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2912 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2914 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2914 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2915 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized18_2913 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized18_2895 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2908 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2910 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2910 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2911 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized18_2909 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized18_2896 |        108 |        108 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2905 |        102 |        102 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2906 |        102 |        102 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2906 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2907 |        102 |        102 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized18 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2897 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2904 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2898 |         59 |         59 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2903 |         59 |         59 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2899 |         21 |         21 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2902 |         21 |         21 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2900 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2901 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized19 |        802 |        802 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized19 |        158 |        158 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized19 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2890 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized19 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2891 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2892 |         35 |         35 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized19 |        644 |        644 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized19 |        116 |        116 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2886 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2888 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2888 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2889 |        110 |        110 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized19_2887 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized19_2860 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2882 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2884 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2884 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2885 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized19_2883 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized19_2861 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2878 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2880 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2880 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2881 |        107 |        107 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized19_2879 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized19_2862 |        178 |        178 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2875 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2876 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2876 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2877 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized19 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized19_2863 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2872 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2873 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2874 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2864 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2871 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2865 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2870 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2866 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2869 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2867 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2868 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized20 |       1089 |       1089 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized20 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized20 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2857 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized20 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2858 |         68 |         68 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2859 |         54 |         54 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized20 |        931 |        931 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized20 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2853 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2855 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2855 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2856 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized20_2854 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized20_2824 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2849 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2851 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2851 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2852 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized20_2850 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized20_2825 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2845 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2847 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2847 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2848 |        126 |        126 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized20_2846 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized20_2826 |        175 |        175 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2841 |        170 |        170 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2843 |        170 |        170 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2843 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2844 |        170 |        170 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized20_2842 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized20_2827 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2838 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2839 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2839 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2840 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized20 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2828 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2837 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2829 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2836 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2830 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2835 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2831 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2834 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2832 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2833 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized21 |       1085 |       1085 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized21 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized21 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2821 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized21 |         18 |         18 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2822 |         93 |         93 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2823 |         35 |         35 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized21 |        923 |        923 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized21 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2817 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2819 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2819 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2820 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized21_2818 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized21_2788 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2813 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2815 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2815 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2816 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized21_2814 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized21_2789 |        128 |        128 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2809 |        122 |        122 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2811 |        122 |        122 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2811 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2812 |        122 |        122 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized21_2810 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized21_2790 |        176 |        176 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2805 |        171 |        171 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2807 |        171 |        171 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2807 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2808 |        171 |        171 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized21_2806 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized21_2791 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2802 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2803 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2803 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2804 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized21 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2792 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2801 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2793 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2800 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2794 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2799 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2795 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2798 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2796 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2797 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized22 |       1063 |       1063 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized22 |        168 |        168 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized22 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2785 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized22 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2786 |         70 |         70 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2787 |         61 |         61 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized22 |        897 |        897 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized22 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2781 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2783 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2783 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2784 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized22_2782 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized22_2752 |        125 |        125 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2777 |        122 |        122 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2779 |        122 |        122 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2779 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2780 |        122 |        122 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized22_2778 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized22_2753 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2773 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2775 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2775 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2776 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized22_2774 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized22_2754 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2769 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2771 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2771 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2772 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized22_2770 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized22_2755 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2766 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2767 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2767 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2768 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized22 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2756 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2765 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2757 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2764 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2758 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2763 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2759 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2762 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2760 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2761 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized23 |       1097 |       1097 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized23 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized23 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2749 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized23 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2750 |         92 |         92 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2751 |         33 |         33 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized23 |        936 |        936 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized23 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2745 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2747 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2747 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2748 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized23_2746 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized23_2716 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2741 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2743 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2743 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2744 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized23_2742 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized23_2717 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2737 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2739 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2739 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2740 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized23_2738 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized23_2718 |        160 |        160 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2733 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2735 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2735 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2736 |        155 |        155 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized23_2734 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized23_2719 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2730 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2731 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2731 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2732 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized23 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2720 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2729 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2721 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2728 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2722 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2727 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2723 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2726 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2724 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2725 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized24 |       1105 |       1105 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized24 |        171 |        171 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized24 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2713 |         20 |         20 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized24 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2714 |         80 |         80 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2715 |         52 |         52 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized24 |        934 |        934 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized24 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2709 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2711 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2711 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2712 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized24_2710 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized24_2680 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2705 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2707 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2707 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2708 |        145 |        145 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized24_2706 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized24_2681 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2701 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2703 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2703 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2704 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized24_2702 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized24_2682 |        180 |        180 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2697 |        174 |        174 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2699 |        174 |        174 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2699 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2700 |        174 |        174 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized24_2698 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized24_2683 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2694 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2695 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2695 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2696 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized24 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2684 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2693 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2685 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2692 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2686 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2691 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2687 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2690 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2688 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2689 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized25 |       1084 |       1084 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized25 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized25 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2677 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized25 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2678 |         99 |         99 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2679 |         32 |         32 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized25 |        922 |        922 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized25 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2673 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2675 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2675 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2676 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized25_2674 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized25_2644 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2669 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2671 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2671 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2672 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized25_2670 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized25_2645 |        128 |        128 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2665 |        122 |        122 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2667 |        122 |        122 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2667 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2668 |        122 |        122 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized25_2666 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized25_2646 |        176 |        176 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2661 |        171 |        171 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2663 |        171 |        171 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2663 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2664 |        171 |        171 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized25_2662 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized25_2647 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2658 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2659 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2659 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2660 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized25 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2648 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2657 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2649 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2656 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2650 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2655 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2651 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2654 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2652 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2653 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized26 |       1089 |       1089 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized26 |        167 |        167 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized26 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2641 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized26 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2642 |         83 |         83 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2643 |         46 |         46 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized26 |        923 |        923 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized26 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2637 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2639 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2639 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2640 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized26_2638 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized26_2608 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2633 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2635 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2635 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2636 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized26_2634 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized26_2609 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2629 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2631 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2631 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2632 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized26_2630 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized26_2610 |        165 |        165 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2625 |        159 |        159 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2627 |        159 |        159 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2627 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2628 |        159 |        159 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized26_2626 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized26_2611 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2622 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2623 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2623 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2624 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized26 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2612 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2621 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2613 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2620 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2614 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2619 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2615 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2618 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2616 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2617 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized27 |       1091 |       1091 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized27 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized27 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2605 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized27 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2606 |         92 |         92 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2607 |         33 |         33 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized27 |        930 |        930 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized27 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2601 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2603 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2603 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2604 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized27_2602 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized27_2572 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2597 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2599 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2599 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2600 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized27_2598 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized27_2573 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2593 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2595 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2595 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2596 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized27_2594 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized27_2574 |        174 |        174 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2589 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2591 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2591 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2592 |        169 |        169 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized27_2590 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized27_2575 |        159 |        159 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2586 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2587 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2587 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2588 |        154 |        154 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized27 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2576 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2585 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2577 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2584 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2578 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2583 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2579 |         26 |         26 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2582 |         26 |         26 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2580 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2581 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[2].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized28 |        795 |        795 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized28 |        170 |        170 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized28 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2569 |         19 |         19 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized28 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2570 |         80 |         80 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2571 |         52 |         52 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized28 |        625 |        625 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized28 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2566 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2567 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2568 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized28_2539 |        170 |        170 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2562 |        165 |        165 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2564 |        165 |        165 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2564 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2565 |        165 |        165 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized28_2563 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized28_2540 |        109 |        109 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2558 |        103 |        103 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2560 |        103 |        103 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2560 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2561 |        103 |        103 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized28_2559 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized28_2541 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2554 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2556 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2556 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2557 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized28_2555 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized28_2542 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2551 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2552 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2552 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2553 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized28 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2543 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2550 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2544 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2549 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2545 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2548 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2546 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2547 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized29 |        805 |        805 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized29 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized29 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2536 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized29 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2537 |         86 |         86 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2538 |         35 |         35 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized29 |        646 |        646 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized29 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2532 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2534 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2534 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2535 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized29_2533 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized29_2506 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2528 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2530 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2530 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2531 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized29_2529 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized29_2507 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2524 |        100 |        100 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2526 |        100 |        100 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2526 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2527 |        100 |        100 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized29_2525 |         37 |         37 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized29_2508 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2521 |        106 |        106 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2522 |        106 |        106 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2522 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2523 |        106 |        106 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized29 |         34 |         34 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized29_2509 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2518 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2519 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2520 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2510 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2517 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2511 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2516 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2512 |         18 |         18 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2515 |         18 |         18 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2513 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2514 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized30 |       1052 |       1052 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized30 |        157 |        157 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized30 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2503 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized30 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2504 |         83 |         83 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2505 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized30 |        896 |        896 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized30 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2499 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2501 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2501 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2502 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized30_2500 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized30_2470 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2495 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2497 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2497 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2498 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized30_2496 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized30_2471 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2491 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2493 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2493 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2494 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized30_2492 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized30_2472 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2487 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2489 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2489 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2490 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized30_2488 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized30_2473 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2484 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2485 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2485 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2486 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized30 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2474 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2483 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2475 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2482 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2476 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2481 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2477 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2480 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2478 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2479 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized31 |       1087 |       1087 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized31 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized31 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2467 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized31 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2468 |         65 |         65 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2469 |         63 |         63 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized31 |        925 |        925 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized31 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2463 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2465 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2465 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2466 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized31_2464 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized31_2434 |        130 |        130 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2459 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2461 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2461 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2462 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized31_2460 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized31_2435 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2455 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2457 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2457 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2458 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized31_2456 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized31_2436 |        165 |        165 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2451 |        159 |        159 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2453 |        159 |        159 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2453 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2454 |        159 |        159 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized31_2452 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized31_2437 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2448 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2449 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2449 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2450 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized31 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2438 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2447 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2439 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2446 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2440 |         46 |         46 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2445 |         46 |         46 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2441 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2444 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2442 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2443 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized32 |       1074 |       1074 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized32 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized32 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2431 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized32 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2432 |         77 |         77 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2433 |         49 |         49 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized32 |        911 |        911 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized32 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2427 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2429 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2429 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2430 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized32_2428 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized32_2398 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2423 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2425 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2425 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2426 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized32_2424 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized32_2399 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2419 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2421 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2421 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2422 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized32_2420 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized32_2400 |        174 |        174 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2415 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2417 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2417 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2418 |        169 |        169 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized32_2416 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized32_2401 |        158 |        158 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2412 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2413 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2413 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2414 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized32 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2402 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2411 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2403 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2410 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2404 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2409 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2405 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2408 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2406 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2407 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized33 |       1069 |       1069 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized33 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized33 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2395 |         10 |         10 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized33 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2396 |         65 |         65 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2397 |         59 |         59 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized33 |        911 |        911 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized33 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2391 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2393 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2393 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2394 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized33_2392 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized33_2362 |        128 |        128 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2387 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2389 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2389 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2390 |        124 |        124 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized33_2388 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized33_2363 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2383 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2385 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2385 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2386 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized33_2384 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized33_2364 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2379 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2381 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2381 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2382 |        149 |        149 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized33_2380 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized33_2365 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2376 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2377 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2377 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2378 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized33 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2366 |         38 |         38 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2375 |         38 |         38 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2367 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2374 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2368 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2373 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2369 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2372 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2370 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2371 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized34 |       1093 |       1093 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized34 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized34 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2359 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized34 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2360 |         86 |         86 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2361 |         43 |         43 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized34 |        930 |        930 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized34 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2355 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2357 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2357 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2358 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized34_2356 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized34_2326 |        166 |        166 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2351 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2353 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2353 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2354 |        161 |        161 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized34_2352 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized34_2327 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2347 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2349 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2349 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2350 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized34_2348 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized34_2328 |        166 |        166 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2343 |        160 |        160 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2345 |        160 |        160 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2345 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2346 |        160 |        160 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized34_2344 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized34_2329 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2340 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2341 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2341 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2342 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized34 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2330 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2339 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2331 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2338 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2332 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2337 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2333 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2336 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2334 |         20 |         20 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2335 |         20 |         20 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized35 |       1061 |       1061 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized35 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized35 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2323 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized35 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2324 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2325 |         42 |         42 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized35 |        898 |        898 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized35 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2319 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2321 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2321 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2322 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized35_2320 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized35_2290 |        127 |        127 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2315 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2317 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2317 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2318 |        123 |        123 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized35_2316 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized35_2291 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2311 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2313 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2313 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2314 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized35_2312 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized35_2292 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2307 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2309 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2309 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2310 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized35_2308 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized35_2293 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2304 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2305 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2305 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2306 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized35 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2294 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2303 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2295 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2302 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2296 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2301 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2297 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2300 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2298 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2299 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized36 |       1077 |       1077 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized36 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized36 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2287 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized36 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2288 |         81 |         81 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2289 |         43 |         43 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized36 |        914 |        914 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized36 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2283 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2285 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2285 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2286 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized36_2284 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized36_2254 |        116 |        116 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2279 |        111 |        111 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2281 |        111 |        111 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2281 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2282 |        111 |        111 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized36_2280 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized36_2255 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2275 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2277 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2277 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2278 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized36_2276 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized36_2256 |        156 |        156 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2271 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2273 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2273 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2274 |        151 |        151 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized36_2272 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized36_2257 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2268 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2269 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2269 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2270 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized36 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2258 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2267 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2259 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2266 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2260 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2265 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2261 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2264 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2262 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2263 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized37 |       1092 |       1092 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized37 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized37 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2251 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized37 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2252 |         66 |         66 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2253 |         58 |         58 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized37 |        931 |        931 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized37 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2247 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2249 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2249 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2250 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized37_2248 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized37_2218 |        119 |        119 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2243 |        114 |        114 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2245 |        114 |        114 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2245 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2246 |        114 |        114 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized37_2244 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized37_2219 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2239 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2241 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2241 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2242 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized37_2240 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized37_2220 |        169 |        169 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2235 |        164 |        164 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2237 |        164 |        164 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2237 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2238 |        164 |        164 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized37_2236 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized37_2221 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2232 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2233 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2233 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2234 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized37 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2222 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2231 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2223 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2230 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2224 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2229 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2225 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2228 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2226 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2227 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[3].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized38 |        805 |        805 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized38 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized38 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2215 |         19 |         19 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized38 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2216 |         80 |         80 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2217 |         45 |         45 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized38 |        640 |        640 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized38 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2212 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2213 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2214 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized38_2185 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2208 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2210 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2210 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2211 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized38_2209 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized38_2186 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2204 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2206 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2206 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2207 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized38_2205 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized38_2187 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2200 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2202 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2202 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2203 |        109 |        109 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized38_2201 |         31 |         31 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized38_2188 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2197 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2198 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2198 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2199 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized38 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2189 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2196 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2190 |         23 |         23 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2195 |         23 |         23 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2191 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2194 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2192 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2193 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized39 |        810 |        810 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized39 |        166 |        166 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized39 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2182 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized39 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2183 |         97 |         97 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2184 |         34 |         34 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized39 |        645 |        645 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized39 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2178 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2180 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2180 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2181 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized39_2179 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized39_2152 |        155 |        155 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2174 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2176 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2176 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2177 |        150 |        150 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized39_2175 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized39_2153 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2170 |        105 |        105 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2172 |        105 |        105 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2172 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2173 |        105 |        105 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized39_2171 |         36 |         36 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized39_2154 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2167 |        105 |        105 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2168 |        105 |        105 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2168 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2169 |        105 |        105 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized39 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized39_2155 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2164 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2165 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2166 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2156 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2163 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2157 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2162 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2158 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2161 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2159 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2160 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized40 |       1058 |       1058 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized40 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized40 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2149 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized40 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2150 |         85 |         85 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2151 |         40 |         40 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized40 |        897 |        897 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized40 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2145 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2147 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2147 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2148 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized40_2146 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized40_2116 |        127 |        127 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2141 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2143 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2143 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2144 |        124 |        124 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized40_2142 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized40_2117 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2137 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2139 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2139 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2140 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized40_2138 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized40_2118 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2133 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2135 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2135 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2136 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized40_2134 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized40_2119 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2130 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2131 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2131 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2132 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized40 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2120 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2129 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2121 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2128 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2122 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2127 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2123 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2126 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2124 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2125 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized41 |       1092 |       1092 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized41 |        152 |        152 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized41 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2113 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized41 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2114 |         88 |         88 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2115 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized41 |        940 |        940 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized41 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2109 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2111 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2111 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2112 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized41_2110 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized41_2080 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2105 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2107 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2107 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2108 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized41_2106 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized41_2081 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2101 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2103 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2103 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2104 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized41_2102 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized41_2082 |        161 |        161 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2097 |        156 |        156 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2099 |        156 |        156 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2099 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2100 |        156 |        156 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized41_2098 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized41_2083 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2094 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2095 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2095 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2096 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized41 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2084 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2093 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2085 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2092 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2086 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2091 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2087 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2090 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2088 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2089 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized42 |       1083 |       1083 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized42 |        167 |        167 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized42 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2077 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized42 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2078 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2079 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized42 |        917 |        917 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized42 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2073 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2075 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2075 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2076 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized42_2074 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized42_2044 |        156 |        156 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2069 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2071 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2071 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2072 |        151 |        151 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized42_2070 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized42_2045 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2065 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2067 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2067 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2068 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized42_2066 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized42_2046 |        181 |        181 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2061 |        175 |        175 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2063 |        175 |        175 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2063 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2064 |        175 |        175 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized42_2062 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized42_2047 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2058 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2059 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2059 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2060 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized42 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2048 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2057 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2049 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2056 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2050 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2055 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2051 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2054 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2052 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2053 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized43 |       1087 |       1087 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized43 |        168 |        168 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized43 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2041 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized43 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2042 |         70 |         70 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2043 |         60 |         60 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized43 |        921 |        921 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized43 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2037 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2039 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2039 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2040 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized43_2038 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized43_2008 |        159 |        159 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2033 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2035 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2035 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2036 |        154 |        154 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized43_2034 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized43_2009 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2029 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2031 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2031 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2032 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized43_2030 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized43_2010 |        200 |        200 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2025 |        195 |        195 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2027 |        195 |        195 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2027 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2028 |        195 |        195 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized43_2026 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized43_2011 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2022 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2023 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2023 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2024 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized43 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_2012 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2021 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_2013 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2020 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_2014 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2019 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_2015 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2018 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_2016 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_2017 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized44 |       1109 |       1109 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized44 |        170 |        170 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized44 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_2005 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized44 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_2006 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_2007 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized44 |        939 |        939 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized44 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_2001 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_2003 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_2003 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2004 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized44_2002 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized44_1972 |        168 |        168 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1997 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1999 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1999 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_2000 |        162 |        162 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized44_1998 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized44_1973 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1993 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1995 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1995 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1996 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized44_1994 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized44_1974 |        191 |        191 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1989 |        185 |        185 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1991 |        185 |        185 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1991 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1992 |        185 |        185 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized44_1990 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized44_1975 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1986 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1987 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1987 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1988 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized44 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1976 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1985 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1977 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1984 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1978 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1983 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1979 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1982 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1980 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1981 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized45 |       1084 |       1084 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized45 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized45 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1969 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized45 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1970 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1971 |         45 |         45 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized45 |        920 |        920 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized45 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1965 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1967 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1967 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1968 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized45_1966 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized45_1936 |        160 |        160 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1961 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1963 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1963 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1964 |        155 |        155 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized45_1962 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized45_1937 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1957 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1959 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1959 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1960 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized45_1958 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized45_1938 |        199 |        199 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1953 |        194 |        194 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1955 |        194 |        194 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1955 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1956 |        194 |        194 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized45_1954 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized45_1939 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1950 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1951 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1951 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1952 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized45 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1940 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1949 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1941 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1948 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1942 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1947 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1943 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1946 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1944 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1945 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized46 |       1105 |       1105 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized46 |        170 |        170 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized46 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1933 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized46 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1934 |         85 |         85 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1935 |         50 |         50 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized46 |        935 |        935 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized46 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1929 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1931 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1931 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1932 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized46_1930 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized46_1900 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1925 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1927 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1927 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1928 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized46_1926 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized46_1901 |        149 |        149 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1921 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1923 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1923 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1924 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized46_1922 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized46_1902 |        158 |        158 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1917 |        153 |        153 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1919 |        153 |        153 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1919 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1920 |        153 |        153 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized46_1918 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized46_1903 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1914 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1915 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1915 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1916 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized46 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1904 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1913 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1905 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1912 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1906 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1911 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1907 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1910 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1908 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1909 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized47 |       1095 |       1095 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized47 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized47 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1897 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized47 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1898 |         97 |         97 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1899 |         31 |         31 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized47 |        934 |        934 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized47 |        125 |        125 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1893 |        120 |        120 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1895 |        120 |        120 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1895 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1896 |        120 |        120 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized47_1894 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized47_1864 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1889 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1891 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1891 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1892 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized47_1890 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized47_1865 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1885 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1887 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1887 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1888 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized47_1886 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized47_1866 |        158 |        158 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1881 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1883 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1883 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1884 |        154 |        154 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized47_1882 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized47_1867 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1878 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1879 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1879 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1880 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized47 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1868 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1877 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1869 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1876 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1870 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1875 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1871 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1874 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1872 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1873 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[4].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized48 |        812 |        812 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized48 |        176 |        176 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized48 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1861 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized48 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1862 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1863 |         56 |         56 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized48 |        636 |        636 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized48 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1858 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1859 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1860 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized48_1831 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1854 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1856 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1856 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1857 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized48_1855 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized48_1832 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1850 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1852 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1852 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1853 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized48_1851 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized48_1833 |        180 |        180 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1846 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1848 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1848 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1849 |        149 |        149 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized48_1847 |         31 |         31 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized48_1834 |        114 |        114 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1843 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1844 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1844 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1845 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized48 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1835 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1842 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1836 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1841 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1837 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1840 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1838 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1839 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized49 |        796 |        796 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized49 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized49 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1828 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized49 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1829 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1830 |         37 |         37 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized49 |        635 |        635 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized49 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1824 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1826 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1826 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1827 |        109 |        109 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized49_1825 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized49_1798 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1820 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1822 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1822 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1823 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized49_1821 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized49_1799 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1816 |        104 |        104 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1818 |        104 |        104 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1818 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1819 |        104 |        104 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized49_1817 |         36 |         36 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized49_1800 |        178 |        178 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1813 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1814 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1814 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1815 |        145 |        145 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized49 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized49_1801 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1810 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1811 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1812 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1802 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1809 |         19 |         19 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1803 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1808 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1804 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1807 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1805 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1806 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized50 |       1069 |       1069 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized50 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized50 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1795 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized50 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1796 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1797 |         40 |         40 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized50 |        911 |        911 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized50 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1791 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1793 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1793 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1794 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized50_1792 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized50_1762 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1787 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1789 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1789 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1790 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized50_1788 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized50_1763 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1783 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1785 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1785 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1786 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized50_1784 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized50_1764 |        168 |        168 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1779 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1781 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1781 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1782 |        162 |        162 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized50_1780 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized50_1765 |        160 |        160 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1776 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1777 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1777 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1778 |        154 |        154 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized50 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1766 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1775 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1767 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1774 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1768 |         24 |         24 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1773 |         24 |         24 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1769 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1772 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1770 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1771 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized51 |       1109 |       1109 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized51 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized51 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1759 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized51 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1760 |         91 |         91 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1761 |         36 |         36 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized51 |        945 |        945 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized51 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1755 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1757 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1757 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1758 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized51_1756 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized51_1726 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1751 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1753 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1753 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1754 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized51_1752 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized51_1727 |        129 |        129 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1747 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1749 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1749 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1750 |        123 |        123 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized51_1748 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized51_1728 |        164 |        164 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1743 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1745 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1745 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1746 |        158 |        158 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized51_1744 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized51_1729 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1740 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1741 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1741 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1742 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized51 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1730 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1739 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1731 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1738 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1732 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1737 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1733 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1736 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1734 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1735 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized52 |       1114 |       1114 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized52 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized52 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1723 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized52 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1724 |         77 |         77 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1725 |         50 |         50 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized52 |        953 |        953 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized52 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1719 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1721 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1721 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1722 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized52_1720 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized52_1690 |        190 |        190 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1715 |        184 |        184 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1717 |        184 |        184 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1717 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1718 |        184 |        184 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized52_1716 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized52_1691 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1711 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1713 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1713 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1714 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized52_1712 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized52_1692 |        164 |        164 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1707 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1709 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1709 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1710 |        158 |        158 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized52_1708 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized52_1693 |        173 |        173 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1704 |        168 |        168 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1705 |        168 |        168 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1705 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1706 |        168 |        168 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized52 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1694 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1703 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1695 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1702 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1696 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1701 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1697 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1700 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1698 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1699 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized53 |       1092 |       1092 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized53 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized53 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1687 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized53 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1688 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1689 |         45 |         45 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized53 |        933 |        933 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized53 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1683 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1685 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1685 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1686 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized53_1684 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized53_1654 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1679 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1681 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1681 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1682 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized53_1680 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized53_1655 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1675 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1677 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1677 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1678 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized53_1676 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized53_1656 |        157 |        157 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1671 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1673 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1673 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1674 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized53_1672 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized53_1657 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1668 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1669 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1669 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1670 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized53 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1658 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1667 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1659 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1666 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1660 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1665 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1661 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1664 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1662 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1663 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized54 |       1109 |       1109 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized54 |        170 |        170 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized54 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1651 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized54 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1652 |         75 |         75 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1653 |         60 |         60 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized54 |        940 |        940 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized54 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1647 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1649 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1649 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1650 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized54_1648 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized54_1618 |        157 |        157 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1643 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1645 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1645 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1646 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized54_1644 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized54_1619 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1639 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1641 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1641 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1642 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized54_1640 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized54_1620 |        158 |        158 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1635 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1637 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1637 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1638 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized54_1636 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized54_1621 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1632 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1633 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1633 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1634 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized54 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1622 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1631 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1623 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1630 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1624 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1629 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1625 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1628 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1626 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1627 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized55 |       1110 |       1110 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized55 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized55 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1615 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized55 |         18 |         18 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1616 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1617 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized55 |        947 |        947 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized55 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1611 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1613 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1613 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1614 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized55_1612 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized55_1582 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1607 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1609 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1609 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1610 |        150 |        150 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized55_1608 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized55_1583 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1603 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1605 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1605 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1606 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized55_1604 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized55_1584 |        161 |        161 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1599 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1601 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1601 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1602 |        155 |        155 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized55_1600 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized55_1585 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1596 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1597 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1597 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1598 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized55 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1586 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1595 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1587 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1594 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1588 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1593 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1589 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1592 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1590 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1591 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized56 |       1094 |       1094 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized56 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized56 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1579 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized56 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1580 |         87 |         87 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1581 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized56 |        933 |        933 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized56 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1575 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1577 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1577 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1578 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized56_1576 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized56_1546 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1571 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1573 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1573 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1574 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized56_1572 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized56_1547 |        131 |        131 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1567 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1569 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1569 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1570 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized56_1568 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized56_1548 |        161 |        161 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1563 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1565 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1565 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1566 |        155 |        155 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized56_1564 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized56_1549 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1560 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1561 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1561 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1562 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized56 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1550 |         61 |         61 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1559 |         61 |         61 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1551 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1558 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1552 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1557 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1553 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1556 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1554 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1555 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized57 |       1092 |       1092 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized57 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized57 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1543 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized57 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1544 |         64 |         64 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1545 |         67 |         67 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized57 |        930 |        930 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized57 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1539 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1541 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1541 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1542 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized57_1540 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized57_1510 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1535 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1537 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1537 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1538 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized57_1536 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized57_1511 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1531 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1533 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1533 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1534 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized57_1532 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized57_1512 |        163 |        163 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1527 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1529 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1529 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1530 |        158 |        158 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized57_1528 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized57_1513 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1524 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1525 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1525 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1526 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized57 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1514 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1523 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1515 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1522 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1516 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1521 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1517 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1520 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1518 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1519 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[5].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized58 |        786 |        786 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized58 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized58 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1507 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized58 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1508 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1509 |         45 |         45 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized58 |        622 |        622 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized58 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1504 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1505 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1506 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized58_1477 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1500 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1502 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1502 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1503 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized58_1501 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized58_1478 |        112 |        112 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1496 |        106 |        106 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1498 |        106 |        106 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1498 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1499 |        106 |        106 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized58_1497 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized58_1479 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1492 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1494 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1494 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1495 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized58_1493 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized58_1480 |        113 |        113 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1489 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1490 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1490 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1491 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized58 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1481 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1488 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1482 |         56 |         56 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1487 |         56 |         56 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1483 |         20 |         20 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1486 |         20 |         20 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1484 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1485 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized59 |        805 |        805 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized59 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized59 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1474 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized59 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1475 |         86 |         86 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1476 |         34 |         34 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized59 |        646 |        646 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized59 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1470 |        111 |        111 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1472 |        111 |        111 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1472 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1473 |        111 |        111 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized59_1471 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized59_1444 |        156 |        156 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1466 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1468 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1468 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1469 |        151 |        151 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized59_1467 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized59_1445 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1462 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1464 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1464 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1465 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized59_1463 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized59_1446 |        175 |        175 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1459 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1460 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1460 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1461 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized59 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized59_1447 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1456 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1457 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1458 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1448 |         22 |         22 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1455 |         22 |         22 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1449 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1454 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1450 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1453 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1451 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1452 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized60 |       1108 |       1108 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized60 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized60 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1441 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized60 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1442 |         74 |         74 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1443 |         53 |         53 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized60 |        945 |        945 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized60 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1437 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1439 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1439 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1440 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized60_1438 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized60_1408 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1433 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1435 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1435 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1436 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized60_1434 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized60_1409 |        157 |        157 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1429 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1431 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1431 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1432 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized60_1430 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized60_1410 |        177 |        177 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1425 |        171 |        171 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1427 |        171 |        171 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1427 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1428 |        171 |        171 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized60_1426 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized60_1411 |        183 |        183 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1422 |        177 |        177 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1423 |        177 |        177 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1423 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1424 |        177 |        177 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized60 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1412 |         32 |         32 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1421 |         32 |         32 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1413 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1420 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1414 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1419 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1415 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1418 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1416 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1417 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized61 |       1091 |       1091 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized61 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized61 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1405 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized61 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1406 |         97 |         97 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1407 |         32 |         32 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized61 |        929 |        929 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized61 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1401 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1403 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1403 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1404 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized61_1402 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized61_1372 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1397 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1399 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1399 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1400 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized61_1398 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized61_1373 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1393 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1395 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1395 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1396 |        149 |        149 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized61_1394 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized61_1374 |        174 |        174 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1389 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1391 |        169 |        169 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1391 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1392 |        169 |        169 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized61_1390 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized61_1375 |        160 |        160 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1386 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1387 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1387 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1388 |        155 |        155 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized61 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1376 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1385 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1377 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1384 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1378 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1383 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1379 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1382 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1380 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1381 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized62 |       1100 |       1100 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized62 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized62 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1369 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized62 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1370 |         77 |         77 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1371 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized62 |        941 |        941 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized62 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1365 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1367 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1367 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1368 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized62_1366 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized62_1336 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1361 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1363 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1363 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1364 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized62_1362 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized62_1337 |        131 |        131 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1357 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1359 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1359 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1360 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized62_1358 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized62_1338 |        162 |        162 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1353 |        156 |        156 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1355 |        156 |        156 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1355 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1356 |        156 |        156 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized62_1354 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized62_1339 |        156 |        156 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1350 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1351 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1351 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1352 |        149 |        149 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized62 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1340 |         38 |         38 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1349 |         38 |         38 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1341 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1348 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1342 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1347 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1343 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1346 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1344 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1345 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized63 |       1095 |       1095 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized63 |        158 |        158 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized63 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1333 |         10 |         10 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized63 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1334 |         98 |         98 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1335 |         31 |         31 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized63 |        938 |        938 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized63 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1329 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1331 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1331 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1332 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized63_1330 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized63_1300 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1325 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1327 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1327 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1328 |        150 |        150 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized63_1326 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized63_1301 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1321 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1323 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1323 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1324 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized63_1322 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized63_1302 |        164 |        164 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1317 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1319 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1319 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1320 |        158 |        158 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized63_1318 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized63_1303 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1314 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1315 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1315 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1316 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized63 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1304 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1313 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1305 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1312 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1306 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1311 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1307 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1310 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1308 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1309 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized64 |       1076 |       1076 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized64 |        158 |        158 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized64 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1297 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized64 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1298 |         85 |         85 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1299 |         35 |         35 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized64 |        918 |        918 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized64 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1293 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1295 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1295 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1296 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized64_1294 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized64_1264 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1289 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1291 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1291 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1292 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized64_1290 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized64_1265 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1285 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1287 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1287 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1288 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized64_1286 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized64_1266 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1281 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1283 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1283 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1284 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized64_1282 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized64_1267 |        160 |        160 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1278 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1279 |        155 |        155 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1279 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1280 |        155 |        155 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized64 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1268 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1277 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1269 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1276 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1270 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1275 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1271 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1274 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1272 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1273 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized65 |       1102 |       1102 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized65 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized65 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1261 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized65 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1262 |         66 |         66 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1263 |         63 |         63 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized65 |        937 |        937 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized65 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1257 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1259 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1259 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1260 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized65_1258 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized65_1228 |        149 |        149 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1253 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1255 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1255 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1256 |        144 |        144 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized65_1254 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized65_1229 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1249 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1251 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1251 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1252 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized65_1250 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized65_1230 |        166 |        166 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1245 |        160 |        160 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1247 |        160 |        160 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1247 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1248 |        160 |        160 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized65_1246 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized65_1231 |        155 |        155 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1242 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1243 |        149 |        149 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1243 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1244 |        149 |        149 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized65 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1232 |         31 |         31 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1241 |         31 |         31 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1233 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1240 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1234 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1239 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1235 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1238 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1236 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1237 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized66 |       1076 |       1076 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized66 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized66 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1225 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized66 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1226 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1227 |         43 |         43 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized66 |        914 |        914 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized66 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1221 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1223 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1223 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1224 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized66_1222 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized66_1192 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1217 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1219 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1219 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1220 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized66_1218 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized66_1193 |        127 |        127 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1213 |        121 |        121 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1215 |        121 |        121 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1215 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1216 |        121 |        121 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized66_1214 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized66_1194 |        173 |        173 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1209 |        168 |        168 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1211 |        168 |        168 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1211 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1212 |        168 |        168 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized66_1210 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized66_1195 |        159 |        159 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1206 |        153 |        153 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1207 |        153 |        153 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1207 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1208 |        153 |        153 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized66 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1196 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1205 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1197 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1204 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1198 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1203 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1199 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1202 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1200 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1201 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized67 |       1100 |       1100 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized67 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized67 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1189 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized67 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1190 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1191 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized67 |        939 |        939 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized67 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1185 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1187 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1187 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1188 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized67_1186 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized67_1156 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1181 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1183 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1183 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1184 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized67_1182 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized67_1157 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1177 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1179 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1179 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1180 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized67_1178 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized67_1158 |        163 |        163 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1173 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1175 |        158 |        158 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1175 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1176 |        158 |        158 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized67_1174 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized67_1159 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1170 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1171 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1171 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1172 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized67 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1160 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1169 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1161 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1168 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1162 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1167 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1163 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1166 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1164 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1165 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[6].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized68 |        792 |        792 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized68 |        164 |        164 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized68 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1153 |         14 |         14 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized68 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1154 |         85 |         85 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1155 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized68 |        628 |        628 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized68 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1150 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1151 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1152 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized68_1123 |        170 |        170 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1146 |        165 |        165 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1148 |        165 |        165 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1148 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1149 |        165 |        165 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized68_1147 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized68_1124 |        109 |        109 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1142 |        103 |        103 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1144 |        103 |        103 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1144 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1145 |        103 |        103 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized68_1143 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized68_1125 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1138 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1140 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1140 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1141 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized68_1139 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized68_1126 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1135 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1136 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1136 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1137 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized68 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1127 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1134 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1128 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1133 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1129 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1132 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1130 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1131 |         35 |         35 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized69 |        803 |        803 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized69 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized69 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1120 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized69 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1121 |         86 |         86 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1122 |         37 |         37 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized69 |        641 |        641 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized69 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1116 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1118 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1118 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1119 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized69_1117 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized69_1090 |        150 |        150 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1112 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1114 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1114 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1115 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized69_1113 |          9 |          9 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized69_1091 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1108 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1110 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1110 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1111 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized69_1109 |         34 |         34 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized69_1092 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1105 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1106 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1106 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1107 |        107 |        107 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized69 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized69_1093 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1102 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1103 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1104 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1094 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1101 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1095 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1100 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1096 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1099 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1097 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1098 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized70 |       1112 |       1112 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized70 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized70 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1087 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized70 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1088 |         75 |         75 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1089 |         53 |         53 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized70 |        949 |        949 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized70 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1083 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1085 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1085 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1086 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized70_1084 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized70_1054 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1079 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1081 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1081 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1082 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized70_1080 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized70_1055 |        150 |        150 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1075 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1077 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1077 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1078 |        144 |        144 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized70_1076 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized70_1056 |        166 |        166 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1071 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1073 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1073 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1074 |        161 |        161 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized70_1072 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized70_1057 |        151 |        151 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1068 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1069 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1069 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1070 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized70 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1058 |         32 |         32 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1067 |         32 |         32 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1059 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1066 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1060 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1065 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1061 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1064 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1062 |         26 |         26 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1063 |         26 |         26 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized71 |       1101 |       1101 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized71 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized71 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1051 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized71 |         25 |         25 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1052 |         64 |         64 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1053 |         62 |         62 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized71 |        939 |        939 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized71 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1047 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1049 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1049 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1050 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized71_1048 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |       input_module__parameterized71_1018 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1043 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1045 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1045 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1046 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized71_1044 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |       input_module__parameterized71_1019 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1039 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1041 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1041 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1042 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized71_1040 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |       input_module__parameterized71_1020 |        167 |        167 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1035 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1037 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1037 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1038 |        162 |        162 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized71_1036 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |       input_module__parameterized71_1021 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1032 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1033 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1033 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1034 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized71 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                       output_module_1022 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1031 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                       output_module_1023 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1030 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                       output_module_1024 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1029 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                       output_module_1025 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1028 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                       output_module_1026 |         25 |         25 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                          rr_arbiter_1027 |         25 |         25 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized72 |       1085 |       1085 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized72 |        157 |        157 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized72 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                fifo__parameterized0_1015 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized72 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                fifo__parameterized1_1016 |         78 |         78 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                fifo__parameterized1_1017 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized72 |        928 |        928 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized72 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1011 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1013 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1013 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1014 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized72_1012 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized72_982 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1007 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1009 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1009 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1010 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized72_1008 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized72_983 |        150 |        150 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                      input_datapath_1003 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1005 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1005 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1006 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized72_1004 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized72_984 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_999 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                           vc_buffer_1001 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                           vc_buffer_1001 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                fifo_1002 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |       input_router__parameterized72_1000 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized72_985 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_996 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_997 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_997 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_998 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized72 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_986 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_995 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_987 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_994 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_988 |         46 |         46 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_993 |         46 |         46 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_989 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_992 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_990 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_991 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized73 |       1096 |       1096 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized73 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized73 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_979 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized73 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_980 |         97 |         97 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_981 |         30 |         30 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized73 |        936 |        936 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized73 |        160 |        160 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_975 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_977 |        154 |        154 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_977 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_978 |        154 |        154 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized73_976 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized73_946 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_971 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_973 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_973 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_974 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized73_972 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized73_947 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_967 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_969 |        135 |        135 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_969 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_970 |        135 |        135 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized73_968 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized73_948 |        165 |        165 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_963 |        159 |        159 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_965 |        159 |        159 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_965 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_966 |        159 |        159 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized73_964 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized73_949 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_960 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_961 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_961 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_962 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized73 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_950 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_959 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_951 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_958 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_952 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_957 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_953 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_956 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_954 |         23 |         23 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_955 |         23 |         23 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized74 |       1110 |       1110 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized74 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized74 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_943 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized74 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_944 |         86 |         86 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_945 |         36 |         36 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized74 |        949 |        949 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized74 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_939 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_941 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_941 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_942 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized74_940 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized74_910 |        179 |        179 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_935 |        174 |        174 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_937 |        174 |        174 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_937 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_938 |        174 |        174 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized74_936 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized74_911 |        129 |        129 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_931 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_933 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_933 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_934 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized74_932 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized74_912 |        179 |        179 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_927 |        173 |        173 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_929 |        173 |        173 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_929 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_930 |        173 |        173 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized74_928 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized74_913 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_924 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_925 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_925 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_926 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized74 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_914 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_923 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_915 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_922 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_916 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_921 |         53 |         53 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_917 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_920 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_918 |         15 |         15 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_919 |         15 |         15 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized75 |       1075 |       1075 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized75 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized75 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_907 |         10 |         10 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized75 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_908 |         98 |         98 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_909 |         32 |         32 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized75 |        917 |        917 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized75 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_903 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_905 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_905 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_906 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized75_904 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized75_874 |        128 |        128 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_899 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_901 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_901 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_902 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized75_900 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized75_875 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_895 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_897 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_897 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_898 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized75_896 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized75_876 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_891 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_893 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_893 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_894 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized75_892 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized75_877 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_888 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_889 |        138 |        138 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_889 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_890 |        138 |        138 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized75 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_878 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_887 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_879 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_886 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_880 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_885 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_881 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_884 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_882 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_883 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized76 |       1092 |       1092 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized76 |        167 |        167 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized76 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_871 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized76 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_872 |         82 |         82 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_873 |         54 |         54 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized76 |        927 |        927 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized76 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_867 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_869 |        126 |        126 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_869 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_870 |        126 |        126 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized76_868 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized76_838 |        132 |        132 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_863 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_865 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_865 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_866 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized76_864 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized76_839 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_859 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_861 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_861 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_862 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized76_860 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized76_840 |        163 |        163 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_855 |        157 |        157 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_857 |        157 |        157 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_857 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_858 |        157 |        157 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized76_856 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized76_841 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_852 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_853 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_853 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_854 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized76 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_842 |         61 |         61 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_851 |         61 |         61 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_843 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_850 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_844 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_849 |         34 |         34 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_845 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_848 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_846 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_847 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized77 |       1081 |       1081 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized77 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized77 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_835 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized77 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_836 |        100 |        100 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_837 |         31 |         31 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized77 |        921 |        921 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized77 |        126 |        126 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_831 |        119 |        119 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_833 |        119 |        119 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_833 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_834 |        119 |        119 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized77_832 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized77_802 |        130 |        130 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_827 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_829 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_829 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_830 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized77_828 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized77_803 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_823 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_825 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_825 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_826 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized77_824 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized77_804 |        156 |        156 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_819 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_821 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_821 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_822 |        150 |        150 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized77_820 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized77_805 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_816 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_817 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_817 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_818 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized77 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_806 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_815 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_807 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_814 |         17 |         17 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_808 |         46 |         46 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_813 |         46 |         46 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_809 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_812 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_810 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_811 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[7].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized78 |        798 |        798 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized78 |        175 |        175 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized78 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_799 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized78 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_800 |         81 |         81 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_801 |         59 |         59 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized78 |        624 |        624 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized78 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_796 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_797 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_798 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized78_769 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_792 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_794 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_794 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_795 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized78_793 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized78_770 |        116 |        116 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_788 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_790 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_790 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_791 |        110 |        110 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized78_789 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized78_771 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_784 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_786 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_786 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_787 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized78_785 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized78_772 |        110 |        110 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_781 |        104 |        104 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_782 |        104 |        104 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_782 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_783 |        104 |        104 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized78 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_773 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_780 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_774 |         56 |         56 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_779 |         56 |         56 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_775 |         20 |         20 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_778 |         20 |         20 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_776 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_777 |         39 |         39 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized79 |        800 |        800 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized79 |        167 |        167 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized79 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_766 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized79 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_767 |         98 |         98 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_768 |         34 |         34 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized79 |        634 |        634 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized79 |        114 |        114 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_762 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_764 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_764 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_765 |        109 |        109 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized79_763 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized79_736 |        145 |        145 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_758 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_760 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_760 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_761 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized79_759 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized79_737 |        138 |        138 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_754 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_756 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_756 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_757 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized79_755 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized79_738 |        175 |        175 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_751 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_752 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_752 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_753 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized79 |         34 |         34 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized79_739 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_748 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_749 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_750 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_740 |         24 |         24 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_747 |         24 |         24 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_741 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_746 |         13 |         13 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_742 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_745 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_743 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_744 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized80 |       1069 |       1069 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized80 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized80 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_733 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized80 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_734 |         71 |         71 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_735 |         55 |         55 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized80 |        909 |        909 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized80 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_729 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_731 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_731 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_732 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized80_730 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized80_700 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_725 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_727 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_727 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_728 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized80_726 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized80_701 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_721 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_723 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_723 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_724 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized80_722 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized80_702 |        197 |        197 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_717 |        193 |        193 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_719 |        193 |        193 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_719 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_720 |        193 |        193 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized80_718 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized80_703 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_714 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_715 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_715 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_716 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized80 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_704 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_713 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_705 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_712 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_706 |         21 |         21 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_711 |         21 |         21 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_707 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_710 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_708 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_709 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized81 |       1054 |       1054 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized81 |        155 |        155 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized81 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_697 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized81 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_698 |         88 |         88 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_699 |         31 |         31 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized81 |        900 |        900 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized81 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_693 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_695 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_695 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_696 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized81_694 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized81_664 |        128 |        128 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_689 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_691 |        125 |        125 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_691 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_692 |        125 |        125 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized81_690 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized81_665 |        137 |        137 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_685 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_687 |        131 |        131 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_687 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_688 |        131 |        131 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized81_686 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized81_666 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_681 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_683 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_683 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_684 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized81_682 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized81_667 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_678 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_679 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_679 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_680 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized81 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_668 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_677 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_669 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_676 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_670 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_675 |         58 |         58 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_671 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_674 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_672 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_673 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized82 |       1090 |       1090 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized82 |        166 |        166 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized82 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_661 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized82 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_662 |         81 |         81 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_663 |         46 |         46 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized82 |        925 |        925 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized82 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_657 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_659 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_659 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_660 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized82_658 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized82_628 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_653 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_655 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_655 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_656 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized82_654 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized82_629 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_649 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_651 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_651 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_652 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized82_650 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized82_630 |        167 |        167 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_645 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_647 |        161 |        161 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_647 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_648 |        161 |        161 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized82_646 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized82_631 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_642 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_643 |        140 |        140 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_643 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_644 |        140 |        140 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized82 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_632 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_641 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_633 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_640 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_634 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_639 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_635 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_638 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_636 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_637 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized83 |       1084 |       1084 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized83 |        161 |        161 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized83 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_625 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized83 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_626 |         97 |         97 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_627 |         31 |         31 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized83 |        923 |        923 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized83 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_621 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_623 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_623 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_624 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized83_622 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized83_592 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_617 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_619 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_619 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_620 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized83_618 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized83_593 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_613 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_615 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_615 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_616 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized83_614 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized83_594 |        167 |        167 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_609 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_611 |        162 |        162 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_611 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_612 |        162 |        162 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized83_610 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized83_595 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_606 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_607 |        127 |        127 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_607 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_608 |        127 |        127 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized83 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_596 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_605 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_597 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_604 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_598 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_603 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_599 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_602 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_600 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_601 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized84 |       1098 |       1098 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized84 |        176 |        176 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized84 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_589 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized84 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_590 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_591 |         53 |         53 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized84 |        922 |        922 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized84 |        140 |        140 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_585 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_587 |        132 |        132 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_587 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_588 |        132 |        132 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized84_586 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized84_556 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_581 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_583 |        128 |        128 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_583 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_584 |        128 |        128 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized84_582 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized84_557 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_577 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_579 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_579 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_580 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized84_578 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized84_558 |        190 |        190 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_573 |        185 |        185 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_575 |        185 |        185 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_575 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_576 |        185 |        185 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized84_574 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized84_559 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_570 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_571 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_571 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_572 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized84 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_560 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_569 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_561 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_568 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_562 |         23 |         23 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_567 |         23 |         23 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_563 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_566 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_564 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_565 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized85 |       1082 |       1082 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized85 |        175 |        175 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized85 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_553 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized85 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_554 |         94 |         94 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_555 |         45 |         45 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized85 |        908 |        908 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized85 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_549 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_551 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_551 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_552 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized85_550 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized85_520 |        133 |        133 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_545 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_547 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_547 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_548 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized85_546 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized85_521 |        136 |        136 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_541 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_543 |        130 |        130 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_543 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_544 |        130 |        130 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized85_542 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized85_522 |        197 |        197 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_537 |        193 |        193 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_539 |        193 |        193 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_539 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_540 |        193 |        193 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized85_538 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized85_523 |        134 |        134 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_534 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_535 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_535 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_536 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized85 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_524 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_533 |         50 |         50 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_525 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_532 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_526 |         21 |         21 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_531 |         21 |         21 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_527 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_530 |         47 |         47 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_528 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_529 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized86 |       1065 |       1065 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized86 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized86 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_517 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized86 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_518 |         68 |         68 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_519 |         53 |         53 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized86 |        907 |        907 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized86 |        143 |        143 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_513 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_515 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_515 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_516 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized86_514 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized86_484 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_509 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_511 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_511 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_512 |        144 |        144 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized86_510 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized86_485 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_505 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_507 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_507 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_508 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized86_506 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized86_486 |        187 |        187 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_501 |        182 |        182 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_503 |        182 |        182 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_503 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_504 |        182 |        182 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized86_502 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized86_487 |        129 |        129 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_498 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_499 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_499 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_500 |        124 |        124 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized86 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_488 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_497 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_489 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_496 |         19 |         19 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_490 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_495 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_491 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_494 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_492 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_493 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized87 |       1100 |       1100 |       0 |    0 |    402 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized87 |        168 |        168 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized87 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_481 |         18 |         18 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized87 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_482 |         70 |         70 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_483 |         60 |         60 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized87 |        933 |        933 |       0 |    0 |    230 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized87 |        135 |        135 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_477 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_479 |        129 |        129 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_479 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_480 |        129 |        129 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized87_478 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized87_448 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_473 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_475 |        136 |        136 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_475 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_476 |        136 |        136 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized87_474 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized87_449 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_469 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_471 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_471 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_472 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized87_470 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized87_450 |        178 |        178 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_465 |        173 |        173 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_467 |        173 |        173 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_467 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_468 |        173 |        173 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized87_466 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized87_451 |        139 |        139 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_462 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_463 |        133 |        133 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_463 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_464 |        133 |        133 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized87 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_452 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_461 |         40 |         40 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_453 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_460 |         16 |         16 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_454 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_459 |         60 |         60 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_455 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_458 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_456 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_457 |         36 |         36 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[8].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized88 |        813 |        813 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized88 |        163 |        163 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized88 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_445 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized88 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_446 |         81 |         81 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_447 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized88 |        650 |        650 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized88 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_442 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_443 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_444 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized88_415 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_438 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_440 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_440 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_441 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized88_439 |          9 |          9 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized88_416 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_434 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_436 |        134 |        134 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_436 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_437 |        134 |        134 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized88_435 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized88_417 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_430 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_432 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_432 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_433 |        145 |        145 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized88_431 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized88_418 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_427 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_428 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_428 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_429 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized88 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_419 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_426 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_420 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_425 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_south                                         |                        output_module_421 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_424 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_422 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_423 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[0].u_router_wrapper  |          router_wrapper__parameterized89 |        553 |        553 |       0 |    0 |    310 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized89 |        160 |        160 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized89 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_412 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized89 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_413 |         83 |         83 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_414 |         37 |         37 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized89 |        393 |        393 |       0 |    0 |    138 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized89 |        112 |        112 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_408 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_410 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_410 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_411 |        107 |        107 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized89_409 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized89_385 |        128 |        128 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_404 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_406 |        124 |        124 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_406 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_407 |        124 |        124 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized89_405 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized89_386 |        116 |        116 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_401 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_402 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_402 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_403 |        113 |        113 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized89 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized89_387 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_398 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_399 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_400 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized89_388 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_395 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_396 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_397 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_389 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_394 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_390 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_393 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_391 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_392 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[1].u_router_wrapper  |          router_wrapper__parameterized90 |        808 |        808 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized90 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized90 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_382 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized90 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_383 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_384 |         40 |         40 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized90 |        650 |        650 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized90 |        115 |        115 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_378 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_380 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_380 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_381 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized90_379 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized90_352 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_374 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_376 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_376 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_377 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized90_375 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized90_353 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_370 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_372 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_372 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_373 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized90_371 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized90_354 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_367 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_368 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_369 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized90_355 |        183 |        183 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_364 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_365 |        150 |        150 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_365 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_366 |        150 |        150 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized90 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_356 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_363 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_357 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_362 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_358 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_361 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_359 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_360 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[2].u_router_wrapper  |          router_wrapper__parameterized91 |        811 |        811 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized91 |        166 |        166 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized91 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_349 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized91 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_350 |         91 |         91 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_351 |         37 |         37 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized91 |        645 |        645 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized91 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_345 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_347 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_347 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_348 |        110 |        110 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized91_346 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized91_319 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_341 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_343 |        147 |        147 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_343 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_344 |        147 |        147 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized91_342 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized91_320 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_337 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_339 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_339 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_340 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized91_338 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized91_321 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_334 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_335 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_336 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized91_322 |        180 |        180 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_331 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_332 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_332 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_333 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized91 |         32 |         32 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_323 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_330 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_324 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_329 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_325 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_328 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_326 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_327 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[3].u_router_wrapper  |          router_wrapper__parameterized92 |        803 |        803 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized92 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized92 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_316 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized92 |         19 |         19 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_317 |         78 |         78 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_318 |         46 |         46 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized92 |        644 |        644 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized92 |        116 |        116 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_312 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_314 |        109 |        109 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_314 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_315 |        109 |        109 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized92_313 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized92_286 |        147 |        147 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_308 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_310 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_310 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_311 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized92_309 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized92_287 |        144 |        144 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_304 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_306 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_306 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_307 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized92_305 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized92_288 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_301 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_302 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_303 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized92_289 |        184 |        184 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_298 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_299 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_299 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_300 |        151 |        151 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized92 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_290 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_297 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_291 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_296 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_292 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_295 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_293 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_294 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[4].u_router_wrapper  |          router_wrapper__parameterized93 |        818 |        818 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized93 |        166 |        166 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized93 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_283 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized93 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_284 |         67 |         67 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_285 |         61 |         61 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized93 |        653 |        653 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized93 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_279 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_281 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_281 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_282 |        110 |        110 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized93_280 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized93_253 |        152 |        152 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_275 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_277 |        145 |        145 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_277 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_278 |        145 |        145 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized93_276 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized93_254 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_271 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_273 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_273 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_274 |        144 |        144 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized93_272 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized93_255 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_268 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_269 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_270 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized93_256 |        184 |        184 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_265 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_266 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_266 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_267 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized93 |         32 |         32 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_257 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_264 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_258 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_263 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_259 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_262 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_260 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_261 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[5].u_router_wrapper  |          router_wrapper__parameterized94 |        818 |        818 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized94 |        166 |        166 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized94 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_250 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized94 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_251 |         84 |         84 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_252 |         47 |         47 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized94 |        652 |        652 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized94 |        120 |        120 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_246 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_248 |        113 |        113 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_248 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_249 |        113 |        113 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized94_247 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized94_220 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_242 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_244 |        141 |        141 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_244 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_245 |        141 |        141 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized94_243 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized94_221 |        146 |        146 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_238 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_240 |        142 |        142 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_240 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_241 |        142 |        142 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized94_239 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized94_222 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_235 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_236 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_237 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized94_223 |        185 |        185 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_232 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_233 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_233 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_234 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized94 |         33 |         33 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_224 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_231 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_225 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_230 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_226 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_229 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_227 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_228 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[6].u_router_wrapper  |          router_wrapper__parameterized95 |        807 |        807 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized95 |        162 |        162 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized95 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_217 |         19 |         19 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized95 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_218 |         69 |         69 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_219 |         53 |         53 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized95 |        646 |        646 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized95 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_213 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_215 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_215 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_216 |        110 |        110 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized95_214 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized95_187 |        154 |        154 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_209 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_211 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_211 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_212 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized95_210 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized95_188 |        142 |        142 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_205 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_207 |        139 |        139 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_207 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_208 |        139 |        139 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized95_206 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized95_189 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_202 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_203 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_204 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized95_190 |        180 |        180 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_199 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_200 |        148 |        148 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_200 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_201 |        148 |        148 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized95 |         32 |         32 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_191 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_198 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_192 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_197 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_193 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_196 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_194 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_195 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[7].u_router_wrapper  |          router_wrapper__parameterized96 |        800 |        800 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized96 |        159 |        159 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized96 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_184 |         15 |         15 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized96 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_185 |         69 |         69 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_186 |         55 |         55 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized96 |        641 |        641 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized96 |        115 |        115 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_180 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_182 |        108 |        108 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_182 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_183 |        108 |        108 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized96_181 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized96_154 |        149 |        149 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_176 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_178 |        143 |        143 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_178 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_179 |        143 |        143 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized96_177 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized96_155 |        141 |        141 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_172 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_174 |        137 |        137 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_174 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_175 |        137 |        137 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized96_173 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized96_156 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_169 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_170 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_171 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized96_157 |        183 |        183 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_166 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_167 |        151 |        151 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_167 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_168 |        151 |        151 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized96 |         32 |         32 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_158 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_165 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_159 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_164 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_160 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_163 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_161 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_162 |         18 |         18 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[8].u_router_wrapper  |          router_wrapper__parameterized97 |        819 |        819 |       0 |    0 |    355 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized97 |        165 |        165 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized97 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                 fifo__parameterized0_151 |         13 |         13 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized97 |         20 |         20 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                 fifo__parameterized1_152 |         96 |         96 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_153 |         36 |         36 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized97 |        654 |        654 |       0 |    0 |    183 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized97 |        117 |        117 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_147 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_149 |        110 |        110 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_149 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_150 |        110 |        110 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized97_148 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_local                                          |        input_module__parameterized97_121 |        153 |        153 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_143 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_145 |        146 |        146 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_145 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_146 |        146 |        146 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized97_144 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |        input_module__parameterized97_122 |        148 |        148 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_139 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_141 |        144 |        144 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_141 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_142 |        144 |        144 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized97_140 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized97_123 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_136 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_137 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_138 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized97_124 |        184 |        184 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_133 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_134 |        152 |        152 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_134 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_135 |        152 |        152 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized97 |         32 |         32 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_east                                          |                        output_module_125 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_132 |         17 |         17 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                        output_module_126 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_131 |         12 |         12 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_127 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_130 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_128 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_129 |         16 |         16 |       0 |    0 |      3 |      0 |      0 |          0 |
|     gen_noc_x_lines[9].gen_noc_y_collumns[9].u_router_wrapper  |          router_wrapper__parameterized98 |        577 |        577 |       0 |    0 |    310 |      0 |      0 |          0 |
|       u_axi_local                                              |            axi_slave_if__parameterized98 |        172 |        172 |       0 |    0 |    172 |      0 |      0 |          0 |
|         (u_axi_local)                                          |            axi_slave_if__parameterized98 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |          0 |
|         gen_rd_vc_buffer[0].u_vc_buffer                        |                     fifo__parameterized0 |         17 |         17 |       0 |    0 |     36 |      0 |      0 |          0 |
|         u_axi_csr                                              |                 axi_csr__parameterized98 |         21 |         21 |       0 |    0 |     66 |      0 |      0 |          0 |
|         u_fifo_axi_ot_rd                                       |                     fifo__parameterized1 |         73 |         73 |       0 |    0 |     29 |      0 |      0 |          0 |
|         u_fifo_axi_ot_wr                                       |                 fifo__parameterized1_120 |         62 |         62 |       0 |    0 |     29 |      0 |      0 |          0 |
|       u_router                                                 |          router_ravenoc__parameterized98 |        406 |        406 |       0 |    0 |    138 |      0 |      0 |          0 |
|         u_input_east                                           |            input_module__parameterized98 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_117 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_118 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_119 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_local                                          |         input_module__parameterized98_98 |        129 |        129 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_113 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_115 |        123 |        123 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_115 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_116 |        123 |        123 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized98_114 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_north                                          |         input_module__parameterized98_99 |        110 |        110 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_109 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_111 |        107 |        107 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                            vc_buffer_111 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_112 |        107 |        107 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |        input_router__parameterized98_110 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_input_south                                          |        input_module__parameterized98_100 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|           u_input_datapath                                     |                       input_datapath_106 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                            vc_buffer_107 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                 fifo_108 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_input_west                                           |        input_module__parameterized98_101 |        112 |        112 |       0 |    0 |     42 |      0 |      0 |          0 |
|           u_input_datapath                                     |                           input_datapath |        106 |        106 |       0 |    0 |     39 |      0 |      0 |          0 |
|             gen_virtual_channels[0].u_virtual_channel_fifo     |                                vc_buffer |        106 |        106 |       0 |    0 |     39 |      0 |      0 |          0 |
|               (gen_virtual_channels[0].u_virtual_channel_fifo) |                                vc_buffer |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|               u_virt_chn_fifo                                  |                                     fifo |        106 |        106 |       0 |    0 |     38 |      0 |      0 |          0 |
|           u_input_router                                       |            input_router__parameterized98 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |          0 |
|         u_output_local                                         |                            output_module |         12 |         12 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_105 |         12 |         12 |       0 |    0 |      2 |      0 |      0 |          0 |
|         u_output_north                                         |                        output_module_102 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                           rr_arbiter_104 |         11 |         11 |       0 |    0 |      4 |      0 |      0 |          0 |
|         u_output_west                                          |                        output_module_103 |         29 |         29 |       0 |    0 |      2 |      0 |      0 |          0 |
|           gen_rr_arbiters[0].u_round_robin_arbiter             |                               rr_arbiter |         29 |         29 |       0 |    0 |      2 |      0 |      0 |          0 |
|   u_tile_master                                                |                              tile_master |       1876 |       1874 |       0 |    2 |   1698 |      2 |      3 |          4 |
|     u_axi_intcon                                               | axi_interconnect_wrapper__parameterized0 |        189 |        189 |       0 |    0 |    187 |      0 |      0 |          0 |
|       u_axi_intcon                                             |         axi_interconnect__parameterized0 |        189 |        189 |       0 |    0 |    187 |      0 |      0 |          0 |
|         (u_axi_intcon)                                         |         axi_interconnect__parameterized0 |        127 |        127 |       0 |    0 |    179 |      0 |      0 |          0 |
|         arb_inst                                               |                                  arbiter |         63 |         63 |       0 |    0 |      8 |      0 |      0 |          0 |
|     u_ram_data_rv                                              |          axi_mem_wrapper__parameterized1 |         57 |         57 |       0 |    0 |     59 |      0 |      1 |          0 |
|       u_ram                                                    |                  axi_ram__parameterized1 |         57 |         57 |       0 |    0 |     59 |      0 |      1 |          0 |
|     u_ram_instr_rv                                             |          axi_mem_wrapper__parameterized0 |         62 |         62 |       0 |    0 |     65 |      2 |      0 |          0 |
|       u_ram                                                    |                  axi_ram__parameterized0 |         62 |         62 |       0 |    0 |     65 |      2 |      0 |          0 |
|     u_riscv_core                                               |                  vexriscv_w_jtag_wrapper |       1572 |       1570 |       0 |    2 |   1387 |      0 |      2 |          4 |
|       (u_riscv_core)                                           |                  vexriscv_w_jtag_wrapper |         21 |         21 |       0 |    0 |      0 |      0 |      0 |          0 |
|       u_vexrv_core                                             |                        VexRiscvAxi4wJtag |       1551 |       1549 |       0 |    2 |   1387 |      0 |      2 |          4 |
|         (u_vexrv_core)                                         |                        VexRiscvAxi4wJtag |       1366 |       1366 |       0 |    0 |   1176 |      0 |      2 |          4 |
|         IBusSimplePlugin_rspJoin_rspBuffer_c                   |                     StreamFifoLowLatency |        112 |        112 |       0 |    0 |     33 |      0 |      0 |          0 |
|         jtagBridge_1                                           |                               JtagBridge |         53 |         53 |       0 |    0 |    124 |      0 |      0 |          0 |
|           (jtagBridge_1)                                       |                               JtagBridge |         48 |         48 |       0 |    0 |    115 |      0 |      0 |          0 |
|           flowCCByToggle_1                                     |                           FlowCCByToggle |          7 |          7 |       0 |    0 |      9 |      0 |      0 |          0 |
|             (flowCCByToggle_1)                                 |                           FlowCCByToggle |          6 |          6 |       0 |    0 |      7 |      0 |      0 |          0 |
|             inputArea_target_buffercc                          |                                 BufferCC |          1 |          1 |       0 |    0 |      2 |      0 |      0 |          0 |
|         streamFork_1                                           |                               StreamFork |         13 |         13 |       0 |    0 |      2 |      0 |      0 |          0 |
|         systemDebugger_1                                       |                           SystemDebugger |         15 |         13 |       0 |    2 |     52 |      0 |      0 |          0 |
+----------------------------------------------------------------+------------------------------------------+------------+------------+---------+------+--------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


