var group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants =
[
    [ "BSP_XSPI_NOR_BLOCK_4K", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gaf98d6bd8aeb87c68eecc89adfc7cbb63", null ],
    [ "BSP_XSPI_NOR_BLOCK_64K", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gaf0e78c115f62f45d098938e07855c9aa", null ],
    [ "BSP_XSPI_NOR_DTR_TRANSFER", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga93d056bfe23f60fec54684be815e937b", null ],
    [ "BSP_XSPI_NOR_ERASE_4K", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga08efe1e6ca73b7b3a6b454b048e16245", null ],
    [ "BSP_XSPI_NOR_ERASE_64K", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gad2af1023baacb41a661d1c3a572850d6", null ],
    [ "BSP_XSPI_NOR_ERASE_CHIP", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gaff56bed0006f2c0522d4a244e202dad4", null ],
    [ "BSP_XSPI_NOR_OPI_MODE", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga94aec5f9f7d6a1c29f53942fc84d230d", null ],
    [ "BSP_XSPI_NOR_SPI_MODE", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gae734c5b6d811a54a4c4f78fc33494e05", null ],
    [ "BSP_XSPI_NOR_STR_TRANSFER", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga400746ac9efe9c7acb29a7884619d213", null ],
    [ "XSPI_NOR_INSTANCES_NUMBER", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga267558cb8cd8ec8cbba4a5bf54390a1b", null ]
];