%TF.GenerationSoftware,KiCad,Pcbnew,9.0.7*%
%TF.CreationDate,2026-02-08T20:53:27-05:00*%
%TF.ProjectId,esp32-h2,65737033-322d-4683-922e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.7) date 2026-02-08 20:53:27*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.050000X-0.300000X-0.050000X0.300000X-0.050000X0.300000X0.050000X-0.300000X0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.050000X-0.050000X-0.300000X0.050000X-0.300000X0.050000X0.300000X-0.050000X0.300000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,2.800000X2.800000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,VDD3P3*%
%TO.N,Net-(U1-VDD3P3-Pad1)*%
X148500000Y-98200000D03*
%TO.P,U1,2,VDD3P3*%
X148500000Y-98600000D03*
%TO.P,U1,3,GPIO0/FSPIQ*%
%TO.N,unconnected-(U1-GPIO0{slash}FSPIQ-Pad3)*%
X148500000Y-99000000D03*
%TO.P,U1,4,GPIO1/FSPICS0/ADC1_CH0*%
%TO.N,unconnected-(U1-GPIO1{slash}FSPICS0{slash}ADC1_CH0-Pad4)*%
X148500000Y-99400000D03*
%TO.P,U1,5,MTMS/GPIO2/FSPIWP/ADC1_CH1*%
%TO.N,unconnected-(U1-MTMS{slash}GPIO2{slash}FSPIWP{slash}ADC1_CH1-Pad5)*%
X148500000Y-99800000D03*
%TO.P,U1,6,MTDO/GPIO3/FSPIHD/ADC1_CH2*%
%TO.N,unconnected-(U1-MTDO{slash}GPIO3{slash}FSPIHD{slash}ADC1_CH2-Pad6)*%
X148500000Y-100200000D03*
%TO.P,U1,7,MTCK/GPIO4/FSPICLK/ADC1_CH3*%
%TO.N,unconnected-(U1-MTCK{slash}GPIO4{slash}FSPICLK{slash}ADC1_CH3-Pad7)*%
X148500000Y-100600000D03*
%TO.P,U1,8,MTDI/GPIO5/FSPID/ADC1_CH4*%
%TO.N,unconnected-(U1-MTDI{slash}GPIO5{slash}FSPID{slash}ADC1_CH4-Pad8)*%
X148500000Y-101000000D03*
D11*
%TO.P,U1,9,VDDPST1*%
%TO.N,unconnected-(U1-VDDPST1-Pad9)*%
X149100000Y-101600000D03*
%TO.P,U1,10,GPIO8*%
%TO.N,unconnected-(U1-GPIO8-Pad10)*%
X149500000Y-101600000D03*
%TO.P,U1,11,GPIO9*%
%TO.N,unconnected-(U1-GPIO9-Pad11)*%
X149900000Y-101600000D03*
%TO.P,U1,12,GPIO10/ZCD0*%
%TO.N,unconnected-(U1-GPIO10{slash}ZCD0-Pad12)*%
X150300000Y-101600000D03*
%TO.P,U1,13,GPIO11/ZCD1*%
%TO.N,unconnected-(U1-GPIO11{slash}ZCD1-Pad13)*%
X150700000Y-101600000D03*
%TO.P,U1,14,GPIO12*%
%TO.N,unconnected-(U1-GPIO12-Pad14)*%
X151100000Y-101600000D03*
%TO.P,U1,15,GPIO13/XTAL_32K_P*%
%TO.N,unconnected-(U1-GPIO13{slash}XTAL_32K_P-Pad15)*%
X151500000Y-101600000D03*
%TO.P,U1,16,GPIO14/XTAL_32K_N*%
%TO.N,unconnected-(U1-GPIO14{slash}XTAL_32K_N-Pad16)*%
X151900000Y-101600000D03*
D10*
%TO.P,U1,17,CHIP_EN*%
%TO.N,unconnected-(U1-CHIP_EN-Pad17)*%
X152500000Y-101000000D03*
%TO.P,U1,18,VBAT*%
%TO.N,unconnected-(U1-VBAT-Pad18)*%
X152500000Y-100600000D03*
%TO.P,U1,19,VDDA_PMU*%
%TO.N,unconnected-(U1-VDDA_PMU-Pad19)*%
X152500000Y-100200000D03*
%TO.P,U1,20,VDDPST2*%
%TO.N,unconnected-(U1-VDDPST2-Pad20)*%
X152500000Y-99800000D03*
%TO.P,U1,21,GPIO22*%
%TO.N,unconnected-(U1-GPIO22-Pad21)*%
X152500000Y-99400000D03*
%TO.P,U1,22,U0RXD/GPIO23/FSPICS1*%
%TO.N,unconnected-(U1-U0RXD{slash}GPIO23{slash}FSPICS1-Pad22)*%
X152500000Y-99000000D03*
%TO.P,U1,23,U0TXD/GPIO24/FSPICS2*%
%TO.N,unconnected-(U1-U0TXD{slash}GPIO24{slash}FSPICS2-Pad23)*%
X152500000Y-98600000D03*
%TO.P,U1,24,GPIO25/FSPICS3*%
%TO.N,unconnected-(U1-GPIO25{slash}FSPICS3-Pad24)*%
X152500000Y-98200000D03*
D11*
%TO.P,U1,25,USB_D-/GPIO26/FSPICS4*%
%TO.N,unconnected-(U1-USB_D-{slash}GPIO26{slash}FSPICS4-Pad25)*%
X151900000Y-97600000D03*
%TO.P,U1,26,USB_D+/GPIO27/FSPICS5*%
%TO.N,unconnected-(U1-USB_D+{slash}GPIO27{slash}FSPICS5-Pad26)*%
X151500000Y-97600000D03*
%TO.P,U1,27,VDD3P3*%
%TO.N,Net-(U1-VDD3P3-Pad1)*%
X151100000Y-97600000D03*
%TO.P,U1,28,XTAL_N*%
%TO.N,unconnected-(U1-XTAL_N-Pad28)*%
X150700000Y-97600000D03*
%TO.P,U1,29,XTAL_P*%
%TO.N,unconnected-(U1-XTAL_P-Pad29)*%
X150300000Y-97600000D03*
%TO.P,U1,30,VDD3P3*%
%TO.N,Net-(U1-VDD3P3-Pad1)*%
X149900000Y-97600000D03*
%TO.P,U1,31,VDD3P3*%
X149500000Y-97600000D03*
%TO.P,U1,32,ANT*%
%TO.N,unconnected-(U1-ANT-Pad32)*%
X149100000Y-97600000D03*
D12*
%TO.P,U1,33,GND*%
%TO.N,unconnected-(U1-GND-Pad33)*%
X150500000Y-99600000D03*
%TD*%
M02*
