# Day 3 -  Inception of Layout and CMOS fabrication process

## CMOS fabrication steps  
![Screenshot_20240528_180052_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/cd4c0062-8e8b-4db7-838c-ad340b5f87be)
![SmartSelect_20240528_175526_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/8a2131de-d755-4feb-88b7-66061e17d54f)
![SmartSelect_20240528_175803_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/cf7e95f2-c051-47cd-9e07-1c6fa414022c)
![SmartSelect_20240528_175822_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/0781b4bd-2d9a-4534-9462-a86869d94974)
![SmartSelect_20240528_175841_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/6271f196-e0ab-43c5-994b-4d889dafdeb5)
![SmartSelect_20240528_175911_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/683384a0-201a-4696-91ef-d2135c28afef)
![SmartSelect_20240528_180003_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/a7c4aa72-addf-4a4f-8fb3-ba4f8ffd9d09)
![SmartSelect_20240528_180159_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/bab5ca71-e496-4af2-b91e-994e416fff7d)
![SmartSelect_20240528_180236_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/0f4c50f0-087c-4ab9-bd69-772849474b34)
![SmartSelect_20240528_180325_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/faceebec-19b9-409b-93a1-95bdee4f4fb5)
![SmartSelect_20240528_175600_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/1b780d1b-bd8a-4542-b1ac-3150d153242c)
![SmartSelect_20240528_180118_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/7f1534a4-6acc-41e5-8fcf-808200e79fa9)
![SmartSelect_20240528_180306_Chrome](https://github.com/ankdesh/vsd-openlane/assets/15871819/7a7c6547-f708-46a0-a013-f43fefc6762e)

## Lab intro to SKY130 basic layout and LEF using inverter
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/566e501a-d980-44ef-ae08-770da89e0a8d)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/615863eb-019d-4837-9b22-7327f24bcb9a)

## Lab steps to create std cell layout and extract spice netlist
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/906afb79-6921-4226-b753-1cd679f02c59)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/4d9a46c3-770a-4723-ad97-8edca44a1ffb)


