###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         3216   # Number of WRITE/WRITEP commands
num_reads_done                 =       243545   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       208624   # Number of read row buffer hits
num_read_cmds                  =       243548   # Number of READ/READP commands
num_writes_done                =         3235   # Number of read requests issued
num_write_row_hits             =         2061   # Number of write row buffer hits
num_act_cmds                   =        36112   # Number of ACT commands
num_pre_cmds                   =        36089   # Number of PRE commands
num_ondemand_pres              =        18267   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8935680   # Cyles of rank active rank.0
rank_active_cycles.1           =      8440512   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1064320   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1559488   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       221317   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          775   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          179   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          138   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          194   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          331   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          772   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          737   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           64   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          128   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22153   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           42   # Write cmd latency (cycles)
write_latency[80-99]           =           99   # Write cmd latency (cycles)
write_latency[100-119]         =           93   # Write cmd latency (cycles)
write_latency[120-139]         =           71   # Write cmd latency (cycles)
write_latency[140-159]         =           74   # Write cmd latency (cycles)
write_latency[160-179]         =           67   # Write cmd latency (cycles)
write_latency[180-199]         =           62   # Write cmd latency (cycles)
write_latency[200-]            =         2690   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       141118   # Read request latency (cycles)
read_latency[40-59]            =        44561   # Read request latency (cycles)
read_latency[60-79]            =        24360   # Read request latency (cycles)
read_latency[80-99]            =         5672   # Read request latency (cycles)
read_latency[100-119]          =         4301   # Read request latency (cycles)
read_latency[120-139]          =         2926   # Read request latency (cycles)
read_latency[140-159]          =         1708   # Read request latency (cycles)
read_latency[160-179]          =         1475   # Read request latency (cycles)
read_latency[180-199]          =         1243   # Read request latency (cycles)
read_latency[200-]             =        16181   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.60543e+07   # Write energy
read_energy                    =  9.81986e+08   # Read energy
act_energy                     =  9.88024e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.10874e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.48554e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.57586e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26688e+09   # Active standby energy rank.1
average_read_latency           =       68.324   # Average read request latency (cycles)
average_interarrival           =      40.5205   # Average request interarrival latency (cycles)
total_energy                   =  1.39037e+10   # Total energy (pJ)
average_power                  =      1390.37   # Average power (mW)
average_bandwidth              =      2.10586   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6642   # Number of WRITE/WRITEP commands
num_reads_done                 =       253306   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       207804   # Number of read row buffer hits
num_read_cmds                  =       253311   # Number of READ/READP commands
num_writes_done                =         6647   # Number of read requests issued
num_write_row_hits             =         5238   # Number of write row buffer hits
num_act_cmds                   =        46970   # Number of ACT commands
num_pre_cmds                   =        46944   # Number of PRE commands
num_ondemand_pres              =        29597   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8700337   # Cyles of rank active rank.0
rank_active_cycles.1           =      8652986   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1299663   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1347014   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       234684   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          691   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          171   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          128   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          181   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          348   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          756   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          698   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           63   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          120   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22120   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =           48   # Write cmd latency (cycles)
write_latency[80-99]           =           96   # Write cmd latency (cycles)
write_latency[100-119]         =          141   # Write cmd latency (cycles)
write_latency[120-139]         =          149   # Write cmd latency (cycles)
write_latency[140-159]         =          238   # Write cmd latency (cycles)
write_latency[160-179]         =          237   # Write cmd latency (cycles)
write_latency[180-199]         =          150   # Write cmd latency (cycles)
write_latency[200-]            =         5545   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       138838   # Read request latency (cycles)
read_latency[40-59]            =        42466   # Read request latency (cycles)
read_latency[60-79]            =        31336   # Read request latency (cycles)
read_latency[80-99]            =         6974   # Read request latency (cycles)
read_latency[100-119]          =         6126   # Read request latency (cycles)
read_latency[120-139]          =         4517   # Read request latency (cycles)
read_latency[140-159]          =         1941   # Read request latency (cycles)
read_latency[160-179]          =         1682   # Read request latency (cycles)
read_latency[180-199]          =         1414   # Read request latency (cycles)
read_latency[200-]             =        18012   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.31569e+07   # Write energy
read_energy                    =  1.02135e+09   # Read energy
act_energy                     =   1.2851e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.23838e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.46567e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42901e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39946e+09   # Active standby energy rank.1
average_read_latency           =      72.1066   # Average read request latency (cycles)
average_interarrival           =      38.4674   # Average request interarrival latency (cycles)
total_energy                   =  1.39865e+10   # Total energy (pJ)
average_power                  =      1398.65   # Average power (mW)
average_bandwidth              =      2.21827   # Average bandwidth
