logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem[66:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-67 Port_B_Depth-16 Port_B_Width-67 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem[25:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-24 Port_B_Depth-4 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem[35:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem[35:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem[24:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-21 Port_B_Depth-4 Port_B_Width-21 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem[7:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-8 Port_B_Depth-4 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[64:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-65 Port_B_Depth-8 Port_B_Width-65 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[64:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-65 Port_B_Depth-8 Port_B_Width-65 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[69:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-69 Port_B_Depth-8 Port_B_Width-69 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem[73:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-74 Port_B_Depth-8 Port_B_Width-74 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[1:0] Physical_names-[Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-2 Port_B_Depth-16 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-6 Port_A_Width-9 Port_B_Depth-6 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-14 Port_B_Depth-32 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-61 Port_B_Depth-32 Port_B_Width-61 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-144 Port_B_Depth-512 Port_B_Width-144 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlC/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlA/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlB/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-128 Port_B_Depth-1024 Port_B_Width-128 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-73 Port_B_Depth-256 Port_B_Width-73 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-42 Port_B_Depth-1024 Port_B_Width-42 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-70 Port_B_Depth-512 Port_B_Width-70 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100 Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlD/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-94 Port_B_Depth-16 Port_B_Width-94 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem[31:0] Physical_names-[MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_5/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_30/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_7/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_6/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_0/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_9/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_15/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_25/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_2/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_16/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_26/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_19/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_17/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_29/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_27/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_10/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_20/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_14/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_24/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_31/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_1/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_4/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_12/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_3/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_8/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_22/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_11/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_21/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_13/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_18/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_23/INST_RAM1K20_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_28/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-16384 Port_A_Width-32 Port_B_Depth-16384 Port_B_Width-32 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem[31:0] Physical_names-[MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-32 Port_B_Depth-32 Port_B_Width-32 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1[31:0] Physical_names-[MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-32 Port_B_Depth-32 Port_B_Width-32 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q[8] Physical_names-[SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-9 Port_B_Depth-32 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q[8] Physical_names-[SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-9 Port_B_Depth-32 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
