#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56202dd67d90 .scope module, "MLD_7_4_Encoder_test_bench" "MLD_7_4_Encoder_test_bench" 2 1;
 .timescale 0 0;
v0x56202ddc6020_0 .var "clk", 0 0;
v0x56202ddc60c0_0 .var "information_bit", 0 0;
v0x56202ddc6160_0 .net "out", 0 0, v0x56202ddc50e0_0;  1 drivers
v0x56202ddc6250_0 .var "reset", 0 0;
v0x56202ddc62f0_0 .var "sel", 0 0;
S_0x56202dd67f20 .scope module, "DUT" "MLD_7_4_encoder" 2 5, 3 1 0, S_0x56202dd67d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "information_bit";
    .port_info 4 /INPUT 1 "sel";
L_0x56202ddc63e0 .functor XOR 1, v0x56202ddc4390_0, v0x56202ddc60c0_0, C4<0>, C4<0>;
L_0x56202ddc64f0/d .functor BUF 1, v0x56202ddc4390_0, C4<0>, C4<0>, C4<0>;
L_0x56202ddc64f0 .delay 1 (2,2,2) L_0x56202ddc64f0/d;
v0x56202ddc5310_0 .net "clk", 0 0, v0x56202ddc6020_0;  1 drivers
v0x56202ddc53d0_0 .var "ff1_input", 0 0;
v0x56202ddc5490_0 .net "ff1_output", 0 0, v0x56202dd94020_0;  1 drivers
v0x56202ddc5590_0 .var "ff2_input", 0 0;
v0x56202ddc5660_0 .net "ff2_output", 0 0, v0x56202ddc3840_0;  1 drivers
v0x56202ddc5700_0 .var "ff3_input", 0 0;
v0x56202ddc57d0_0 .net "ff3_output", 0 0, v0x56202ddc3d30_0;  1 drivers
v0x56202ddc58a0_0 .var "ff4_input", 0 0;
v0x56202ddc5970_0 .net "ff4_output", 0 0, v0x56202ddc4390_0;  1 drivers
v0x56202ddc5a40_0 .net "final_ff_output_after_delay", 0 0, L_0x56202ddc64f0;  1 drivers
v0x56202ddc5b10_0 .net "gate_input", 0 0, L_0x56202ddc63e0;  1 drivers
v0x56202ddc5be0_0 .net "gate_output", 0 0, v0x56202ddc4aa0_0;  1 drivers
v0x56202ddc5cb0_0 .net "information_bit", 0 0, v0x56202ddc60c0_0;  1 drivers
v0x56202ddc5d80_0 .net "out", 0 0, v0x56202ddc50e0_0;  alias, 1 drivers
v0x56202ddc5e50_0 .net "reset", 0 0, v0x56202ddc6250_0;  1 drivers
v0x56202ddc5f80_0 .net "sel", 0 0, v0x56202ddc62f0_0;  1 drivers
E_0x56202dda5520 .event edge, v0x56202ddc4aa0_0, v0x56202dd94020_0, v0x56202ddc3840_0, v0x56202ddc3d30_0;
S_0x56202dda97c0 .scope module, "FF1" "d_flip_flop" 3 11, 4 1 0, S_0x56202dd67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x56202dd946c0_0 .net "D", 0 0, v0x56202ddc53d0_0;  1 drivers
v0x56202dd94020_0 .var "Q", 0 0;
v0x56202dd93980_0 .net "clk", 0 0, v0x56202ddc6020_0;  alias, 1 drivers
v0x56202ddc3440_0 .net "reset", 0 0, v0x56202ddc6250_0;  alias, 1 drivers
E_0x56202dda4f60 .event posedge, v0x56202dd93980_0;
S_0x56202ddc3580 .scope module, "FF2" "d_flip_flop" 3 12, 4 1 0, S_0x56202dd67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x56202ddc3780_0 .net "D", 0 0, v0x56202ddc5590_0;  1 drivers
v0x56202ddc3840_0 .var "Q", 0 0;
v0x56202ddc3900_0 .net "clk", 0 0, v0x56202ddc6020_0;  alias, 1 drivers
v0x56202ddc39a0_0 .net "reset", 0 0, v0x56202ddc6250_0;  alias, 1 drivers
S_0x56202ddc3a60 .scope module, "FF3" "d_flip_flop" 3 13, 4 1 0, S_0x56202dd67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x56202ddc3c70_0 .net "D", 0 0, v0x56202ddc5700_0;  1 drivers
v0x56202ddc3d30_0 .var "Q", 0 0;
v0x56202ddc3df0_0 .net "clk", 0 0, v0x56202ddc6020_0;  alias, 1 drivers
v0x56202ddc3f10_0 .net "reset", 0 0, v0x56202ddc6250_0;  alias, 1 drivers
S_0x56202ddc4060 .scope module, "FF4" "d_flip_flop" 3 14, 4 1 0, S_0x56202dd67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x56202ddc42b0_0 .net "D", 0 0, v0x56202ddc58a0_0;  1 drivers
v0x56202ddc4390_0 .var "Q", 0 0;
v0x56202ddc4450_0 .net "clk", 0 0, v0x56202ddc6020_0;  alias, 1 drivers
v0x56202ddc44f0_0 .net "reset", 0 0, v0x56202ddc6250_0;  alias, 1 drivers
S_0x56202ddc4620 .scope module, "GATE" "mux_2_1" 3 16, 5 1 0, S_0x56202dd67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x56202ddc4900_0 .net "in0", 0 0, L_0x56202ddc63e0;  alias, 1 drivers
L_0x7fe9aaba4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56202ddc49e0_0 .net "in1", 0 0, L_0x7fe9aaba4018;  1 drivers
v0x56202ddc4aa0_0 .var "out", 0 0;
v0x56202ddc4b40_0 .net "sel", 0 0, v0x56202ddc62f0_0;  alias, 1 drivers
E_0x56202dda53a0 .event edge, v0x56202ddc4b40_0, v0x56202ddc49e0_0, v0x56202ddc4900_0;
S_0x56202ddc4cb0 .scope module, "SWITCH" "mux_2_1" 3 15, 5 1 0, S_0x56202dd67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x56202ddc4f40_0 .net "in0", 0 0, v0x56202ddc60c0_0;  alias, 1 drivers
v0x56202ddc5020_0 .net "in1", 0 0, L_0x56202ddc64f0;  alias, 1 drivers
v0x56202ddc50e0_0 .var "out", 0 0;
v0x56202ddc51b0_0 .net "sel", 0 0, v0x56202ddc62f0_0;  alias, 1 drivers
E_0x56202dd8baf0 .event edge, v0x56202ddc4b40_0, v0x56202ddc5020_0, v0x56202ddc4f40_0;
    .scope S_0x56202dda97c0;
T_0 ;
    %wait E_0x56202dda4f60;
    %load/vec4 v0x56202ddc3440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56202dd94020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56202dd946c0_0;
    %assign/vec4 v0x56202dd94020_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56202ddc3580;
T_1 ;
    %wait E_0x56202dda4f60;
    %load/vec4 v0x56202ddc39a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56202ddc3840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56202ddc3780_0;
    %assign/vec4 v0x56202ddc3840_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56202ddc3a60;
T_2 ;
    %wait E_0x56202dda4f60;
    %load/vec4 v0x56202ddc3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56202ddc3d30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56202ddc3c70_0;
    %assign/vec4 v0x56202ddc3d30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56202ddc4060;
T_3 ;
    %wait E_0x56202dda4f60;
    %load/vec4 v0x56202ddc44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56202ddc4390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56202ddc42b0_0;
    %assign/vec4 v0x56202ddc4390_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56202ddc4cb0;
T_4 ;
    %wait E_0x56202dd8baf0;
    %load/vec4 v0x56202ddc51b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56202ddc5020_0;
    %store/vec4 v0x56202ddc50e0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56202ddc4f40_0;
    %store/vec4 v0x56202ddc50e0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56202ddc4620;
T_5 ;
    %wait E_0x56202dda53a0;
    %load/vec4 v0x56202ddc4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56202ddc49e0_0;
    %store/vec4 v0x56202ddc4aa0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56202ddc4900_0;
    %store/vec4 v0x56202ddc4aa0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56202dd67f20;
T_6 ;
    %wait E_0x56202dda5520;
    %load/vec4 v0x56202ddc5be0_0;
    %store/vec4 v0x56202ddc53d0_0, 0, 1;
    %load/vec4 v0x56202ddc5490_0;
    %store/vec4 v0x56202ddc5590_0, 0, 1;
    %load/vec4 v0x56202ddc5be0_0;
    %load/vec4 v0x56202ddc5660_0;
    %xor;
    %store/vec4 v0x56202ddc5700_0, 0, 1;
    %load/vec4 v0x56202ddc5be0_0;
    %load/vec4 v0x56202ddc57d0_0;
    %xor;
    %store/vec4 v0x56202ddc58a0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56202dd67d90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56202ddc6020_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x56202dd67d90;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x56202ddc6020_0;
    %inv;
    %store/vec4 v0x56202ddc6020_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56202dd67d90;
T_9 ;
    %vpi_call 2 11 "$dumpfile", "MLD_7_4_encoder.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56202dd67d90 {0 0 0};
    %vpi_call 2 13 "$monitor", $time, ": Bit Sent into the Channel: %b", v0x56202ddc6160_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56202ddc60c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56202ddc62f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56202ddc6250_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56202ddc6250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56202ddc60c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56202ddc60c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56202ddc60c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56202ddc62f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56202ddc60c0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MLD_7_4_encoder_test_bench.v";
    "MLD_7_4_encoder.v";
    "d_flip_flop.v";
    "mux_2_1.v";
