// Seed: 634763549
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd63
) (
    output uwire id_0,
    output uwire id_1,
    output wand id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5
    , id_14,
    input wor id_6,
    output wor id_7,
    input uwire _id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12
);
  assign id_2 = id_6;
  wire [id_8 : 1] id_15;
  logic id_16;
  tri id_17;
  assign id_17 = -1;
  logic id_18;
  logic [-1 : 1] id_19 = id_15;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18
  );
endmodule
