data width ,32,,,,,
riscv address bus,22,,,,,
address bits,15,,,,,
operation type,0,,,0 float,1 fixed,
mantissa,23,,,,,
exponent,8,,,,,
muls in conv,25,,,,,
divided by,4,,,,,
pool,4,,,pool size,,
RGB,0,,,,,
relative path,Verilog_files,,,,,verilog_models/unit2
