<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_SRE_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ICC_SRE_EL3, Interrupt Controller System Register Enable register (EL3)</h1><p>The ICC_SRE_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.</p>
      <h2>Configuration</h2><p>AArch64 System register ICC_SRE_EL3 bits [31:0]
            
            can be mapped to
            AArch32 System register <a href="AArch32-icc_msre.html">ICC_MSRE[31:0]
            </a>, but this is not architecturally mandated.
          </p><p>This register is present only
    when EL3 is implemented.
      
    Otherwise, direct accesses to ICC_SRE_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>ICC_SRE_EL3 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ICC_SRE_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="28"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#Enable_3">Enable</a></td><td class="lr" colspan="1"><a href="#DIB_2">DIB</a></td><td class="lr" colspan="1"><a href="#DFB_1">DFB</a></td><td class="lr" colspan="1"><a href="#SRE_0">SRE</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Enable_3">Enable, bit [3]
              </h4>
          
  <p>Enable. Enables lower Exception level access to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.</p>

          <table class="valuetable"><tr><th>Enable</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>EL1 accesses to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> trap to EL3, unless these accesses are trapped to EL2 as a result of ICC_SRE_EL2.Enable == 0.</p>
<p>EL2 accesses to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a> trap to EL3.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL1 accesses to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> do not trap to EL3.</p>
<p>EL2 accesses to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a> do not trap to EL3.</p>
</td></tr></table>
            
  <p>If ICC_SRE_EL3.SRE is RAO/WI, an implementation is permitted to make the Enable bit RAO/WI.</p>
<p>If ICC_SRE_EL3.SRE is 0, the Enable bit behaves as 1 for all purposes other than reading the value of the bit.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="DIB_2">DIB, bit [2]
              </h4>
          
  <p>Disable IRQ bypass.</p>

          <table class="valuetable"><tr><th>DIB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>IRQ bypass enabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>IRQ bypass disabled.</p>
</td></tr></table>
            
  <p>In systems that do not support IRQ bypass, this bit is RAO/WI.</p>

          <p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="DFB_1">DFB, bit [1]
              </h4>
          
  <p>Disable FIQ bypass.</p>

          <table class="valuetable"><tr><th>DFB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>FIQ bypass enabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>FIQ bypass disabled.</p>
</td></tr></table>
            
  <p>In systems that do not support FIQ bypass, this bit is RAO/WI.</p>

          <p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="SRE_0">SRE, bit [0]
              </h4>
          
  <p>System Register Enable.</p>

          <table class="valuetable"><tr><th>SRE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The memory-mapped interface must be used. Access at EL3 to any ICH_* or ICC_* register other than <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>, <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>, or ICC_SRE_EL3 is trapped to EL3</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The System register interface to the ICH_* registers and the EL1, EL2, and EL3 ICC_* registers is enabled for EL3.</p>
</td></tr></table>
            
  <p>If software changes this bit from 1 to 0, the results are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
<p>GICv3 implementations that do not require GICv2 compatibility might choose to make this bit RAO/WI.</p>

          <p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ICC_SRE_EL3</h2>
        <p>This register is always System register accessible.</p>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, ICC_SRE_EL3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b1100</td><td>0b1100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return ICC_SRE_EL3;
              </p><h4 class="assembler">MSR ICC_SRE_EL3, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b1100</td><td>0b1100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    ICC_SRE_EL3 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
