/*
const emulatedOpcodes = {
    "ret": "mov @sp+, pc",
    "clrc": "bic #1, sr",
    "setc": "bis #1, sr",
    "clrz": "bic #2, sr",
    "setz": "bis #2, sr",
    "clrn": "bic #4, sr",
    "setn": "bis #4, sr",
    "dint": "bic #8, sr",
    "eint": "bis #8, sr",
    "nop": "mov r3, r3",  # Any register would do the same
    "br": "mov {reg}, pc",
    "pop": "mov @sp+, {reg}",
    "rla": "add {reg}, {reg}",
    "rlc": "addc {reg}, {reg}",
    "inv": "xor #0xffff, {reg}",
    "clr": "mov #0, {reg}",
    "tst": "cmp #0, {reg}",
    "dec": "sub #1, {reg}",
    "decd": "sub #2, {reg}",
    "inc": "add #1, {reg}",
    "incd": "add #2, {reg}",
    "adc": "addc #0, {reg}",
    "dadc": "dadd #0, {reg}",
    "sbc": "subc #0, {reg}",
};
*/
