/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : conn_dbg_ctl.h
//[Revision time]   : Thu Oct 26 11:22:11 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_DBG_CTL_REGS_H__
#define __CONN_DBG_CTL_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_DBG_CTL CR Definitions
//
//****************************************************************************

#define CONN_DBG_CTL_BASE                                      (0x18023000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_ADDR            (CONN_DBG_CTL_BASE + 0x000) // 3000
#define CONN_DBG_CTL_CONN_INFRA_MONFLAG_OUT_ADDR               (CONN_DBG_CTL_BASE + 0x200) // 3200
#define CONN_DBG_CTL_CONN_INFRA_IO_TOP_DBG_SEL_ADDR            (CONN_DBG_CTL_BASE + 0x204) // 3204
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_00_ADDR             (CONN_DBG_CTL_BASE + 0x400) // 3400
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_01_ADDR             (CONN_DBG_CTL_BASE + 0x404) // 3404
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_02_ADDR             (CONN_DBG_CTL_BASE + 0x408) // 3408
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_03_ADDR             (CONN_DBG_CTL_BASE + 0x40C) // 340C
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_04_ADDR             (CONN_DBG_CTL_BASE + 0x410) // 3410
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_05_ADDR             (CONN_DBG_CTL_BASE + 0x414) // 3414
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_06_ADDR             (CONN_DBG_CTL_BASE + 0x418) // 3418
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_07_ADDR             (CONN_DBG_CTL_BASE + 0x41C) // 341C
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_08_ADDR             (CONN_DBG_CTL_BASE + 0x420) // 3420
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_09_ADDR             (CONN_DBG_CTL_BASE + 0x424) // 3424
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_10_ADDR             (CONN_DBG_CTL_BASE + 0x428) // 3428
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_11_ADDR             (CONN_DBG_CTL_BASE + 0x42C) // 342C
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_12_ADDR             (CONN_DBG_CTL_BASE + 0x430) // 3430
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_ADDR             (CONN_DBG_CTL_BASE + 0x434) // 3434
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_14_ADDR             (CONN_DBG_CTL_BASE + 0x438) // 3438
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_15_ADDR             (CONN_DBG_CTL_BASE + 0x43C) // 343C
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_16_ADDR             (CONN_DBG_CTL_BASE + 0x440) // 3440
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_17_ADDR             (CONN_DBG_CTL_BASE + 0x444) // 3444
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_18_ADDR             (CONN_DBG_CTL_BASE + 0x448) // 3448
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_19_ADDR             (CONN_DBG_CTL_BASE + 0x44C) // 344C
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_20_ADDR             (CONN_DBG_CTL_BASE + 0x450) // 3450
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_21_ADDR             (CONN_DBG_CTL_BASE + 0x454) // 3454
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_22_ADDR             (CONN_DBG_CTL_BASE + 0x458) // 3458
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_23_ADDR             (CONN_DBG_CTL_BASE + 0x45C) // 345C
#define CONN_DBG_CTL_MON_FLAG_VON_SEL_ADDR                     (CONN_DBG_CTL_BASE + 0x500) // 3500
#define CONN_DBG_CTL_MON_FLAG_VON_OUT_ADDR                     (CONN_DBG_CTL_BASE + 0x504) // 3504
#define CONN_DBG_CTL_MON_FLAG_VON_EN_0_ADDR                    (CONN_DBG_CTL_BASE + 0x508) // 3508
#define CONN_DBG_CTL_CONN_TEST_DO_SEL_ADDR                     (CONN_DBG_CTL_BASE + 0x51C) // 351C
#define CONN_DBG_CTL_WF_MONFLAG_OFF_OUT_ADDR                   (CONN_DBG_CTL_BASE + 0x600) // 3600
#define CONN_DBG_CTL_WF_MCU_DBGOUT_SEL_ADDR                    (CONN_DBG_CTL_BASE + 0x604) // 3604
#define CONN_DBG_CTL_WF_MCU_GPR_BUS_DBGOUT_LOG_ADDR            (CONN_DBG_CTL_BASE + 0x608) // 3608
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_SEL_ADDR                (CONN_DBG_CTL_BASE + 0x60C) // 360C
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_ADDR                    (CONN_DBG_CTL_BASE + 0x610) // 3610
#define CONN_DBG_CTL_WF_MCU_DBG_GPR_LOG_SEL_ADDR               (CONN_DBG_CTL_BASE + 0x614) // 3614
#define CONN_DBG_CTL_WF_MCU_DBG_EN_FR_HIF_ADDR                 (CONN_DBG_CTL_BASE + 0x618) // 3618
#define CONN_DBG_CTL_WF_MCU_DBG_SEL_FR_HIF_ADDR                (CONN_DBG_CTL_BASE + 0x61C) // 361C
#define CONN_DBG_CTL_WF_CORE_PC_INDEX_FR_HIF_ADDR              (CONN_DBG_CTL_BASE + 0x620) // 3620
#define CONN_DBG_CTL_WF_WA_CORE_PC_INDEX_FR_HIF_ADDR           (CONN_DBG_CTL_BASE + 0x624) // 3624
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_ADDR (CONN_DBG_CTL_BASE + 0x628) // 3628
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_ADDR (CONN_DBG_CTL_BASE + 0x62C) // 362C
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_ADDR (CONN_DBG_CTL_BASE + 0x630) // 3630
#define CONN_DBG_CTL_CR_AP2WF_HOST_ON_CFG_ADDR                 (CONN_DBG_CTL_BASE + 0x634) // 3634
#define CONN_DBG_CTL_WF_VON_DEBUG_OUT_ADDR                     (CONN_DBG_CTL_BASE + 0x638) // 3638
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_ctl_ADDR         (CONN_DBG_CTL_BASE + 0x63C) // 363C
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_log_ADDR         (CONN_DBG_CTL_BASE + 0x640) // 3640
#define CONN_DBG_CTL_wf_off_mcu_debug_ADDR                     (CONN_DBG_CTL_BASE + 0x644) // 3644
#define CONN_DBG_CTL_GPSAON2HOST_DEBUG_ADDR                    (CONN_DBG_CTL_BASE + 0xA08) // 3A08
#define CONN_DBG_CTL_CR_HOSTCR2BG_OFF_DEBUG_SEL_ADDR           (CONN_DBG_CTL_BASE + 0xA0C) // 3A0C
#define CONN_DBG_CTL_BGSYS_OFF_MONFLG_OUT_ADDR                 (CONN_DBG_CTL_BASE + 0xA10) // 3A10
#define CONN_DBG_CTL_CR_HOSTCR2LB_OFF_DEBUG_SEL_ADDR           (CONN_DBG_CTL_BASE + 0xA14) // 3A14
#define CONN_DBG_CTL_LBSYS_OFF_MONFLG_OUT_ADDR                 (CONN_DBG_CTL_BASE + 0xA18) // 3A18
#define CONN_DBG_CTL_CR_HOSTCR2BG_ON_DEBUG_SEL_ADDR            (CONN_DBG_CTL_BASE + 0xA1C) // 3A1C
#define CONN_DBG_CTL_BGSYS_ON_MONFLG_OUT_ADDR                  (CONN_DBG_CTL_BASE + 0xA20) // 3A20
#define CONN_DBG_CTL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_ADDR          (CONN_DBG_CTL_BASE + 0xA24) // 3A24
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_ADDR        (CONN_DBG_CTL_BASE + 0xA28) // 3A28
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_ADDR        (CONN_DBG_CTL_BASE + 0xA2C) // 3A2C
#define CONN_DBG_CTL_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_ADDR    (CONN_DBG_CTL_BASE + 0xA30) // 3A30
#define CONN_DBG_CTL_DEADFEED_ADDR_LATCH_ADDR                  (CONN_DBG_CTL_BASE + 0xB00) // 3B00
#define CONN_DBG_CTL_TOP2CONN_GALS_RX_DEBUG_OUT_ADDR           (CONN_DBG_CTL_BASE + 0xB04) // 3B04
#define CONN_DBG_CTL_CBTOP_DBG_MONFLG_ADDR                     (CONN_DBG_CTL_BASE + 0xC00) // 3C00
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR                   (CONN_DBG_CTL_BASE + 0xC10) // 3C10
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR                  (CONN_DBG_CTL_BASE + 0xC14) // 3C14
#define CONN_DBG_CTL_RESERVED_DBG_CR_00_ADDR                   (CONN_DBG_CTL_BASE + 0xE00) // 3E00
#define CONN_DBG_CTL_RESERVED_DBG_CR_01_ADDR                   (CONN_DBG_CTL_BASE + 0xE04) // 3E04
#define CONN_DBG_CTL_RESERVED_DBG_CR_02_ADDR                   (CONN_DBG_CTL_BASE + 0xE08) // 3E08
#define CONN_DBG_CTL_RESERVED_DBG_CR_03_ADDR                   (CONN_DBG_CTL_BASE + 0xE0C) // 3E0C
#define CONN_DBG_CTL_RESERVED_DBG_CR_04_ADDR                   (CONN_DBG_CTL_BASE + 0xE10) // 3E10
#define CONN_DBG_CTL_RESERVED_DBG_CR_05_ADDR                   (CONN_DBG_CTL_BASE + 0xE14) // 3E14
#define CONN_DBG_CTL_RESERVED_DBG_CR_06_ADDR                   (CONN_DBG_CTL_BASE + 0xE18) // 3E18
#define CONN_DBG_CTL_RESERVED_DBG_CR_07_ADDR                   (CONN_DBG_CTL_BASE + 0xE1C) // 3E1C




/* =====================================================================================

  ---CONN_INFRA_BUS_CLK_DETECT (0x18023000 + 0x000)---

    AP_CLK_DETECT_BUS_CLR_PULSE[0] - (RW)  xxx
    CONN_INFRA_HCLK_FR_DETECT[1] - (RO)  xxx
    OSC_CK_DETECT[2]             - (RO)  xxx
    LP_OSC_CK_DETECT[3]          - (RO)  xxx
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_LP_OSC_CK_DETECT_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_LP_OSC_CK_DETECT_MASK 0x00000008                // LP_OSC_CK_DETECT[3]
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_LP_OSC_CK_DETECT_SHFT 3
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_OSC_CK_DETECT_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_OSC_CK_DETECT_MASK 0x00000004                // OSC_CK_DETECT[2]
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_OSC_CK_DETECT_SHFT 2
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_CONN_INFRA_HCLK_FR_DETECT_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_CONN_INFRA_HCLK_FR_DETECT_MASK 0x00000002                // CONN_INFRA_HCLK_FR_DETECT[1]
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_CONN_INFRA_HCLK_FR_DETECT_SHFT 1
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_AP_CLK_DETECT_BUS_CLR_PULSE_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_AP_CLK_DETECT_BUS_CLR_PULSE_MASK 0x00000001                // AP_CLK_DETECT_BUS_CLR_PULSE[0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_CLK_DETECT_AP_CLK_DETECT_BUS_CLR_PULSE_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_MONFLAG_OUT (0x18023000 + 0x200)---

    CONN_INFRA_MONFLAG_OUT[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_MONFLAG_OUT_CONN_INFRA_MONFLAG_OUT_ADDR CONN_DBG_CTL_CONN_INFRA_MONFLAG_OUT_ADDR
#define CONN_DBG_CTL_CONN_INFRA_MONFLAG_OUT_CONN_INFRA_MONFLAG_OUT_MASK 0xFFFFFFFF                // CONN_INFRA_MONFLAG_OUT[31..0]
#define CONN_DBG_CTL_CONN_INFRA_MONFLAG_OUT_CONN_INFRA_MONFLAG_OUT_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_IO_TOP_DBG_SEL (0x18023000 + 0x204)---

    CONN_INFRA_IO_TOP_DBG_SEL[15..0] - (RW)  xxx
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_IO_TOP_DBG_SEL_CONN_INFRA_IO_TOP_DBG_SEL_ADDR CONN_DBG_CTL_CONN_INFRA_IO_TOP_DBG_SEL_ADDR
#define CONN_DBG_CTL_CONN_INFRA_IO_TOP_DBG_SEL_CONN_INFRA_IO_TOP_DBG_SEL_MASK 0x0000FFFF                // CONN_INFRA_IO_TOP_DBG_SEL[15..0]
#define CONN_DBG_CTL_CONN_INFRA_IO_TOP_DBG_SEL_CONN_INFRA_IO_TOP_DBG_SEL_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_00 (0x18023000 + 0x400)---

    CONN_INFRA_BUS_TIMEOUT_IRQ[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_00_CONN_INFRA_BUS_TIMEOUT_IRQ_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_00_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_00_CONN_INFRA_BUS_TIMEOUT_IRQ_MASK 0xFFFFFFFF                // CONN_INFRA_BUS_TIMEOUT_IRQ[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_00_CONN_INFRA_BUS_TIMEOUT_IRQ_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_01 (0x18023000 + 0x404)---

    CONN_INFRA_OFF_BUS_DBG_OUT[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_01_CONN_INFRA_OFF_BUS_DBG_OUT_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_01_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_01_CONN_INFRA_OFF_BUS_DBG_OUT_MASK 0xFFFFFFFF                // CONN_INFRA_OFF_BUS_DBG_OUT[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_01_CONN_INFRA_OFF_BUS_DBG_OUT_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_02 (0x18023000 + 0x408)---

    CONN_INFRA_OFF_BUS_DBG_SEL[5..0] - (RW)  xxx
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_02_CONN_INFRA_OFF_BUS_DBG_SEL_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_02_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_02_CONN_INFRA_OFF_BUS_DBG_SEL_MASK 0x0000003F                // CONN_INFRA_OFF_BUS_DBG_SEL[5..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_02_CONN_INFRA_OFF_BUS_DBG_SEL_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_03 (0x18023000 + 0x40C)---

    CONN_INFRA_OFF_DEBUGSYS_CTRL[31..0] - (RW)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_03_CONN_INFRA_OFF_DEBUGSYS_CTRL_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_03_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_03_CONN_INFRA_OFF_DEBUGSYS_CTRL_MASK 0xFFFFFFFF                // CONN_INFRA_OFF_DEBUGSYS_CTRL[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_03_CONN_INFRA_OFF_DEBUGSYS_CTRL_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_04 (0x18023000 + 0x410)---

    CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_INFO[9..0] - (RO)  xxx
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_04_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_INFO_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_04_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_04_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_INFO_MASK 0x000003FF                // CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_INFO[9..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_04_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_05 (0x18023000 + 0x414)---

    CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_ADDR[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_05_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_ADDR_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_05_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_05_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_ADDR[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_05_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_06 (0x18023000 + 0x418)---

    CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_WDATA[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_06_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_WDATA_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_06_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_06_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_WDATA_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_WDATA[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_06_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_WDATA_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_07 (0x18023000 + 0x41C)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_INFO[15..0] - (RO)  xxx
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_07_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_INFO_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_07_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_07_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_INFO_MASK 0x0000FFFF                // CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_INFO[15..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_07_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_08 (0x18023000 + 0x420)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_ADDR[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_08_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_ADDR_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_08_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_08_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_ADDR[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_08_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_09 (0x18023000 + 0x424)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_WDATA[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_09_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_WDATA_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_09_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_09_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_WDATA_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_WDATA[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_09_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_WDATA_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_10 (0x18023000 + 0x428)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_INFO[15..0] - (RO)  xxx
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_10_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_INFO_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_10_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_10_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_INFO_MASK 0x0000FFFF                // CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_INFO[15..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_10_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_11 (0x18023000 + 0x42C)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_ADDR[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_11_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_ADDR_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_11_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_11_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_ADDR[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_11_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_12 (0x18023000 + 0x430)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_WDATA[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_12_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_WDATA_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_12_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_12_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_WDATA_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_WDATA[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_12_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_WDATA_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13 (0x18023000 + 0x434)---

    CONN_VON2OFF_BUS_SLP_RDY[0]  - (RO)  xxx
    CONN_VON2OFF_BUS_SLP_EN[1]   - (RO)  xxx
    CONN_INFRA_OFF_RST_B[2]      - (RO)  xxx
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_INFRA_OFF_RST_B_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_INFRA_OFF_RST_B_MASK 0x00000004                // CONN_INFRA_OFF_RST_B[2]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_INFRA_OFF_RST_B_SHFT 2
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_VON2OFF_BUS_SLP_EN_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_VON2OFF_BUS_SLP_EN_MASK 0x00000002                // CONN_VON2OFF_BUS_SLP_EN[1]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_VON2OFF_BUS_SLP_EN_SHFT 1
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_VON2OFF_BUS_SLP_RDY_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_VON2OFF_BUS_SLP_RDY_MASK 0x00000001                // CONN_VON2OFF_BUS_SLP_RDY[0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_13_CONN_VON2OFF_BUS_SLP_RDY_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_14 (0x18023000 + 0x438)---

    CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_PID[7..0] - (RO)  xxx
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_14_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_PID_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_14_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_14_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_PID_MASK 0x000000FF                // CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_PID[7..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_14_CONN_VON_VDNR_GLUE_BUS_H_D_N4_TIMEOUT_PID_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_15 (0x18023000 + 0x43C)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_PID[7..0] - (RO)  xxx
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_15_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_PID_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_15_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_15_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_PID_MASK 0x000000FF                // CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_PID[7..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_15_CONN_VON_VDNR_GLUE_BUS_P_D_N11_TIMEOUT_PID_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_16 (0x18023000 + 0x440)---

    CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_PID[7..0] - (RO)  xxx
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_16_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_PID_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_16_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_16_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_PID_MASK 0x000000FF                // CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_PID[7..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_16_CONN_VON_VDNR_GLUE_BUS_P_D_N13_TIMEOUT_PID_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_17 (0x18023000 + 0x444)---

    CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_INFO[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_17_CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_INFO_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_17_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_17_CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_INFO_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_INFO[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_17_CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_18 (0x18023000 + 0x448)---

    CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_ADDR[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_18_CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_ADDR_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_18_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_18_CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_ADDR[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_18_CONN_VON_VDNR_GLUE_BUS_VON_SYSRAM_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_19 (0x18023000 + 0x44C)---

    CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_INFO[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_19_CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_INFO_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_19_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_19_CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_INFO_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_INFO[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_19_CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_20 (0x18023000 + 0x450)---

    CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_ADDR[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_20_CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_ADDR_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_20_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_20_CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_ADDR[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_20_CONN_VON_VDNR_GLUE_BUS_AP2CONN_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_21 (0x18023000 + 0x454)---

    CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_INFO[15..0] - (RO)  xxx
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_21_CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_INFO_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_21_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_21_CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_INFO_MASK 0x0000FFFF                // CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_INFO[15..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_21_CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_22 (0x18023000 + 0x458)---

    CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_ADDR[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_22_CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_ADDR_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_22_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_22_CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_ADDR[31..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_22_CONN_VON_VDNR_GLUE_BUS_CONNSYS2HOST_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_23 (0x18023000 + 0x45C)---

    CONN_VON_VDNR_GLUE_BUS_ACCESS_DETECT_ERROR_FLAG[1..0] - (RO)  xxx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_23_CONN_VON_VDNR_GLUE_BUS_ACCESS_DETECT_ERROR_FLAG_ADDR CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_23_ADDR
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_23_CONN_VON_VDNR_GLUE_BUS_ACCESS_DETECT_ERROR_FLAG_MASK 0x00000003                // CONN_VON_VDNR_GLUE_BUS_ACCESS_DETECT_ERROR_FLAG[1..0]
#define CONN_DBG_CTL_CONN_INFRA_BUS_DBG_CR_23_CONN_VON_VDNR_GLUE_BUS_ACCESS_DETECT_ERROR_FLAG_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_MON_FLAG_VON_SEL (0x18023000 + 0x500)---

    CR_MON_FLAG_VON_SEL[15..0]   - (RW)  xxx
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_MON_FLAG_VON_SEL_CR_MON_FLAG_VON_SEL_ADDR CONN_DBG_CTL_MON_FLAG_VON_SEL_ADDR
#define CONN_DBG_CTL_MON_FLAG_VON_SEL_CR_MON_FLAG_VON_SEL_MASK 0x0000FFFF                // CR_MON_FLAG_VON_SEL[15..0]
#define CONN_DBG_CTL_MON_FLAG_VON_SEL_CR_MON_FLAG_VON_SEL_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_MON_FLAG_VON_OUT (0x18023000 + 0x504)---

    MON_FLAG_VON_OUT[31..0]      - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_MON_FLAG_VON_OUT_MON_FLAG_VON_OUT_ADDR    CONN_DBG_CTL_MON_FLAG_VON_OUT_ADDR
#define CONN_DBG_CTL_MON_FLAG_VON_OUT_MON_FLAG_VON_OUT_MASK    0xFFFFFFFF                // MON_FLAG_VON_OUT[31..0]
#define CONN_DBG_CTL_MON_FLAG_VON_OUT_MON_FLAG_VON_OUT_SHFT    0

/* =====================================================================================

  ---CONN_DBG_CTL_MON_FLAG_VON_EN_0 (0x18023000 + 0x508)---

    CR_MON_FLAG_VON_EN_31_0[0]   - (RW)  xxx
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_MON_FLAG_VON_EN_0_CR_MON_FLAG_VON_EN_31_0_ADDR CONN_DBG_CTL_MON_FLAG_VON_EN_0_ADDR
#define CONN_DBG_CTL_MON_FLAG_VON_EN_0_CR_MON_FLAG_VON_EN_31_0_MASK 0x00000001                // CR_MON_FLAG_VON_EN_31_0[0]
#define CONN_DBG_CTL_MON_FLAG_VON_EN_0_CR_MON_FLAG_VON_EN_31_0_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_CONN_TEST_DO_SEL (0x18023000 + 0x51C)---

    CR_CONN_TEST_DO_SEL[1..0]    - (RW)  xxx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CONN_TEST_DO_SEL_CR_CONN_TEST_DO_SEL_ADDR CONN_DBG_CTL_CONN_TEST_DO_SEL_ADDR
#define CONN_DBG_CTL_CONN_TEST_DO_SEL_CR_CONN_TEST_DO_SEL_MASK 0x00000003                // CR_CONN_TEST_DO_SEL[1..0]
#define CONN_DBG_CTL_CONN_TEST_DO_SEL_CR_CONN_TEST_DO_SEL_SHFT 0

/* =====================================================================================

  ---WF_MONFLAG_OFF_OUT (0x18023000 + 0x600)---

    WF_OFF_DEBUG[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MONFLAG_OFF_OUT_WF_OFF_DEBUG_ADDR      CONN_DBG_CTL_WF_MONFLAG_OFF_OUT_ADDR
#define CONN_DBG_CTL_WF_MONFLAG_OFF_OUT_WF_OFF_DEBUG_MASK      0xFFFFFFFF                // WF_OFF_DEBUG[31..0]
#define CONN_DBG_CTL_WF_MONFLAG_OFF_OUT_WF_OFF_DEBUG_SHFT      0

/* =====================================================================================

  ---WF_MCU_DBGOUT_SEL (0x18023000 + 0x604)---

    WF_MCU_DBGOUT_SEL[2..0]      - (RW)  xxx
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_DBGOUT_SEL_WF_MCU_DBGOUT_SEL_ADDR  CONN_DBG_CTL_WF_MCU_DBGOUT_SEL_ADDR
#define CONN_DBG_CTL_WF_MCU_DBGOUT_SEL_WF_MCU_DBGOUT_SEL_MASK  0x00000007                // WF_MCU_DBGOUT_SEL[2..0]
#define CONN_DBG_CTL_WF_MCU_DBGOUT_SEL_WF_MCU_DBGOUT_SEL_SHFT  0

/* =====================================================================================

  ---WF_MCU_GPR_BUS_DBGOUT_LOG (0x18023000 + 0x608)---

    WF_MCU_GPR_BUS_DBGOUT_LOG[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_GPR_BUS_DBGOUT_LOG_WF_MCU_GPR_BUS_DBGOUT_LOG_ADDR CONN_DBG_CTL_WF_MCU_GPR_BUS_DBGOUT_LOG_ADDR
#define CONN_DBG_CTL_WF_MCU_GPR_BUS_DBGOUT_LOG_WF_MCU_GPR_BUS_DBGOUT_LOG_MASK 0xFFFFFFFF                // WF_MCU_GPR_BUS_DBGOUT_LOG[31..0]
#define CONN_DBG_CTL_WF_MCU_GPR_BUS_DBGOUT_LOG_WF_MCU_GPR_BUS_DBGOUT_LOG_SHFT 0

/* =====================================================================================

  ---WF_MCU_DBG_PC_LOG_SEL (0x18023000 + 0x60C)---

    WF_MCU_DBG_PC_LOG_SEL[5..0]  - (RW)  xxx
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_SEL_WF_MCU_DBG_PC_LOG_SEL_ADDR CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_SEL_ADDR
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_SEL_WF_MCU_DBG_PC_LOG_SEL_MASK 0x0000003F                // WF_MCU_DBG_PC_LOG_SEL[5..0]
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_SEL_WF_MCU_DBG_PC_LOG_SEL_SHFT 0

/* =====================================================================================

  ---WF_MCU_DBG_PC_LOG (0x18023000 + 0x610)---

    WF_MCU_DBG_PC_LOG[31..0]     - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_WF_MCU_DBG_PC_LOG_ADDR  CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_ADDR
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_WF_MCU_DBG_PC_LOG_MASK  0xFFFFFFFF                // WF_MCU_DBG_PC_LOG[31..0]
#define CONN_DBG_CTL_WF_MCU_DBG_PC_LOG_WF_MCU_DBG_PC_LOG_SHFT  0

/* =====================================================================================

  ---WF_MCU_DBG_GPR_LOG_SEL (0x18023000 + 0x614)---

    WF_MCU_DBG_GPR_LOG_SEL[5..0] - (RW)  xxx
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_DBG_GPR_LOG_SEL_WF_MCU_DBG_GPR_LOG_SEL_ADDR CONN_DBG_CTL_WF_MCU_DBG_GPR_LOG_SEL_ADDR
#define CONN_DBG_CTL_WF_MCU_DBG_GPR_LOG_SEL_WF_MCU_DBG_GPR_LOG_SEL_MASK 0x0000003F                // WF_MCU_DBG_GPR_LOG_SEL[5..0]
#define CONN_DBG_CTL_WF_MCU_DBG_GPR_LOG_SEL_WF_MCU_DBG_GPR_LOG_SEL_SHFT 0

/* =====================================================================================

  ---WF_MCU_DBG_EN_FR_HIF (0x18023000 + 0x618)---

    WF_MCU_DBG_EN_FR_HIF[0]      - (RW)  xxx
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_DBG_EN_FR_HIF_WF_MCU_DBG_EN_FR_HIF_ADDR CONN_DBG_CTL_WF_MCU_DBG_EN_FR_HIF_ADDR
#define CONN_DBG_CTL_WF_MCU_DBG_EN_FR_HIF_WF_MCU_DBG_EN_FR_HIF_MASK 0x00000001                // WF_MCU_DBG_EN_FR_HIF[0]
#define CONN_DBG_CTL_WF_MCU_DBG_EN_FR_HIF_WF_MCU_DBG_EN_FR_HIF_SHFT 0

/* =====================================================================================

  ---WF_MCU_DBG_SEL_FR_HIF (0x18023000 + 0x61C)---

    WF_MCU_DBG_SEL_FR_HIF[27..0] - (RW)  xxx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCU_DBG_SEL_FR_HIF_WF_MCU_DBG_SEL_FR_HIF_ADDR CONN_DBG_CTL_WF_MCU_DBG_SEL_FR_HIF_ADDR
#define CONN_DBG_CTL_WF_MCU_DBG_SEL_FR_HIF_WF_MCU_DBG_SEL_FR_HIF_MASK 0x0FFFFFFF                // WF_MCU_DBG_SEL_FR_HIF[27..0]
#define CONN_DBG_CTL_WF_MCU_DBG_SEL_FR_HIF_WF_MCU_DBG_SEL_FR_HIF_SHFT 0

/* =====================================================================================

  ---WF_CORE_PC_INDEX_FR_HIF (0x18023000 + 0x620)---

    WF_CORE_PC_INDEX_FR_HIF[5..0] - (RW)  xxx
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_CORE_PC_INDEX_FR_HIF_WF_CORE_PC_INDEX_FR_HIF_ADDR CONN_DBG_CTL_WF_CORE_PC_INDEX_FR_HIF_ADDR
#define CONN_DBG_CTL_WF_CORE_PC_INDEX_FR_HIF_WF_CORE_PC_INDEX_FR_HIF_MASK 0x0000003F                // WF_CORE_PC_INDEX_FR_HIF[5..0]
#define CONN_DBG_CTL_WF_CORE_PC_INDEX_FR_HIF_WF_CORE_PC_INDEX_FR_HIF_SHFT 0

/* =====================================================================================

  ---WF_WA_CORE_PC_INDEX_FR_HIF (0x18023000 + 0x624)---

    WF_WA_CORE_PC_INDEX_FR_HIF[5..0] - (RW)  xxx
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_WA_CORE_PC_INDEX_FR_HIF_WF_WA_CORE_PC_INDEX_FR_HIF_ADDR CONN_DBG_CTL_WF_WA_CORE_PC_INDEX_FR_HIF_ADDR
#define CONN_DBG_CTL_WF_WA_CORE_PC_INDEX_FR_HIF_WF_WA_CORE_PC_INDEX_FR_HIF_MASK 0x0000003F                // WF_WA_CORE_PC_INDEX_FR_HIF[5..0]
#define CONN_DBG_CTL_WF_WA_CORE_PC_INDEX_FR_HIF_WF_WA_CORE_PC_INDEX_FR_HIF_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL (0x18023000 + 0x628)---

    WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL[31..0] - (RW)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_ADDR CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_ADDR
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_MASK 0xFFFFFFFF                // WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL[31..0]
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DEBUGSYS_CTRL_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ (0x18023000 + 0x62C)---

    WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ[0] - (RO)  xxx
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_ADDR CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_ADDR
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_MASK 0x00000001                // WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ[0]
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_BUS_TIMEOUT_IRQ_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK (0x18023000 + 0x630)---

    WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN[0] - (RW)  xxx
    WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_AUTO_CLR_MASK[1] - (RW)  xxx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_AUTO_CLR_MASK_ADDR CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_ADDR
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_AUTO_CLR_MASK_MASK 0x00000002                // WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_AUTO_CLR_MASK[1]
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_AUTO_CLR_MASK_SHFT 1
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_ADDR CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_ADDR
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_MASK 0x00000001                // WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN[0]
#define CONN_DBG_CTL_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_CLR_MASK_WF_MCUSYS_INFRA_VDNR_GEN_DEBUG_CTRL_AO_DBG_EN_SHFT 0

/* =====================================================================================

  ---CR_AP2WF_HOST_ON_CFG (0x18023000 + 0x634)---

    CR_AP2WF_HOST_ON_CFG[15..0]  - (RW)  xxx
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CR_AP2WF_HOST_ON_CFG_CR_AP2WF_HOST_ON_CFG_ADDR CONN_DBG_CTL_CR_AP2WF_HOST_ON_CFG_ADDR
#define CONN_DBG_CTL_CR_AP2WF_HOST_ON_CFG_CR_AP2WF_HOST_ON_CFG_MASK 0x0000FFFF                // CR_AP2WF_HOST_ON_CFG[15..0]
#define CONN_DBG_CTL_CR_AP2WF_HOST_ON_CFG_CR_AP2WF_HOST_ON_CFG_SHFT 0

/* =====================================================================================

  ---WF_VON_DEBUG_OUT (0x18023000 + 0x638)---

    WF_VON_DEBUG_OUT[31..0]      - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_WF_VON_DEBUG_OUT_WF_VON_DEBUG_OUT_ADDR    CONN_DBG_CTL_WF_VON_DEBUG_OUT_ADDR
#define CONN_DBG_CTL_WF_VON_DEBUG_OUT_WF_VON_DEBUG_OUT_MASK    0xFFFFFFFF                // WF_VON_DEBUG_OUT[31..0]
#define CONN_DBG_CTL_WF_VON_DEBUG_OUT_WF_VON_DEBUG_OUT_SHFT    0

/* =====================================================================================

  ---wf_mcu_core_dump_encrpty_ctl (0x18023000 + 0x63C)---

    wf_mcu_core_dump_encrpty_ctl[19..0] - (RW)  xxx
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_ctl_wf_mcu_core_dump_encrpty_ctl_ADDR CONN_DBG_CTL_wf_mcu_core_dump_encrpty_ctl_ADDR
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_ctl_wf_mcu_core_dump_encrpty_ctl_MASK 0x000FFFFF                // wf_mcu_core_dump_encrpty_ctl[19..0]
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_ctl_wf_mcu_core_dump_encrpty_ctl_SHFT 0

/* =====================================================================================

  ---wf_mcu_core_dump_encrpty_log (0x18023000 + 0x640)---

    wf_mcu_core_dump_encrpty_log[7..0] - (RW)  xxx
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_log_wf_mcu_core_dump_encrpty_log_ADDR CONN_DBG_CTL_wf_mcu_core_dump_encrpty_log_ADDR
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_log_wf_mcu_core_dump_encrpty_log_MASK 0x000000FF                // wf_mcu_core_dump_encrpty_log[7..0]
#define CONN_DBG_CTL_wf_mcu_core_dump_encrpty_log_wf_mcu_core_dump_encrpty_log_SHFT 0

/* =====================================================================================

  ---wf_off_mcu_debug (0x18023000 + 0x644)---

    wf_off_mcu_debug[31..0]      - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_wf_off_mcu_debug_wf_off_mcu_debug_ADDR    CONN_DBG_CTL_wf_off_mcu_debug_ADDR
#define CONN_DBG_CTL_wf_off_mcu_debug_wf_off_mcu_debug_MASK    0xFFFFFFFF                // wf_off_mcu_debug[31..0]
#define CONN_DBG_CTL_wf_off_mcu_debug_wf_off_mcu_debug_SHFT    0

/* =====================================================================================

  ---GPSAON2HOST_DEBUG (0x18023000 + 0xA08)---

    GPSAON2HOST_DEBUG[11..0]     - (RW)  xxx
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_GPSAON2HOST_DEBUG_GPSAON2HOST_DEBUG_ADDR  CONN_DBG_CTL_GPSAON2HOST_DEBUG_ADDR
#define CONN_DBG_CTL_GPSAON2HOST_DEBUG_GPSAON2HOST_DEBUG_MASK  0x00000FFF                // GPSAON2HOST_DEBUG[11..0]
#define CONN_DBG_CTL_GPSAON2HOST_DEBUG_GPSAON2HOST_DEBUG_SHFT  0

/* =====================================================================================

  ---CR_HOSTCR2BG_OFF_DEBUG_SEL (0x18023000 + 0xA0C)---

    CR_HOSTCR2BG_OFF_DEBUG_SEL[31..0] - (RW)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CR_HOSTCR2BG_OFF_DEBUG_SEL_CR_HOSTCR2BG_OFF_DEBUG_SEL_ADDR CONN_DBG_CTL_CR_HOSTCR2BG_OFF_DEBUG_SEL_ADDR
#define CONN_DBG_CTL_CR_HOSTCR2BG_OFF_DEBUG_SEL_CR_HOSTCR2BG_OFF_DEBUG_SEL_MASK 0xFFFFFFFF                // CR_HOSTCR2BG_OFF_DEBUG_SEL[31..0]
#define CONN_DBG_CTL_CR_HOSTCR2BG_OFF_DEBUG_SEL_CR_HOSTCR2BG_OFF_DEBUG_SEL_SHFT 0

/* =====================================================================================

  ---BGSYS_OFF_MONFLG_OUT (0x18023000 + 0xA10)---

    BGSYS_OFF_MONFLG_OUT[31..0]  - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_BGSYS_OFF_MONFLG_OUT_BGSYS_OFF_MONFLG_OUT_ADDR CONN_DBG_CTL_BGSYS_OFF_MONFLG_OUT_ADDR
#define CONN_DBG_CTL_BGSYS_OFF_MONFLG_OUT_BGSYS_OFF_MONFLG_OUT_MASK 0xFFFFFFFF                // BGSYS_OFF_MONFLG_OUT[31..0]
#define CONN_DBG_CTL_BGSYS_OFF_MONFLG_OUT_BGSYS_OFF_MONFLG_OUT_SHFT 0

/* =====================================================================================

  ---CR_HOSTCR2LB_OFF_DEBUG_SEL (0x18023000 + 0xA14)---

    CR_HOSTCR2LB_OFF_DEBUG_SEL[12..0] - (RW)  xxx
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CR_HOSTCR2LB_OFF_DEBUG_SEL_CR_HOSTCR2LB_OFF_DEBUG_SEL_ADDR CONN_DBG_CTL_CR_HOSTCR2LB_OFF_DEBUG_SEL_ADDR
#define CONN_DBG_CTL_CR_HOSTCR2LB_OFF_DEBUG_SEL_CR_HOSTCR2LB_OFF_DEBUG_SEL_MASK 0x00001FFF                // CR_HOSTCR2LB_OFF_DEBUG_SEL[12..0]
#define CONN_DBG_CTL_CR_HOSTCR2LB_OFF_DEBUG_SEL_CR_HOSTCR2LB_OFF_DEBUG_SEL_SHFT 0

/* =====================================================================================

  ---LBSYS_OFF_MONFLG_OUT (0x18023000 + 0xA18)---

    LBSYS_OFF_MONFLG_OUT[19..0]  - (RO)  xxx
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_LBSYS_OFF_MONFLG_OUT_LBSYS_OFF_MONFLG_OUT_ADDR CONN_DBG_CTL_LBSYS_OFF_MONFLG_OUT_ADDR
#define CONN_DBG_CTL_LBSYS_OFF_MONFLG_OUT_LBSYS_OFF_MONFLG_OUT_MASK 0x000FFFFF                // LBSYS_OFF_MONFLG_OUT[19..0]
#define CONN_DBG_CTL_LBSYS_OFF_MONFLG_OUT_LBSYS_OFF_MONFLG_OUT_SHFT 0

/* =====================================================================================

  ---CR_HOSTCR2BG_ON_DEBUG_SEL (0x18023000 + 0xA1C)---

    CR_HOSTCR2BG_ON_DEBUG_SEL[21..0] - (RW)  xxx
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CR_HOSTCR2BG_ON_DEBUG_SEL_CR_HOSTCR2BG_ON_DEBUG_SEL_ADDR CONN_DBG_CTL_CR_HOSTCR2BG_ON_DEBUG_SEL_ADDR
#define CONN_DBG_CTL_CR_HOSTCR2BG_ON_DEBUG_SEL_CR_HOSTCR2BG_ON_DEBUG_SEL_MASK 0x003FFFFF                // CR_HOSTCR2BG_ON_DEBUG_SEL[21..0]
#define CONN_DBG_CTL_CR_HOSTCR2BG_ON_DEBUG_SEL_CR_HOSTCR2BG_ON_DEBUG_SEL_SHFT 0

/* =====================================================================================

  ---BGSYS_ON_MONFLG_OUT (0x18023000 + 0xA20)---

    BGSYS_ON_MONFLG_OUT[31..0]   - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_BGSYS_ON_MONFLG_OUT_BGSYS_ON_MONFLG_OUT_ADDR CONN_DBG_CTL_BGSYS_ON_MONFLG_OUT_ADDR
#define CONN_DBG_CTL_BGSYS_ON_MONFLG_OUT_BGSYS_ON_MONFLG_OUT_MASK 0xFFFFFFFF                // BGSYS_ON_MONFLG_OUT[31..0]
#define CONN_DBG_CTL_BGSYS_ON_MONFLG_OUT_BGSYS_ON_MONFLG_OUT_SHFT 0

/* =====================================================================================

  ---CR_HOSTCR_BT0_BT1_DEBUG_SEL (0x18023000 + 0xA24)---

    CR_HOSTCR_BT0_BT1_DEBUG_SEL[2..0] - (RW)  xxx
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_ADDR CONN_DBG_CTL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_ADDR
#define CONN_DBG_CTL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_MASK 0x00000007                // CR_HOSTCR_BT0_BT1_DEBUG_SEL[2..0]
#define CONN_DBG_CTL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_CR_HOSTCR_BT0_BT1_DEBUG_SEL_SHFT 0

/* =====================================================================================

  ---BT_MCU_CORE_DUMP_ENCRYPTY_CTL (0x18023000 + 0xA28)---

    BT_MCU_CORE_DUMP_ENCRYPTY_CTL[19..0] - (RW)  xxx
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_ADDR CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_ADDR
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_MASK 0x000FFFFF                // BT_MCU_CORE_DUMP_ENCRYPTY_CTL[19..0]
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_CTL_SHFT 0

/* =====================================================================================

  ---BT_MCU_CORE_DUMP_ENCRYPTY_LOG (0x18023000 + 0xA2C)---

    BT_MCU_CORE_DUMP_ENCRYPTY_LOG[7..0] - (RO)  xxx
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_ADDR CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_ADDR
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_MASK 0x000000FF                // BT_MCU_CORE_DUMP_ENCRYPTY_LOG[7..0]
#define CONN_DBG_CTL_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_BT_MCU_CORE_DUMP_ENCRYPTY_LOG_SHFT 0

/* =====================================================================================

  ---RO_SUBSYS_1_BUS_TRANS_RECORD_DONE (0x18023000 + 0xA30)---

    RO_SUBSYS_1_BUS_TRANS_RECORD_DONE[0] - (RO)  xxx
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_ADDR CONN_DBG_CTL_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_ADDR
#define CONN_DBG_CTL_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_MASK 0x00000001                // RO_SUBSYS_1_BUS_TRANS_RECORD_DONE[0]
#define CONN_DBG_CTL_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_RO_SUBSYS_1_BUS_TRANS_RECORD_DONE_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_DEADFEED_ADDR_LATCH (0x18023000 + 0xB00)---

    cr_deadfeed_protect_addr_latch[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_DEADFEED_ADDR_LATCH_cr_deadfeed_protect_addr_latch_ADDR CONN_DBG_CTL_DEADFEED_ADDR_LATCH_ADDR
#define CONN_DBG_CTL_DEADFEED_ADDR_LATCH_cr_deadfeed_protect_addr_latch_MASK 0xFFFFFFFF                // cr_deadfeed_protect_addr_latch[31..0]
#define CONN_DBG_CTL_DEADFEED_ADDR_LATCH_cr_deadfeed_protect_addr_latch_SHFT 0

/* =====================================================================================

  ---CONN_DBG_CTL_TOP2CONN_GALS_RX_DEBUG_OUT (0x18023000 + 0xB04)---

    conn_infra_top2conn_gals_rx_debug_out[31..0] - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_TOP2CONN_GALS_RX_DEBUG_OUT_conn_infra_top2conn_gals_rx_debug_out_ADDR CONN_DBG_CTL_TOP2CONN_GALS_RX_DEBUG_OUT_ADDR
#define CONN_DBG_CTL_TOP2CONN_GALS_RX_DEBUG_OUT_conn_infra_top2conn_gals_rx_debug_out_MASK 0xFFFFFFFF                // conn_infra_top2conn_gals_rx_debug_out[31..0]
#define CONN_DBG_CTL_TOP2CONN_GALS_RX_DEBUG_OUT_conn_infra_top2conn_gals_rx_debug_out_SHFT 0

/* =====================================================================================

  ---CBTOP_DBG_MONFLG (0x18023000 + 0xC00)---

    CBTOP_DBG_MONFLG[31..0]      - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_CBTOP_DBG_MONFLG_CBTOP_DBG_MONFLG_ADDR    CONN_DBG_CTL_CBTOP_DBG_MONFLG_ADDR
#define CONN_DBG_CTL_CBTOP_DBG_MONFLG_CBTOP_DBG_MONFLG_MASK    0xFFFFFFFF                // CBTOP_DBG_MONFLG[31..0]
#define CONN_DBG_CTL_CBTOP_DBG_MONFLG_CBTOP_DBG_MONFLG_SHFT    0

/* =====================================================================================

  ---CONN_DBG_CTL_IRQ_FOR_APMCU_STAT (0x18023000 + 0xC10)---

    RESERVED0[5..0]              - (RO) Reserved bits
    conn2ap_sw_irq_b[6]          - (RO)  xxx
    RESERVED7[7]                 - (RO) Reserved bits
    bt2ap_stack_isoch_irq_b[8]   - (RO)  xxx
    bt2ap_isoch_irq_b[9]         - (RO)  xxx
    bt_cvsd_int_b[10]            - (RO)  xxx
    conn_gps_hif_on_host_int_b[11] - (RO)  xxx
    conn_bgf_hif_on_host_int_b[12] - (RO)  xxx
    conn_wf1_hif_on_host_int_b[13] - (RO)  xxx
    conn_wf_hif_on_host_int_b[14] - (RO)  xxx
    wf2ap_wakeup_b[15]           - (RO)  xxx
    wfsys_wdt_irq_b[16]          - (RO)  xxx
    bgfsys_wdt_irq_b[17]         - (RO)  xxx
    ccif_bgf2ap_sw_irq_b[18]     - (RO)  xxx
    ccif_wf2ap_sw_irq_b[19]      - (RO)  xxx
    sema_m3_timeout_int_b[20]    - (RO)  xxx
    sema_m2_timeout_int_b[21]    - (RO)  xxx
    sema_release_inform_m3_int_b[22] - (RO)  xxx
    sema_release_inform_m2_int_b[23] - (RO)  xxx
    bgfsys1_wdt_irq_b[24]        - (RO)  xxx
    fm_ext_irq_b[25]             - (RO)  xxx
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_fm_ext_irq_b_ADDR      CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_fm_ext_irq_b_MASK      0x02000000                // fm_ext_irq_b[25]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_fm_ext_irq_b_SHFT      25
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bgfsys1_wdt_irq_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bgfsys1_wdt_irq_b_MASK 0x01000000                // bgfsys1_wdt_irq_b[24]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bgfsys1_wdt_irq_b_SHFT 24
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_release_inform_m2_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_release_inform_m2_int_b_MASK 0x00800000                // sema_release_inform_m2_int_b[23]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_release_inform_m2_int_b_SHFT 23
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_release_inform_m3_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_release_inform_m3_int_b_MASK 0x00400000                // sema_release_inform_m3_int_b[22]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_release_inform_m3_int_b_SHFT 22
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_m2_timeout_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_m2_timeout_int_b_MASK 0x00200000                // sema_m2_timeout_int_b[21]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_m2_timeout_int_b_SHFT 21
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_m3_timeout_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_m3_timeout_int_b_MASK 0x00100000                // sema_m3_timeout_int_b[20]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_sema_m3_timeout_int_b_SHFT 20
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ccif_wf2ap_sw_irq_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ccif_wf2ap_sw_irq_b_MASK 0x00080000                // ccif_wf2ap_sw_irq_b[19]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ccif_wf2ap_sw_irq_b_SHFT 19
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ccif_bgf2ap_sw_irq_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ccif_bgf2ap_sw_irq_b_MASK 0x00040000                // ccif_bgf2ap_sw_irq_b[18]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ccif_bgf2ap_sw_irq_b_SHFT 18
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bgfsys_wdt_irq_b_ADDR  CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bgfsys_wdt_irq_b_MASK  0x00020000                // bgfsys_wdt_irq_b[17]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bgfsys_wdt_irq_b_SHFT  17
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_wfsys_wdt_irq_b_ADDR   CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_wfsys_wdt_irq_b_MASK   0x00010000                // wfsys_wdt_irq_b[16]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_wfsys_wdt_irq_b_SHFT   16
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_wf2ap_wakeup_b_ADDR    CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_wf2ap_wakeup_b_MASK    0x00008000                // wf2ap_wakeup_b[15]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_wf2ap_wakeup_b_SHFT    15
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_wf_hif_on_host_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_wf_hif_on_host_int_b_MASK 0x00004000                // conn_wf_hif_on_host_int_b[14]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_wf_hif_on_host_int_b_SHFT 14
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_wf1_hif_on_host_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_wf1_hif_on_host_int_b_MASK 0x00002000                // conn_wf1_hif_on_host_int_b[13]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_wf1_hif_on_host_int_b_SHFT 13
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_bgf_hif_on_host_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_bgf_hif_on_host_int_b_MASK 0x00001000                // conn_bgf_hif_on_host_int_b[12]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_bgf_hif_on_host_int_b_SHFT 12
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_gps_hif_on_host_int_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_gps_hif_on_host_int_b_MASK 0x00000800                // conn_gps_hif_on_host_int_b[11]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn_gps_hif_on_host_int_b_SHFT 11
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt_cvsd_int_b_ADDR     CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt_cvsd_int_b_MASK     0x00000400                // bt_cvsd_int_b[10]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt_cvsd_int_b_SHFT     10
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt2ap_isoch_irq_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt2ap_isoch_irq_b_MASK 0x00000200                // bt2ap_isoch_irq_b[9]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt2ap_isoch_irq_b_SHFT 9
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt2ap_stack_isoch_irq_b_ADDR CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt2ap_stack_isoch_irq_b_MASK 0x00000100                // bt2ap_stack_isoch_irq_b[8]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_bt2ap_stack_isoch_irq_b_SHFT 8
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn2ap_sw_irq_b_ADDR  CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn2ap_sw_irq_b_MASK  0x00000040                // conn2ap_sw_irq_b[6]
#define CONN_DBG_CTL_IRQ_FOR_APMCU_STAT_conn2ap_sw_irq_b_SHFT  6

/* =====================================================================================

  ---CONN_DBG_CTL_EINT_FOR_APMCU_STAT (0x18023000 + 0xC14)---

    RESERVED0[5..0]              - (RO) Reserved bits
    conn2ap_sw_irq_b[6]          - (RO)  xxx
    RESERVED7[7]                 - (RO) Reserved bits
    bt2ap_stack_isoch_irq_b[8]   - (RO)  xxx
    bt2ap_isoch_irq_b[9]         - (RO)  xxx
    bt_cvsd_int_b[10]            - (RO)  xxx
    conn_gps_hif_on_host_int_b[11] - (RO)  xxx
    conn_bgf_hif_on_host_int_b[12] - (RO)  xxx
    conn_wf1_hif_on_host_int_b[13] - (RO)  xxx
    conn_wf_hif_on_host_int_b[14] - (RO)  xxx
    wf2ap_wakeup_b[15]           - (RO)  xxx
    wfsys_wdt_irq_b[16]          - (RO)  xxx
    bgfsys_wdt_irq_b[17]         - (RO)  xxx
    ccif_bgf2ap_sw_irq_b[18]     - (RO)  xxx
    ccif_wf2ap_sw_irq_b[19]      - (RO)  xxx
    sema_m3_timeout_int_b[20]    - (RO)  xxx
    sema_m2_timeout_int_b[21]    - (RO)  xxx
    sema_release_inform_m3_int_b[22] - (RO)  xxx
    sema_release_inform_m2_int_b[23] - (RO)  xxx
    bgfsys1_wdt_irq_b[24]        - (RO)  xxx
    fm_ext_irq_b[25]             - (RO)  xxx
    conn2ap_wfdma_irq_b[26]      - (RO)  xxx
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn2ap_wfdma_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn2ap_wfdma_irq_b_MASK 0x04000000                // conn2ap_wfdma_irq_b[26]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn2ap_wfdma_irq_b_SHFT 26
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_fm_ext_irq_b_ADDR     CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_fm_ext_irq_b_MASK     0x02000000                // fm_ext_irq_b[25]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_fm_ext_irq_b_SHFT     25
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bgfsys1_wdt_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bgfsys1_wdt_irq_b_MASK 0x01000000                // bgfsys1_wdt_irq_b[24]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bgfsys1_wdt_irq_b_SHFT 24
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_release_inform_m2_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_release_inform_m2_int_b_MASK 0x00800000                // sema_release_inform_m2_int_b[23]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_release_inform_m2_int_b_SHFT 23
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_release_inform_m3_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_release_inform_m3_int_b_MASK 0x00400000                // sema_release_inform_m3_int_b[22]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_release_inform_m3_int_b_SHFT 22
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_m2_timeout_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_m2_timeout_int_b_MASK 0x00200000                // sema_m2_timeout_int_b[21]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_m2_timeout_int_b_SHFT 21
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_m3_timeout_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_m3_timeout_int_b_MASK 0x00100000                // sema_m3_timeout_int_b[20]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_sema_m3_timeout_int_b_SHFT 20
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ccif_wf2ap_sw_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ccif_wf2ap_sw_irq_b_MASK 0x00080000                // ccif_wf2ap_sw_irq_b[19]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ccif_wf2ap_sw_irq_b_SHFT 19
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ccif_bgf2ap_sw_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ccif_bgf2ap_sw_irq_b_MASK 0x00040000                // ccif_bgf2ap_sw_irq_b[18]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ccif_bgf2ap_sw_irq_b_SHFT 18
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bgfsys_wdt_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bgfsys_wdt_irq_b_MASK 0x00020000                // bgfsys_wdt_irq_b[17]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bgfsys_wdt_irq_b_SHFT 17
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_wfsys_wdt_irq_b_ADDR  CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_wfsys_wdt_irq_b_MASK  0x00010000                // wfsys_wdt_irq_b[16]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_wfsys_wdt_irq_b_SHFT  16
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_wf2ap_wakeup_b_ADDR   CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_wf2ap_wakeup_b_MASK   0x00008000                // wf2ap_wakeup_b[15]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_wf2ap_wakeup_b_SHFT   15
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_wf_hif_on_host_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_wf_hif_on_host_int_b_MASK 0x00004000                // conn_wf_hif_on_host_int_b[14]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_wf_hif_on_host_int_b_SHFT 14
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_wf1_hif_on_host_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_wf1_hif_on_host_int_b_MASK 0x00002000                // conn_wf1_hif_on_host_int_b[13]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_wf1_hif_on_host_int_b_SHFT 13
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_bgf_hif_on_host_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_bgf_hif_on_host_int_b_MASK 0x00001000                // conn_bgf_hif_on_host_int_b[12]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_bgf_hif_on_host_int_b_SHFT 12
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_gps_hif_on_host_int_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_gps_hif_on_host_int_b_MASK 0x00000800                // conn_gps_hif_on_host_int_b[11]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn_gps_hif_on_host_int_b_SHFT 11
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt_cvsd_int_b_ADDR    CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt_cvsd_int_b_MASK    0x00000400                // bt_cvsd_int_b[10]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt_cvsd_int_b_SHFT    10
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt2ap_isoch_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt2ap_isoch_irq_b_MASK 0x00000200                // bt2ap_isoch_irq_b[9]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt2ap_isoch_irq_b_SHFT 9
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt2ap_stack_isoch_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt2ap_stack_isoch_irq_b_MASK 0x00000100                // bt2ap_stack_isoch_irq_b[8]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_bt2ap_stack_isoch_irq_b_SHFT 8
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn2ap_sw_irq_b_ADDR CONN_DBG_CTL_EINT_FOR_APMCU_STAT_ADDR
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn2ap_sw_irq_b_MASK 0x00000040                // conn2ap_sw_irq_b[6]
#define CONN_DBG_CTL_EINT_FOR_APMCU_STAT_conn2ap_sw_irq_b_SHFT 6

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_00 (0x18023000 + 0xE00)---

    DBG_BACKUP_0[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_00_DBG_BACKUP_0_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_00_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_00_DBG_BACKUP_0_MASK      0xFFFFFFFF                // DBG_BACKUP_0[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_00_DBG_BACKUP_0_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_01 (0x18023000 + 0xE04)---

    DBG_BACKUP_1[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_01_DBG_BACKUP_1_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_01_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_01_DBG_BACKUP_1_MASK      0xFFFFFFFF                // DBG_BACKUP_1[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_01_DBG_BACKUP_1_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_02 (0x18023000 + 0xE08)---

    DBG_BACKUP_2[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_02_DBG_BACKUP_2_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_02_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_02_DBG_BACKUP_2_MASK      0xFFFFFFFF                // DBG_BACKUP_2[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_02_DBG_BACKUP_2_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_03 (0x18023000 + 0xE0C)---

    DBG_BACKUP_3[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_03_DBG_BACKUP_3_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_03_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_03_DBG_BACKUP_3_MASK      0xFFFFFFFF                // DBG_BACKUP_3[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_03_DBG_BACKUP_3_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_04 (0x18023000 + 0xE10)---

    DBG_BACKUP_4[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_04_DBG_BACKUP_4_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_04_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_04_DBG_BACKUP_4_MASK      0xFFFFFFFF                // DBG_BACKUP_4[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_04_DBG_BACKUP_4_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_05 (0x18023000 + 0xE14)---

    DBG_BACKUP_5[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_05_DBG_BACKUP_5_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_05_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_05_DBG_BACKUP_5_MASK      0xFFFFFFFF                // DBG_BACKUP_5[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_05_DBG_BACKUP_5_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_06 (0x18023000 + 0xE18)---

    DBG_BACKUP_6[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_06_DBG_BACKUP_6_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_06_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_06_DBG_BACKUP_6_MASK      0xFFFFFFFF                // DBG_BACKUP_6[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_06_DBG_BACKUP_6_SHFT      0

/* =====================================================================================

  ---CONN_DBG_CTL_RESERVED_DBG_CR_07 (0x18023000 + 0xE1C)---

    DBG_BACKUP_7[31..0]          - (RO)  xxx

 =====================================================================================*/
#define CONN_DBG_CTL_RESERVED_DBG_CR_07_DBG_BACKUP_7_ADDR      CONN_DBG_CTL_RESERVED_DBG_CR_07_ADDR
#define CONN_DBG_CTL_RESERVED_DBG_CR_07_DBG_BACKUP_7_MASK      0xFFFFFFFF                // DBG_BACKUP_7[31..0]
#define CONN_DBG_CTL_RESERVED_DBG_CR_07_DBG_BACKUP_7_SHFT      0

#ifdef __cplusplus
}
#endif

#endif // __CONN_DBG_CTL_REGS_H__
