set_property SRC_FILE_INFO {cfile:c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc rfile:../../../scr/xci/WCLK/WCLK.xdc id:1 order:EARLY scoped_inst:generate_clock_10Mhz/inst} [current_design]
set_property SRC_FILE_INFO {cfile:C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc rfile:../../../Constraints/contraints_spi_master_race.xdc id:2} [current_design]
current_instance generate_clock_10Mhz/inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports CLK_100MHZ]] 0.1
current_instance
set_property src_info {type:XDC file:2 line:695 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pllclk -source [get_ports clk_100Mhz_pi] -divide_by 10 [get_pins generate_clock_10Mhz/clk_10Mhz]
set_property src_info {type:XDC file:2 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock [get_clocks pllclk] 0.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
