#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Aug 23 17:42:03 2023
# Process ID: 4640
# Log file: C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/vivado.log
# Journal file: C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\alan7\Documents\procesadores\monocycle\monocycle_rtl\monocycle_rtl.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 884.672 ; gain = 6.797
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 884.672 ; gain = 6.797
run 100 ns
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav2.wcfg}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7k160tfbg484-3
Top: monocycle_rtl
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:36:08 . Memory (MB): peak = 997.094 ; gain = 866.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_slt.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:39]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (6#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (7#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (8#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'monocycle_rtl' (9#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:36:10 . Memory (MB): peak = 1006.711 ; gain = 875.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k160t/fbg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
Finished Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:27 ; elapsed = 00:36:19 . Memory (MB): peak = 1332.430 ; gain = 1201.582
22 Infos, 29 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.430 ; gain = 372.754
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.035 ; gain = 0.000
run 100 ns
refresh_design
ERROR: [Synth 8-2715] syntax error near wire [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:38]
ERROR: [Synth 8-2715] syntax error near wire [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:39]
ERROR: [Synth 8-2715] syntax error near wire [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:40]
ERROR: [Synth 8-1031] is_neg1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:38]
ERROR: [Synth 8-1031] is_neg2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:39]
ERROR: [Synth 8-1031] is_neg1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:42]
ERROR: [Synth 8-1031] value1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:43]
ERROR: [Synth 8-1031] value1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:45]
ERROR: [Synth 8-1031] is_neg2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:47]
ERROR: [Synth 8-1031] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:48]
ERROR: [Synth 8-1031] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:50]
ERROR: [Synth 8-1031] value1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:53]
ERROR: [Synth 8-1031] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:53]
INFO: [Synth 8-2350] module alu ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
Failed to read verilog 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v'
    while executing
"rt::read_verilog {
      C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v
   ..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-1412] syntax error near wire [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:38]
ERROR: [VRFC 10-1412] syntax error near wire [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:39]
ERROR: [VRFC 10-1412] syntax error near wire [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:40]
ERROR: [VRFC 10-91] is_neg1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:38]
ERROR: [VRFC 10-91] is_neg2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:39]
ERROR: [VRFC 10-91] is_neg1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:42]
ERROR: [VRFC 10-91] value1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:43]
ERROR: [VRFC 10-91] value1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:45]
ERROR: [VRFC 10-91] is_neg2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:47]
ERROR: [VRFC 10-91] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:48]
ERROR: [VRFC 10-91] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:50]
ERROR: [VRFC 10-91] value1 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:53]
ERROR: [VRFC 10-1040] module alu ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-1280] procedural assignment to a non-register value1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register value2 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:51]
ERROR: [VRFC 10-1040] module alu ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:38]
WARNING: [VRFC 10-2167] variable is_neg1 must explicitly be declared as automatic or static [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:39]
ERROR: [VRFC 10-60] alu_read_data_1 is not a constant [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:39]
WARNING: [VRFC 10-2167] variable is_neg2 must explicitly be declared as automatic or static [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:40]
ERROR: [VRFC 10-60] alu_read_data_1 is not a constant [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:40]
ERROR: [VRFC 10-1040] module alu ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:29]
ERROR: [VRFC 10-91] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:49]
ERROR: [VRFC 10-91] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:51]
ERROR: [VRFC 10-91] value2 is not declared [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:54]
ERROR: [VRFC 10-1040] module alu ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.844 ; gain = 0.000
run 100 ns
add_wave {{/monocycle_rtl_tb/prueba/alu1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.844 ; gain = 0.000
run 100 ns
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.844 ; gain = 0.000
run 100 ns
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav1.wcfg}
refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:451]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:491]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:528]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:545]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:576]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:642]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:695]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:708]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:721]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:749]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:759]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:805]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:830]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:848]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:889]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:920]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:940]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:968]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1017]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1826]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1836]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1953]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2059]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2118]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2208]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2282]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2361]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2478]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2612]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2785]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2818]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2832]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2867]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2885]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2902]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2928]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3034]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3086]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3124]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:35 ; elapsed = 03:02:01 . Memory (MB): peak = 1468.098 ; gain = 1337.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_slt.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:39]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (6#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (7#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (8#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'monocycle_rtl' (9#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:38 ; elapsed = 03:02:03 . Memory (MB): peak = 1479.949 ; gain = 1349.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
Finished Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1481.340 ; gain = 13.242
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:54 ; elapsed = 03:11:29 . Memory (MB): peak = 1481.340 ; gain = 1350.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_slt.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
ERROR: [Synth 8-439] module 'control' not found [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:86]
ERROR: [Synth 8-285] failed synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:55 ; elapsed = 03:11:30 . Memory (MB): peak = 1481.340 ; gain = 1350.492
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 45)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
ERROR: [Synth 8-2715] syntax error near end [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:109]
INFO: [Synth 8-2350] module control ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
Failed to read verilog 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v'
    while executing
"rt::read_verilog {
      C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v
   ..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:451]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:491]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:528]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:545]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:576]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:642]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:695]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:708]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:721]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:749]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:759]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:805]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:830]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:848]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:889]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:920]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:940]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:968]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1017]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1826]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1836]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1953]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2059]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2118]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2208]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2282]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2361]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2478]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2612]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2785]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2818]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2832]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2867]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2885]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2902]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2928]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3034]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3086]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3124]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-2715] syntax error near end [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:109]
INFO: [Synth 8-2350] module control ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
Failed to read verilog 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v'
    while executing
"rt::read_verilog {
      C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v
   ..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near end [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:109]
INFO: [Synth 8-2350] module control ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
Failed to read verilog 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v'
    while executing
"rt::read_verilog {
      C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v
   ..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2

Starting synthesis...

Using part: xc7k160tfbg484-3
Top: monocycle_rtl
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:451]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:491]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:528]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:545]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:576]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:642]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:695]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:708]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:721]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:749]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:759]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:805]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:830]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:848]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:889]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:920]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:940]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:968]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1017]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1826]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1836]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1953]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2059]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2118]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2208]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2282]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2361]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2478]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2612]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2785]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2818]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2832]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2867]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2885]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2902]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2928]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3034]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3086]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3124]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-2715] syntax error near end [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:109]
INFO: [Synth 8-2350] module control ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
Failed to read verilog 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v'
    while executing
"rt::read_verilog {
      C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v
   ..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 100 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2

Starting synthesis...

Using part: xc7k160tfbg484-3
Top: monocycle_rtl
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:451]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:491]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:528]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:545]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:576]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:642]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:695]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:708]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:721]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:749]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:759]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:805]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:830]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:848]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:889]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:920]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:940]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:968]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1017]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1826]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1836]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1953]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2059]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2118]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2208]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2282]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2361]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2478]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2612]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2785]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2818]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2832]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2867]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2885]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2902]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2928]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3034]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3086]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3124]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-2715] syntax error near end [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:109]
INFO: [Synth 8-2350] module control ignored due to previous errors [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
Failed to read verilog 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v'
    while executing
"rt::read_verilog {
      C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v
   ..."
    ("uplevel" body line 21)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 100 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2

Starting synthesis...

Using part: xc7k160tfbg484-3
Top: monocycle_rtl
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:451]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:491]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:528]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:545]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:576]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:642]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:695]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:708]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:721]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:749]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:759]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:805]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:830]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:848]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:889]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:920]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:940]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:968]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1017]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1826]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1836]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:1953]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2059]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2118]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2208]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2282]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2361]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2478]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2612]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2785]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2818]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2832]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2867]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2885]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2902]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2928]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3034]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3086]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3124]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:33 ; elapsed = 04:33:31 . Memory (MB): peak = 1502.074 ; gain = 1371.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_slt.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:39]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (6#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (7#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (8#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'monocycle_rtl' (9#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 04:33:37 . Memory (MB): peak = 1538.773 ; gain = 1407.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
Finished Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:41 ; elapsed = 04:33:39 . Memory (MB): peak = 1599.266 ; gain = 1468.418
22 Infos, 29 Warnings, 129 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1599.266 ; gain = 97.191
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.777 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.777 ; gain = 0.000
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 22:17:17 2023...
