<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="use_phasectrlin" TYPE="String" VALUE="false|true" DEFAULT_VALUE="true" />
		<PARAMETER NAME="phase_setting" TYPE="Integer" VALUE="0..7" DEFAULT_VALUE="0" />
		<PARAMETER NAME="delay_buffer_mode" TYPE="String" VALUE="high" DEFAULT_VALUE="high" />
		<PARAMETER NAME="invert_phase" TYPE="String" VALUE="false|true|dynamic" DEFAULT_VALUE="false" />
		<PARAMETER NAME="use_masterin" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="sim_low_buffer_intrinsic_delay" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="350" />
		<PARAMETER NAME="sim_high_buffer_intrinsic_delay" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="175" />
		<PARAMETER NAME="sim_buffer_delay_increment" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="10" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixiii_io_clock_divider" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="phaseselect" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="phaseinvertctrl" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="masterin" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="delayctrlin" TYPE="INPUT" WIDTH="6" DEFAULT_VALUE="0" />
		<PORT NAME="phasectrlin" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="clkout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="slaveout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
