-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111010111000100111001010000", 
    1 => "00111111001001011010001011000101", 
    2 => "10111111000111100011010111010101", 
    3 => "00111111000000110111101011101000", 
    4 => "00111110100111111101110100101111", 
    5 => "00111110010100111110110011001100", 
    6 => "00111111000010101100110001010101", 
    7 => "00111111010000001110000001011011", 
    8 => "10111110011011110101110001010001", 
    9 => "10111111011111110000001100110010", 
    10 => "10111001100111000011101010010100", 
    11 => "10111111110010001010111000001010", 
    12 => "00111111001001010001001011010011", 
    13 => "10111110110100100011110110111111", 
    14 => "00111110000011011010100110111111", 
    15 => "00111100111111100101011011010100", 
    16 => "10111111001011000110100011001101", 
    17 => "10111101010101000111110001111111", 
    18 => "10111101111111110011110111001111", 
    19 => "00111111001010001111000111101111", 
    20 => "00111110101000101001000001100111", 
    21 => "00111110101011001110111001000011", 
    22 => "00111111010001101101101101001010", 
    23 => "00111111001100011010001000101111", 
    24 => "00111111001011110000011010111010", 
    25 => "00111101111110100000001000101101", 
    26 => "00111101011001000010111111110000", 
    27 => "10111110100011100111110101110001", 
    28 => "00111110010011111001001110001011", 
    29 => "10111110101011100010001001111101", 
    30 => "10111111100011011011010000100010", 
    31 => "00111111100010001101100100100010", 
    32 => "00111111001000001011010010101101", 
    33 => "10111101100101000001100101000100", 
    34 => "00111111001101111100111100011110", 
    35 => "00111110110000001100011100100010", 
    36 => "00111111001011001110110001001101", 
    37 => "00111110110011111111111010011010", 
    38 => "00111101110100010111000001111000", 
    39 => "10111111000011011011110010110001", 
    40 => "00111110011011010011101011110011", 
    41 => "00111110100110101111111111100011", 
    42 => "10111110111100001000000110011111", 
    43 => "10111110101001011000111001001111", 
    44 => "00111110101100010110111011010011", 
    45 => "10111110100111100001010011100001", 
    46 => "00111111000010100001110100111001", 
    47 => "10111101110011101101000101100010", 
    48 => "00111110101100110001001001000011", 
    49 => "10111111100001101110010011101101", 
    50 => "11000000000001100100010000101100", 
    51 => "10111110110100000100111111100011", 
    52 => "00111110110111100111011011011000", 
    53 => "00111111000111100100110011001011", 
    54 => "10111110001110110110101010011100", 
    55 => "00111010001110000001100001011010", 
    56 => "00111110000101110010000110010000", 
    57 => "00111111000111011001101100100001", 
    58 => "00111111001101011001100110001110", 
    59 => "10111110100001100010100001111100", 
    60 => "11000000001100011110111010001011", 
    61 => "00111101000110100000101001111100", 
    62 => "00111110000000011110000111101101", 
    63 => "00111110100101000100011000101100", 
    64 => "00111110110100110111000111100110", 
    65 => "00111110101110100000111011101111", 
    66 => "00111101010100000111001010001001", 
    67 => "00111110101101010100100110101011", 
    68 => "00111110011110000111110001110010", 
    69 => "10111111010000110111110101110010", 
    70 => "10111110110001011110100100010000", 
    71 => "10111101110001000000010101111000", 
    72 => "10111111000100110110110010101100", 
    73 => "10111110111101001101111101000110", 
    74 => "00111101110101011110110100110001", 
    75 => "10111110011110110100111111101010", 
    76 => "10111111010000001101110100111100", 
    77 => "00111101100110101011101101100011", 
    78 => "10111111000111010000110000010110", 
    79 => "10111111111110111001011110101000", 
    80 => "10111111111111101111011110011000", 
    81 => "00111101111011101111111101000101", 
    82 => "00111011110101011000001010110100", 
    83 => "10111110010000011101001101000011", 
    84 => "00111110001111100111100101100001", 
    85 => "00111111000010010011001101011111", 
    86 => "10111110100011101001110001011110", 
    87 => "10111101101010010000110111011110", 
    88 => "10111101000010110100001010100000", 
    89 => "10111111110100000100010110001110", 
    90 => "10111110110100011110110100101111", 
    91 => "10111101101000001001100111110000", 
    92 => "10111110100110001110101100100101", 
    93 => "00111110010001011000001110110100", 
    94 => "00111100011111101000000101101010", 
    95 => "10111110000101011001101011111011", 
    96 => "10111110111111111010101001100111", 
    97 => "00111101011100111101010000000110", 
    98 => "00111111000001011010110000111110", 
    99 => "10111111100010101110100100111101" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

