// Seed: 4002073096
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input tri1 id_11,
    output logic id_12,
    input id_13
);
  logic id_14 = id_11[1'b0] & id_2;
  assign id_7 = id_11;
  logic id_15 = 1;
endmodule
