---
structs:
  dac:
    description: Digital to Analog Converter
    instances:
      - name: DAC
        address: '0x48018000'
    fields:
      - name: ID
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        const: true
        description: (read-only) Module Identification Register
        fields:
          - name: MODN
            description: Module Number
            index: 16
            width: 16
            read: true
            write: false
          - name: MODT
            description: Module Type
            index: 8
            width: 8
            read: true
            write: false
          - name: MODR
            description: Module Revision
            index: 0
            width: 8
            read: true
            write: false
      - name: DAC0CFG0
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) DAC0 Configuration Register 0
        fields:
          - name: RUN
            description: RUN indicates the current DAC0 operation status
            index: 31
            width: 1
            read: true
            write: false
            type: DAC_DAC0CFG0_RUN
          - name: SREN
            description: Enable DAC0 service request interrupt generation
            index: 30
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_SREN
          - name: SIGNEN
            description: Enable Sign Output of DAC0 Pattern Generator
            index: 29
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_SREN
          - name: NEGATE
            description: Negates the DAC0 output
            index: 28
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_NEGATE
          - name: FIFOFUL
            description: Indicate if the FIFO is full
            index: 27
            width: 1
            read: true
            write: false
            type: DAC_DAC0CFG0_FIFOFUL
          - name: FIFOEMP
            description: Indicate if the FIFO is empty
            index: 26
            width: 1
            read: true
            write: false
            type: DAC_DAC0CFG0_FIFOEMP
          - name: FIFOIND
            description: Current write position inside the data FIFO
            index: 24
            width: 2
            read: true
            write: false
          - name: SIGN
            description: Selects Between Signed and Unsigned DAC0 Mode
            index: 23
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_SIGN
          - name: MODE
            description: Enables and Sets the Mode for DAC0
            index: 20
            width: 3
            read: true
            write: true
            type: DAC_DAC0CFG0_MODE
          - name: FREQ
            description: Integer Frequency Divider Value
            index: 0
            width: 20
            read: true
            write: true
      - name: DAC0CFG1
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) DAC0 Configuration Register 1
        fields:
          - name: REFCFGL
            description: Lower 4 band-gap configuration/calibration parameters
            index: 28
            width: 4
            read: true
            write: true
          - name: ANAEN
            description: Enable analog DAC for channel 0
            index: 24
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG1_ANAEN
          - name: ANACFG
            description: DAC0 analog configuration/calibration parameters
            index: 19
            width: 5
            read: true
            write: true
          - name: TRIGMOD
            description: Select the trigger source for channel 0
            index: 17
            width: 2
            read: true
            write: true
            type: DAC_DAC0CFG1_TRIGMOD
          - name: SWTRIG
            description: Software Trigger
            index: 16
            width: 1
            read: true
            write: true
          - name: DATMOD
            description: Switch between independent or simultaneous DAC mode and select
              the input data register for DAC0 and DAC1
            index: 15
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG1_DATMOD
          - name: TRIGSEL
            description: Selects one of the eight external trigger sources for DAC0
            index: 12
            width: 3
            read: true
            write: true
          - name: OFFS
            description: 8-bit offset value addition
            index: 4
            width: 8
            read: true
            write: true
          - name: MULDIV
            description: Switch between up- and downscale of the DAC0 input data values
            index: 3
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG1_MULDIV
          - name: SCALE
            description: Scale value for up- or downscale of the DAC0 input data in
              steps by the power of 2 (=shift operation)
            index: 0
            width: 3
            read: true
            write: true
            type: DAC_DAC0CFG1_SCALE
      - name: DAC1CFG0
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) DAC1 Configuration Register 0
        fields:
          - name: RUN
            description: RUN indicates the current DAC1 operation status
            index: 31
            width: 1
            read: true
            write: false
            type: DAC_DAC0CFG0_RUN
          - name: SREN
            description: Enable DAC1 service request interrupt generation
            index: 30
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_SREN
          - name: SIGNEN
            description: Enable sign output of DAC1 pattern generator
            index: 29
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_SREN
          - name: NEGATE
            description: Negates the DAC1 output
            index: 28
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_NEGATE
          - name: FIFOFUL
            description: Indicate if the FIFO is full
            index: 27
            width: 1
            read: true
            write: false
            type: DAC_DAC0CFG0_FIFOFUL
          - name: FIFOEMP
            description: Indicate if the FIFO is empty
            index: 26
            width: 1
            read: true
            write: false
            type: DAC_DAC0CFG0_FIFOEMP
          - name: FIFOIND
            description: Current write position inside the data FIFO
            index: 24
            width: 2
            read: true
            write: false
          - name: SIGN
            description: Selects between signed and unsigned DAC1 mode
            index: 23
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG0_SIGN
          - name: MODE
            description: Enables and sets the Mode for DAC1
            index: 20
            width: 3
            read: true
            write: true
            type: DAC_DAC0CFG0_MODE
          - name: FREQ
            description: Integer Frequency Divider Value
            index: 0
            width: 20
            read: true
            write: true
      - name: DAC1CFG1
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) DAC1 Configuration Register 1
        fields:
          - name: REFCFGH
            description: Higher 4 band-gap configuration/calibration parameters
            index: 28
            width: 4
            read: true
            write: true
          - name: ANAEN
            description: Enable analog DAC for channel 1
            index: 24
            width: 1
            read: true
            write: true
            type: DAC_DAC1CFG1_ANAEN
          - name: ANACFG
            description: DAC1 analog configuration/calibration parameters
            index: 19
            width: 5
            read: true
            write: true
          - name: TRIGMOD
            description: Select the trigger source for channel 1
            index: 17
            width: 2
            read: true
            write: true
            type: DAC_DAC0CFG1_TRIGMOD
          - name: SWTRIG
            description: Software Trigger
            index: 16
            width: 1
            read: true
            write: true
          - name: TRIGSEL
            description: Selects one of the eight external trigger sources for DAC1
            index: 12
            width: 3
            read: true
            write: true
          - name: OFFS
            description: 8-bit offset value addition
            index: 4
            width: 8
            read: true
            write: true
          - name: MULDIV
            description: Switch between up- and downscale of the DAC1 input data values
            index: 3
            width: 1
            read: true
            write: true
            type: DAC_DAC0CFG1_MULDIV
          - name: SCALE
            description: Scale value for up- or downscale of the DAC1 input data in
              steps by the power of 2 (=shift operation)
            index: 0
            width: 3
            read: true
            write: true
            type: DAC_DAC0CFG1_SCALE
      - name: DAC0DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) DAC0 Data Register
        fields:
          - name: DATA0
            description: DAC0 Data Bits
            index: 0
            width: 12
            read: true
            write: true
      - name: DAC1DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) DAC1 Data Register
        fields:
          - name: DATA1
            description: DAC1 Data Bits
            index: 0
            width: 12
            read: true
            write: true
      - name: DAC01DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) DAC01 Data Register
        fields:
          - name: DATA1
            description: DAC1 Data Bits
            index: 16
            width: 12
            read: true
            write: true
          - name: DATA0
            description: DAC0 Data Bits
            index: 0
            width: 12
            read: true
            write: true
      - name: DAC0PATL
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) DAC0 Lower Pattern Register
        fields:
          - name: PAT5
            description: Pattern Number 5 for PATGEN of DAC0
            index: 25
            width: 5
            read: true
            write: true
          - name: PAT4
            description: Pattern Number 4 for PATGEN of DAC0
            index: 20
            width: 5
            read: true
            write: true
          - name: PAT3
            description: Pattern Number 3 for PATGEN of DAC0
            index: 15
            width: 5
            read: true
            write: true
          - name: PAT2
            description: Pattern Number 2 for PATGEN of DAC0
            index: 10
            width: 5
            read: true
            write: true
          - name: PAT1
            description: Pattern Number 1 for PATGEN of DAC0
            index: 5
            width: 5
            read: true
            write: true
          - name: PAT0
            description: Pattern Number 0 for PATGEN of DAC0
            index: 0
            width: 5
            read: true
            write: true
      - name: DAC0PATH
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) DAC0 Higher Pattern Register
        fields:
          - name: PAT8
            description: Pattern Number 8 for PATGEN of DAC0
            index: 10
            width: 5
            read: true
            write: true
          - name: PAT7
            description: Pattern Number 7 for PATGEN of DAC0
            index: 5
            width: 5
            read: true
            write: true
          - name: PAT6
            description: Pattern Number 6 for PATGEN of DAC0
            index: 0
            width: 5
            read: true
            write: true
      - name: DAC1PATL
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) DAC1 Lower Pattern Register
        fields:
          - name: PAT5
            description: Pattern Number 5 for PATGEN of DAC1
            index: 25
            width: 5
            read: true
            write: true
          - name: PAT4
            description: Pattern Number 4 for PATGEN of DAC1
            index: 20
            width: 5
            read: true
            write: true
          - name: PAT3
            description: Pattern Number 3 for PATGEN of DAC1
            index: 15
            width: 5
            read: true
            write: true
          - name: PAT2
            description: Pattern Number 2 for PATGEN of DAC1
            index: 10
            width: 5
            read: true
            write: true
          - name: PAT1
            description: Pattern Number 1 for PATGEN of DAC1
            index: 5
            width: 5
            read: true
            write: true
          - name: PAT0
            description: Pattern Number 0 for PATGEN of DAC1
            index: 0
            width: 5
            read: true
            write: true
      - name: DAC1PATH
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) DAC1 Higher Pattern Register
        fields:
          - name: PAT8
            description: Pattern Number 8 for PATGEN of DAC1
            index: 10
            width: 5
            read: true
            write: true
          - name: PAT7
            description: Pattern Number 7 for PATGEN of DAC1
            index: 5
            width: 5
            read: true
            write: true
          - name: PAT6
            description: Pattern Number 6 for PATGEN of DAC1
            index: 0
            width: 5
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  DAC_DAC0CFG0_RUN:
    enum:
      disabled:
        description: DAC0 channel disabled
        value: 0
      operation:
        description: DAC0 channel in operation
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG0_SREN:
    enum:
      disable:
        description: disable
        value: 0
      enable:
        description: enable
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG0_NEGATE:
    enum:
      ot_negated:
        description: DAC output not negated
        value: 0
      egated:
        description: DAC output negated
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG0_FIFOFUL:
    enum:
      not_full:
        description: FIFO not full
        value: 0
      full:
        description: FIFO full
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG0_FIFOEMP:
    enum:
      not_empty:
        description: FIFO not empty
        value: 0
      empty:
        description: FIFO empty
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG0_SIGN:
    enum:
      unsigned_input_data:
        description: DAC expects unsigned input data
        value: 0
      signed_input_data:
        description: DAC expects signed input data
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG0_MODE:
    enum:
      disableswitch_off_dac:
        description: disable/switch-off DAC
        value: 0
      single_value_mode:
        description: Single Value Mode
        value: 1
      data_mode:
        description: Data Mode
        value: 2
      patgen_mode:
        description: Patgen Mode
        value: 3
      noise_mode:
        description: Noise Mode
        value: 4
      ramp_mode:
        description: Ramp Mode
        value: 5
      na:
        description: na
        value: 6
      na_x:
        description: na
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG1_ANAEN:
    enum:
      dac0_set_standby_analog_output_only:
        description: DAC0 is set to standby (analog output only)
        value: 0
      enable_dac0_analog_output_only:
        description: enable DAC0 (analog output only)
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG1_TRIGMOD:
    enum:
      internal_trigger_integer_divided_clock_see_fr_cont:
        description: internal Trigger (integer divided clock - see FREQ parameter)
        value: 0
      external_trigger_preselected_trigger_by_trigs_cont:
        description: external Trigger (preselected trigger by TRIGSEL parameter)
        value: 1
      software_trigger_see_swtrig_parameter:
        description: software Trigger (see SWTRIG parameter)
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG1_DATMOD:
    enum:
      independent_data_handling_process_data_data0__cont:
        description: independent data handling - process data from DATA0 register
          (bits 11:0) to DAC0 and data from DATA1 register (bits 11:0) to DAC1
        value: 0
      simultaneous_data_handling_process_data_dac01_cont:
        description: simultaneous data handling - process data from DAC01 register
          to both DACs (bits 11:0 to DAC0 and bits 23:12 to DAC1).
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG1_MULDIV:
    enum:
      downscale_division_shift_scale_positions_right:
        description: downscale = division (shift SCALE positions to the right)
        value: 0
      upscale_multiplication_shift_scale_positions_left:
        description: upscale = multiplication (shift SCALE positions to the left)
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC0CFG1_SCALE:
    enum:
      no_shift_multiplicationdivision_by_1:
        description: no shift = multiplication/division by 1
        value: 0
      shift_by_1_multiplicationdivision_by_2:
        description: shift by 1 = multiplication/division by 2
        value: 1
      shift_by_2_multiplicationdivision_by_4:
        description: shift by 2 = multiplication/division by 4
        value: 2
      shift_left_by_3_multiplicationdivision_by_8:
        description: shift left by 3 = multiplication/division by 8
        value: 3
      shift_left_by_4_multiplicationdivision_by_16:
        description: shift left by 4 = multiplication/division by 16
        value: 4
      shift_left_by_5_multiplicationdivision_by_32:
        description: shift left by 5 = multiplication/division by 32
        value: 5
      shift_left_by_6_multiplicationdivision_by_64:
        description: shift left by 6 = multiplication/division by 64
        value: 6
      shift_left_by_7_multiplicationdivision_by_128:
        description: shift left by 7 = multiplication/division by 128
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DAC_DAC1CFG1_ANAEN:
    enum:
      dac1_set_standby_analog_output_only:
        description: DAC1 is set to standby (analog output only)
        value: 0
      enable_dac1_analog_output_only:
        description: enable DAC1 (analog output only)
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
