# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__WrapperSim = $(LIB_WORK)/@wrapper@sim/_primary.dat
WORK__WrapperDE2 = $(LIB_WORK)/@wrapper@d@e2/_primary.dat
WORK__ULA = $(LIB_WORK)/@u@l@a/_primary.dat
WORK__RegisterBank = $(LIB_WORK)/@register@bank/_primary.dat
WORK__Mux4bit2x1 = $(LIB_WORK)/@mux4bit2x1/_primary.dat
WORK__Mux16bit3x1 = $(LIB_WORK)/@mux16bit3x1/_primary.dat
WORK__Mux16bit2x1 = $(LIB_WORK)/@mux16bit2x1/_primary.dat
WORK__Microprocessor = $(LIB_WORK)/@microprocessor/_primary.dat
WORK__InstrMemory = $(LIB_WORK)/@instr@memory/_primary.dat
WORK__Decoder = $(LIB_WORK)/@decoder/_primary.dat
WORK__Dec7Seg = $(LIB_WORK)/@dec7@seg/_primary.dat
WORK__Control = $(LIB_WORK)/@control/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__WrapperSim) \
    $(WORK__WrapperDE2) \
    $(WORK__ULA) \
    $(WORK__RegisterBank) \
    $(WORK__Mux4bit2x1) \
    $(WORK__Mux16bit3x1) \
    $(WORK__Mux16bit2x1) \
    $(WORK__Microprocessor) \
    $(WORK__InstrMemory) \
    $(WORK__Decoder) \
    $(WORK__Dec7Seg) \
    $(WORK__Control)

$(WORK__Control) \
$(WORK__Dec7Seg) \
$(WORK__Decoder) \
$(WORK__InstrMemory) \
$(WORK__Microprocessor) \
$(WORK__Mux16bit2x1) \
$(WORK__Mux16bit3x1) \
$(WORK__Mux4bit2x1) \
$(WORK__RegisterBank) \
$(WORK__ULA) \
$(WORK__WrapperDE2) \
$(WORK__WrapperSim) : /home/iuri/Projects/altera/Microprocessor/WrapperSim.v \
		 /home/iuri/Projects/altera/Microprocessor/WrapperDE2.v \
		 /home/iuri/Projects/altera/Microprocessor/ULA.v \
		 /home/iuri/Projects/altera/Microprocessor/RegisterBank.v \
		 /home/iuri/Projects/altera/Microprocessor/Mux4bit2x1.v \
		 /home/iuri/Projects/altera/Microprocessor/Mux16bit3x1.v \
		 /home/iuri/Projects/altera/Microprocessor/Mux16bit2x1.v \
		 /home/iuri/Projects/altera/Microprocessor/Microprocessor.v \
		 /home/iuri/Projects/altera/Microprocessor/InstrMemory_bb.v \
		 /home/iuri/Projects/altera/Microprocessor/Decoder.v \
		 /home/iuri/Projects/altera/Microprocessor/Dec7Seg.v \
		 /home/iuri/Projects/altera/Microprocessor/Control.v
	$(VLOG) -work work -O0 /home/iuri/Projects/altera/Microprocessor/WrapperSim.v \
		 /home/iuri/Projects/altera/Microprocessor/WrapperDE2.v \
		 /home/iuri/Projects/altera/Microprocessor/ULA.v \
		 /home/iuri/Projects/altera/Microprocessor/RegisterBank.v \
		 /home/iuri/Projects/altera/Microprocessor/Mux4bit2x1.v \
		 /home/iuri/Projects/altera/Microprocessor/Mux16bit3x1.v \
		 /home/iuri/Projects/altera/Microprocessor/Mux16bit2x1.v \
		 /home/iuri/Projects/altera/Microprocessor/Microprocessor.v \
		 /home/iuri/Projects/altera/Microprocessor/InstrMemory_bb.v \
		 /home/iuri/Projects/altera/Microprocessor/Decoder.v \
		 /home/iuri/Projects/altera/Microprocessor/Dec7Seg.v \
		 /home/iuri/Projects/altera/Microprocessor/Control.v

