VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {top}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {fast}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.250}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v21.18-s099_1 ((64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {July 27, 2025}
END_BANNER
PATH 1
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]15} {CK}
  ENDPT {weight_reg_reg[5]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.159}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.230}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {-0.127}
  END_SLK_CLC
  SLK -0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.198} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.032} { 0.000} {0.049} {145.486} { 0.103} { 0.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.127} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.127} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]15} {CK}
  ENDPT {weight_reg_reg[4]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.159}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.230}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {-0.127}
  END_SLK_CLC
  SLK -0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.198} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.032} { 0.000} {0.049} {145.486} { 0.103} { 0.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.127} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.127} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]14} {CK}
  ENDPT {acc_reg_out_reg[5]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.159}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.230}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.197} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.033} { 0.000} {0.049} {145.486} { 0.104} { 0.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.126} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]14} {CK}
  ENDPT {acc_reg_out_reg[6]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.159}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.230}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.196} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.034} { 0.000} {0.050} {145.486} { 0.105} { 0.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.125} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]15} {CK}
  ENDPT {weight_reg_reg[7]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.160}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.196} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.035} { 0.000} {0.050} {145.486} { 0.106} { 0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.125} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]15} {CK}
  ENDPT {weight_reg_reg[6]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.160}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.196} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.035} { 0.000} {0.050} {145.486} { 0.106} { 0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.125} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]14} {CK}
  ENDPT {acc_reg_out_reg[7]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.160}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.107}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.195} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.036} { 0.000} {0.050} {145.486} { 0.107} { 0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.124} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]14} {CK}
  ENDPT {acc_reg_out_reg[9]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.160}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {-0.122}
  END_SLK_CLC
  SLK -0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.193} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.038} { 0.000} {0.051} {145.486} { 0.109} { 0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.122} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]14} {CK}
  ENDPT {acc_reg_out_reg[8]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.160}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {-0.122}
  END_SLK_CLC
  SLK -0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.193} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.038} { 0.000} {0.051} {145.486} { 0.109} { 0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.122} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]14} {CK}
  ENDPT {acc_reg_out_reg[10]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.111}
    {} {Slack Time} {-0.121}
  END_SLK_CLC
  SLK -0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.192} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.040} { 0.000} {0.051} {145.486} { 0.111} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.121} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]14} {CK}
  ENDPT {acc_reg_out_reg[12]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.112}
    {} {Slack Time} {-0.120}
  END_SLK_CLC
  SLK -0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.191} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.041} { 0.000} {0.051} {145.486} { 0.112} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.120} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]14} {CK}
  ENDPT {acc_reg_out_reg[11]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.112}
    {} {Slack Time} {-0.120}
  END_SLK_CLC
  SLK -0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.191} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.041} { 0.000} {0.051} {145.486} { 0.112} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.120} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]14} {CK}
  ENDPT {acc_reg_out_reg[13]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.112}
    {} {Slack Time} {-0.120}
  END_SLK_CLC
  SLK -0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.191} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.041} { 0.000} {0.051} {145.486} { 0.112} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.120} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]14} {CK}
  ENDPT {acc_reg_out_reg[14]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.112}
    {} {Slack Time} {-0.119}
  END_SLK_CLC
  SLK -0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.190} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.041} { 0.000} {0.051} {145.486} { 0.112} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.119} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]14} {CK}
  ENDPT {acc_reg_out_reg[15]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.113}
    {} {Slack Time} {-0.119}
  END_SLK_CLC
  SLK -0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.190} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.042} { 0.000} {0.051} {145.486} { 0.113} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.119} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]15} {CK}
  ENDPT {acc_reg_out_reg[15]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.115}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.188} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.044} { 0.000} {0.051} {145.486} { 0.115} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.117} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]15} {CK}
  ENDPT {acc_reg_out_reg[14]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.116}
    {} {Slack Time} {-0.116}
  END_SLK_CLC
  SLK -0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.187} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.045} { 0.000} {0.051} {145.486} { 0.116} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.116} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]15} {CK}
  ENDPT {acc_reg_out_reg[13]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.116}
    {} {Slack Time} {-0.116}
  END_SLK_CLC
  SLK -0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.187} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.045} { 0.000} {0.051} {145.486} { 0.116} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.116} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]15} {CK}
  ENDPT {acc_reg_out_reg[12]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.118}
    {} {Slack Time} {-0.114}
  END_SLK_CLC
  SLK -0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.185} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.047} { 0.000} {0.051} {145.486} { 0.118} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.114} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]15} {CK}
  ENDPT {acc_reg_out_reg[11]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.118}
    {} {Slack Time} {-0.114}
  END_SLK_CLC
  SLK -0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.185} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.047} { 0.000} {0.051} {145.486} { 0.118} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.114} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><15]} {CK}
  ENDPT {result_reg_reg[3><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.119}
    {} {Slack Time} {-0.113}
  END_SLK_CLC
  SLK -0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.184} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.048} { 0.000} {0.051} {145.486} { 0.119} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.113} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><14]} {CK}
  ENDPT {result_reg_reg[3><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.119}
    {} {Slack Time} {-0.113}
  END_SLK_CLC
  SLK -0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.184} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.048} { 0.000} {0.051} {145.486} { 0.119} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.113} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><13]} {CK}
  ENDPT {result_reg_reg[3><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.113}
  END_SLK_CLC
  SLK -0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.184} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.051} {145.486} { 0.120} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.113} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><11]} {CK}
  ENDPT {result_reg_reg[3><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.112}
  END_SLK_CLC
  SLK -0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.183} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.051} {145.486} { 0.120} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.112} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><12]} {CK}
  ENDPT {result_reg_reg[3><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.121}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.182} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.050} { 0.000} {0.051} {145.486} { 0.121} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.111} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]} {CK}
  ENDPT {acc_reg_out_reg[15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.182} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.184} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.248} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.005} { 0.000} {0.068} {129.178} { 0.142} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.111} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><9]} {CK}
  ENDPT {result_reg_reg[3><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.121}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.182} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.050} { 0.000} {0.051} {145.486} { 0.121} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.111} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]} {CK}
  ENDPT {acc_reg_out_reg[14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.182} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.184} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.248} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.005} { 0.000} {0.068} {129.178} { 0.142} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.111} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]} {CK}
  ENDPT {acc_reg_out_reg[13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.182} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.184} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.248} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.005} { 0.000} {0.068} {129.178} { 0.142} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.111} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><7]} {CK}
  ENDPT {result_reg_reg[3><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.122}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.181} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.051} { 0.000} {0.051} {145.486} { 0.122} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.110} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><8]} {CK}
  ENDPT {result_reg_reg[3><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.122}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.181} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.051} { 0.000} {0.051} {145.486} { 0.122} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.110} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><10]} {CK}
  ENDPT {result_reg_reg[3><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.181} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.051} {145.486} { 0.123} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.110} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]15} {CK}
  ENDPT {acc_reg_out_reg[8]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.051} {145.486} { 0.123} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]15} {CK}
  ENDPT {acc_reg_out_reg[10]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.051} {145.486} { 0.123} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]15} {CK}
  ENDPT {acc_reg_out_reg[9]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.051} {145.486} { 0.123} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]15} {CK}
  ENDPT {acc_reg_out_reg[7]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.051} {145.486} { 0.123} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]15} {CK}
  ENDPT {acc_reg_out_reg[6]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.051} {145.486} { 0.123} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]3} {CK}
  ENDPT {acc_reg_out_reg[8]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.183} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.255} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.001} { 0.000} {0.071} {139.411} { 0.148} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]15} {CK}
  ENDPT {acc_reg_out_reg[5]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.180} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.109} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]} {CK}
  ENDPT {acc_reg_out_reg[9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.182} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.246} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.008} { 0.000} {0.068} {129.178} { 0.145} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]} {CK}
  ENDPT {acc_reg_out_reg[12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.182} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.246} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.008} { 0.000} {0.068} {129.178} { 0.145} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]15} {CK}
  ENDPT {acc_reg_out_reg[4]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]15} {CK}
  ENDPT {acc_reg_out_reg[3]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]3} {CK}
  ENDPT {acc_reg_out_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.182} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.255} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.002} { 0.000} {0.071} {139.411} { 0.149} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><4]} {CK}
  ENDPT {result_reg_reg[3><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><5]} {CK}
  ENDPT {result_reg_reg[3><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><6]} {CK}
  ENDPT {result_reg_reg[3><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><2]} {CK}
  ENDPT {result_reg_reg[3><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><3]} {CK}
  ENDPT {result_reg_reg[3><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.124}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.053} { 0.000} {0.051} {145.486} { 0.124} { 0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]3} {CK}
  ENDPT {acc_reg_out_reg[10]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.182} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.255} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.002} { 0.000} {0.071} {139.411} { 0.149} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]} {CK}
  ENDPT {acc_reg_out_reg[8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.179} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.181} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.245} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.009} { 0.000} {0.068} {129.178} { 0.146} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.108} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]2} {CK}
  ENDPT {acc_reg_out_reg[11]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.180} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.251} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.002} { 0.000} {0.068} {93.240} { 0.147} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]1} {CK}
  ENDPT {acc_reg_out_reg[8]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.245} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.001} { 0.000} {0.062} {122.122} { 0.139} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]1} {CK}
  ENDPT {acc_reg_out_reg[13]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.245} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.001} { 0.000} {0.062} {122.122} { 0.140} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]1} {CK}
  ENDPT {acc_reg_out_reg[12]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.245} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.001} { 0.000} {0.062} {122.122} { 0.140} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]1} {CK}
  ENDPT {acc_reg_out_reg[10]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.245} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.001} { 0.000} {0.062} {122.122} { 0.140} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]} {CK}
  ENDPT {acc_reg_out_reg[11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.243} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.011} { 0.000} {0.069} {129.178} { 0.148} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]1} {CK}
  ENDPT {acc_reg_out_reg[11]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.245} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.001} { 0.000} {0.062} {122.122} { 0.140} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]1} {CK}
  ENDPT {acc_reg_out_reg[9]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.245} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.001} { 0.000} {0.062} {122.122} { 0.140} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]} {CK}
  ENDPT {acc_reg_out_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.177} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.179} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.243} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.011} { 0.000} {0.069} {129.178} { 0.148} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.106} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]2} {CK}
  ENDPT {acc_reg_out_reg[12]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.105}
  END_SLK_CLC
  SLK -0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.176} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.179} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.250} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.003} { 0.000} {0.068} {93.240} { 0.148} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.105} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]} {CK}
  ENDPT {acc_reg_out_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.105}
  END_SLK_CLC
  SLK -0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.176} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.178} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.243} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.012} { 0.000} {0.069} {129.178} { 0.149} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.105} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]} {CK}
  ENDPT {acc_reg_out_reg[10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.105}
  END_SLK_CLC
  SLK -0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.176} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.178} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.242} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.012} { 0.000} {0.069} {129.178} { 0.149} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.105} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]1} {CK}
  ENDPT {acc_reg_out_reg[14]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {-0.105}
  END_SLK_CLC
  SLK -0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.176} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.177} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.243} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.003} { 0.000} {0.062} {122.122} { 0.141} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.105} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]2} {CK}
  ENDPT {acc_reg_out_reg[9]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.105}
  END_SLK_CLC
  SLK -0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.176} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.250} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.004} { 0.000} {0.068} {93.240} { 0.149} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.105} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]3} {CK}
  ENDPT {acc_reg_out_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]3} {CK}
  ENDPT {acc_reg_out_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]2} {CK}
  ENDPT {acc_reg_out_reg[10]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.249} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.004} { 0.000} {0.068} {93.240} { 0.149} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><2]} {CK}
  ENDPT {result_reg_reg[0><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><3]} {CK}
  ENDPT {result_reg_reg[0><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><0]} {CK}
  ENDPT {result_reg_reg[0><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><1]} {CK}
  ENDPT {result_reg_reg[0><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><5]} {CK}
  ENDPT {result_reg_reg[0><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.251} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.006} { 0.000} {0.071} {139.411} { 0.153} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]2} {CK}
  ENDPT {acc_reg_out_reg[8]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.249} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.004} { 0.000} {0.068} {93.240} { 0.149} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]2} {CK}
  ENDPT {acc_reg_out_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.249} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.004} { 0.000} {0.068} {93.240} { 0.149} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]2} {CK}
  ENDPT {acc_reg_out_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.178} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.249} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.004} { 0.000} {0.068} {93.240} { 0.149} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]2} {CK}
  ENDPT {acc_reg_out_reg[13]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.104}
  END_SLK_CLC
  SLK -0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.175} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.177} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.249} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.005} { 0.000} {0.068} {93.240} { 0.150} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.104} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]} {CK}
  ENDPT {acc_reg_out_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.103}
  END_SLK_CLC
  SLK -0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.174} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.177} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.241} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.014} { 0.000} {0.069} {129.178} { 0.151} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.103} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]} {CK}
  ENDPT {acc_reg_out_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.103}
  END_SLK_CLC
  SLK -0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.174} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.177} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.241} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.014} { 0.000} {0.069} {129.178} { 0.151} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.103} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]1} {CK}
  ENDPT {acc_reg_out_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {-0.103}
  END_SLK_CLC
  SLK -0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.174} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.176} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.242} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.005} { 0.000} {0.063} {122.122} { 0.144} { 0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.103} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]3} {CK}
  ENDPT {acc_reg_out_reg[9]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.103}
  END_SLK_CLC
  SLK -0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.174} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.176} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.249} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.008} { 0.000} {0.072} {139.411} { 0.155} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.103} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]2} {CK}
  ENDPT {acc_reg_out_reg[14]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.102}
  END_SLK_CLC
  SLK -0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.173} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.176} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.247} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.006} { 0.000} {0.068} {93.240} { 0.151} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.102} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]3} {CK}
  ENDPT {acc_reg_out_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.102}
  END_SLK_CLC
  SLK -0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.173} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.176} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.249} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.009} { 0.000} {0.072} {139.411} { 0.155} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.102} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]4} {CK}
  ENDPT {acc_reg_out_reg[10]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.102}
  END_SLK_CLC
  SLK -0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.173} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.177} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.248} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.000} { 0.000} {0.064} {127.569} { 0.146} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.102} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]4} {CK}
  ENDPT {acc_reg_out_reg[7]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.102}
  END_SLK_CLC
  SLK -0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.173} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.177} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.248} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.000} { 0.000} {0.064} {127.569} { 0.146} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.102} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]5} {CK}
  ENDPT {weight_reg_reg[6]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.176} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.247} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.001} { 0.000} {0.064} {127.569} { 0.147} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]1} {CK}
  ENDPT {acc_reg_out_reg[15]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.175} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.246} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.007} { 0.000} {0.068} {93.240} { 0.152} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><4]} {CK}
  ENDPT {result_reg_reg[0><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.175} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.248} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.010} { 0.000} {0.072} {139.411} { 0.156} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]3} {CK}
  ENDPT {acc_reg_out_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.175} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.248} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.010} { 0.000} {0.072} {139.411} { 0.156} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]8} {CK}
  ENDPT {acc_reg_out_reg[15]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.177} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.237} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.004} { 0.000} {0.058} {111.916} { 0.140} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]} {CK}
  ENDPT {acc_reg_out_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.174} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.238} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.016} { 0.000} {0.069} {129.178} { 0.154} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]2} {CK}
  ENDPT {acc_reg_out_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.175} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.246} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.007} { 0.000} {0.068} {93.240} { 0.152} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]2} {CK}
  ENDPT {acc_reg_out_reg[15]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.174} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.246} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.007} { 0.000} {0.068} {93.240} { 0.153} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]1} {CK}
  ENDPT {acc_reg_out_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.173} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.239} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.007} { 0.000} {0.063} {122.122} { 0.146} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]7} {CK}
  ENDPT {weight_reg_reg[3]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.172} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.180} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.253} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.001} { 0.000} {0.068} {132.555} { 0.153} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.101} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]7} {CK}
  ENDPT {weight_reg_reg[4]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.180} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.253} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.001} { 0.000} {0.068} {132.555} { 0.153} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]1} {CK}
  ENDPT {acc_reg_out_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.173} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.239} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.008} { 0.000} {0.063} {122.122} { 0.146} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]} {CK}
  ENDPT {acc_reg_out_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.174} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.238} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.017} { 0.000} {0.069} {129.178} { 0.154} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]13} {CK}
  ENDPT {x_reg_out_reg[7]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.176} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.236} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.005} { 0.000} {0.059} {111.916} { 0.141} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]1} {CK}
  ENDPT {acc_reg_out_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.173} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.238} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.008} { 0.000} {0.063} {122.122} { 0.147} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]4} {CK}
  ENDPT {acc_reg_out_reg[9]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.175} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.245} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.003} { 0.000} {0.064} {127.569} { 0.148} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]3} {CK}
  ENDPT {x_reg_out_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.173} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.245} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.009} { 0.000} {0.068} {93.240} { 0.154} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]7} {CK}
  ENDPT {weight_reg_reg[5]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.183}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.254}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.100}
  END_SLK_CLC
  SLK -0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.171} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.179} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.252} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.003} { 0.000} {0.069} {132.555} { 0.155} { 0.254} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.100} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]13} {CK}
  ENDPT {weight_reg_reg[4]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.175} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.235} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.006} { 0.000} {0.059} {111.916} { 0.142} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]13} {CK}
  ENDPT {x_reg_out_reg[6]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.175} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.235} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.006} { 0.000} {0.059} {111.916} { 0.142} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]3} {CK}
  ENDPT {acc_reg_out_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.173} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.246} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.012} { 0.000} {0.072} {139.411} { 0.159} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]13} {CK}
  ENDPT {x_reg_out_reg[5]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.174} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.235} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.007} { 0.000} {0.059} {111.916} { 0.143} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]4} {CK}
  ENDPT {acc_reg_out_reg[8]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.173} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.244} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.004} { 0.000} {0.064} {127.569} { 0.149} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]2} {CK}
  ENDPT {acc_reg_out_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.172} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.244} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.010} { 0.000} {0.068} {93.240} { 0.155} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]3} {CK}
  ENDPT {acc_reg_out_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.099}
  END_SLK_CLC
  SLK -0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.170} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.172} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.245} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.013} { 0.000} {0.072} {139.411} { 0.159} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.099} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]} {CK}
  ENDPT {acc_reg_out_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.098}
  END_SLK_CLC
  SLK -0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.169} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.172} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.236} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.019} { 0.000} {0.069} {129.178} { 0.156} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.098} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]5} {CK}
  ENDPT {acc_reg_out_reg[0]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.169}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.240}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.098}
  END_SLK_CLC
  SLK -0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.169} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.175} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.240} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.000} { 0.000} {0.058} {113.623} { 0.142} { 0.240} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.098} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]7} {CK}
  ENDPT {weight_reg_reg[7]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.098}
  END_SLK_CLC
  SLK -0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.169} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.178} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.250} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.005} { 0.000} {0.069} {132.555} { 0.157} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.098} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]2} {CK}
  ENDPT {acc_reg_out_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.098}
  END_SLK_CLC
  SLK -0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.169} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.171} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.243} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.010} { 0.000} {0.068} {93.240} { 0.156} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.098} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]3} {CK}
  ENDPT {acc_reg_out_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.098}
  END_SLK_CLC
  SLK -0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.169} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.172} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.244} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.014} { 0.000} {0.072} {139.411} { 0.160} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.098} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]} {CK}
  ENDPT {acc_reg_out_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.171} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.235} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.020} { 0.000} {0.069} {129.178} { 0.157} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]1} {CK}
  ENDPT {acc_reg_out_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.170} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.236} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.011} { 0.000} {0.063} {122.122} { 0.150} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]6} {CK}
  ENDPT {x_reg_out_reg[4]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.169}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.240}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.174} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.239} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.001} { 0.000} {0.058} {113.623} { 0.143} { 0.240} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]6} {CK}
  ENDPT {x_reg_out_reg[3]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.169}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.240}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.173} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.239} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.001} { 0.000} {0.058} {113.623} { 0.143} { 0.240} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]6} {CK}
  ENDPT {x_reg_out_reg[2]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.169}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.240}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.173} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.239} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.001} { 0.000} {0.058} {113.623} { 0.143} { 0.240} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><7]} {CK}
  ENDPT {result_reg_reg[0><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.171} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.244} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.014} { 0.000} {0.072} {139.411} { 0.161} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]7} {CK}
  ENDPT {weight_reg_reg[6]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.176} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.249} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.007} { 0.000} {0.070} {132.555} { 0.159} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]1} {CK}
  ENDPT {x_reg_out_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.170} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.234} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.021} { 0.000} {0.069} {129.178} { 0.158} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]3} {CK}
  ENDPT {x_reg_out_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.170} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.242} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.011} { 0.000} {0.068} {93.240} { 0.156} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]2} {CK}
  ENDPT {acc_reg_out_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.170} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.242} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.011} { 0.000} {0.068} {93.240} { 0.156} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><6]} {CK}
  ENDPT {result_reg_reg[0><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.171} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.243} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.014} { 0.000} {0.072} {139.411} { 0.161} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]4} {CK}
  ENDPT {acc_reg_out_reg[11]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.171} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.242} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.006} { 0.000} {0.064} {127.569} { 0.152} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]3} {CK}
  ENDPT {x_reg_out_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.170} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.242} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.012} { 0.000} {0.068} {93.240} { 0.157} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]3} {CK}
  ENDPT {x_reg_out_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.097}
  END_SLK_CLC
  SLK -0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.168} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.170} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.242} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.012} { 0.000} {0.068} {93.240} { 0.157} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.097} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]13} {CK}
  ENDPT {weight_reg_reg[0]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.172} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.232} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.009} { 0.000} {0.059} {111.916} { 0.145} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]13} {CK}
  ENDPT {x_reg_out_reg[4]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.172} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.232} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.009} { 0.000} {0.059} {111.916} { 0.145} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]2} {CK}
  ENDPT {acc_reg_out_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.170} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.241} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.012} { 0.000} {0.068} {93.240} { 0.157} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><8]} {CK}
  ENDPT {result_reg_reg[0><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.170} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.243} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.015} { 0.000} {0.072} {139.411} { 0.162} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]1} {CK}
  ENDPT {acc_reg_out_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.169} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.235} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.012} { 0.000} {0.063} {122.122} { 0.151} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]1} {CK}
  ENDPT {acc_reg_out_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.169} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.235} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.012} { 0.000} {0.063} {122.122} { 0.151} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]13} {CK}
  ENDPT {x_reg_out_reg[3]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.171} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.231} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.010} { 0.000} {0.059} {111.916} { 0.146} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]3} {CK}
  ENDPT {x_reg_out_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.241} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]2} {CK}
  ENDPT {acc_reg_out_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.167} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.241} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.096} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]4} {CK}
  ENDPT {acc_reg_out_reg[12]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.170} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.241} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.007} { 0.000} {0.064} {127.569} { 0.153} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]6} {CK}
  ENDPT {x_reg_out_reg[7]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.172} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.237} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.003} { 0.000} {0.058} {113.623} { 0.145} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]6} {CK}
  ENDPT {weight_reg_reg[0]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]6} {CK}
  ENDPT {x_reg_out_reg[0]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]3} {CK}
  ENDPT {x_reg_out_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]3} {CK}
  ENDPT {x_reg_out_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]3} {CK}
  ENDPT {weight_reg_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]6} {CK}
  ENDPT {acc_reg_out_reg[10]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.185}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.256}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.175} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.247} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.009} { 0.000} {0.070} {132.555} { 0.161} { 0.256} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]6} {CK}
  ENDPT {acc_reg_out_reg[1]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]6} {CK}
  ENDPT {acc_reg_out_reg[0]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]3} {CK}
  ENDPT {x_reg_out_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]6} {CK}
  ENDPT {weight_reg_reg[1]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]3} {CK}
  ENDPT {weight_reg_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]3} {CK}
  ENDPT {weight_reg_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]3} {CK}
  ENDPT {weight_reg_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]6} {CK}
  ENDPT {x_reg_out_reg[1]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.169} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.013} { 0.000} {0.068} {93.240} { 0.158} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]1} {CK}
  ENDPT {x_reg_out_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.168} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.232} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.023} { 0.000} {0.069} {129.178} { 0.160} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]1} {CK}
  ENDPT {x_reg_out_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.168} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.232} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.023} { 0.000} {0.069} {129.178} { 0.160} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]1} {CK}
  ENDPT {x_reg_out_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.168} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.232} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.023} { 0.000} {0.069} {129.178} { 0.160} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]1} {CK}
  ENDPT {x_reg_out_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.168} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.232} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.023} { 0.000} {0.069} {129.178} { 0.160} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]} {CK}
  ENDPT {weight_reg_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.168} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.232} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.023} { 0.000} {0.069} {129.178} { 0.160} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]6} {CK}
  ENDPT {weight_reg_reg[2]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.166} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.240} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.095} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]6} {CK}
  ENDPT {weight_reg_reg[3]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.239} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]13} {CK}
  ENDPT {x_reg_out_reg[2]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.170} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.230} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.012} { 0.000} {0.059} {111.916} { 0.147} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]2} {CK}
  ENDPT {weight_reg_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.239} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]6} {CK}
  ENDPT {weight_reg_reg[5]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.171} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.236} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.005} { 0.000} {0.058} {113.623} { 0.147} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]5} {CK}
  ENDPT {acc_reg_out_reg[2]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.239} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]2} {CK}
  ENDPT {weight_reg_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.239} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><9]} {CK}
  ENDPT {result_reg_reg[0><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.241} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.017} { 0.000} {0.072} {139.411} { 0.164} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]2} {CK}
  ENDPT {weight_reg_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.168} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.239} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]6} {CK}
  ENDPT {weight_reg_reg[4]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.170} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.236} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.005} { 0.000} {0.058} {113.623} { 0.147} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]1} {CK}
  ENDPT {acc_reg_out_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.167} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.233} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.014} { 0.000} {0.063} {122.122} { 0.153} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]6} {CK}
  ENDPT {x_reg_out_reg[6]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.170} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.236} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.005} { 0.000} {0.058} {113.623} { 0.147} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]4} {CK}
  ENDPT {acc_reg_out_reg[14]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.169} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.240} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.009} { 0.000} {0.064} {127.569} { 0.154} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><10]} {CK}
  ENDPT {result_reg_reg[0><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.165} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.167} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.240} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.018} { 0.000} {0.072} {139.411} { 0.164} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.094} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]6} {CK}
  ENDPT {acc_reg_out_reg[11]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.185}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.256}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.173} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.246} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.011} { 0.000} {0.071} {132.555} { 0.163} { 0.256} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]9} {CK}
  ENDPT {x_reg_out_reg[6]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.168} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.239} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.009} { 0.000} {0.064} {127.569} { 0.155} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]13} {CK}
  ENDPT {x_reg_out_reg[1]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.169} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.229} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.013} { 0.000} {0.059} {111.916} { 0.149} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]2} {CK}
  ENDPT {weight_reg_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.166} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.232} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.015} { 0.000} {0.063} {122.122} { 0.154} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]2} {CK}
  ENDPT {weight_reg_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.166} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.232} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.015} { 0.000} {0.063} {122.122} { 0.154} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]2} {CK}
  ENDPT {weight_reg_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.166} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.232} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.015} { 0.000} {0.063} {122.122} { 0.154} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]2} {CK}
  ENDPT {weight_reg_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.166} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.232} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.015} { 0.000} {0.063} {122.122} { 0.154} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]13} {CK}
  ENDPT {x_reg_out_reg[0]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.168} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.229} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.013} { 0.000} {0.059} {111.916} { 0.149} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]} {CK}
  ENDPT {weight_reg_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.166} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.230} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.024} { 0.000} {0.069} {129.178} { 0.162} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]1} {CK}
  ENDPT {weight_reg_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.166} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.232} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.015} { 0.000} {0.063} {122.122} { 0.154} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]5} {CK}
  ENDPT {acc_reg_out_reg[3]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.169} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.234} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.007} { 0.000} {0.058} {113.623} { 0.149} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]13} {CK}
  ENDPT {acc_reg_out_reg[0]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.168} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.228} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.014} { 0.000} {0.059} {111.916} { 0.149} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]4} {CK}
  ENDPT {acc_reg_out_reg[13]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.164} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.167} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.238} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.010} { 0.000} {0.064} {127.569} { 0.156} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.093} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]5} {CK}
  ENDPT {acc_reg_out_reg[4]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.169} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.234} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.007} { 0.000} {0.058} {113.623} { 0.149} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]6} {CK}
  ENDPT {x_reg_out_reg[5]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.169} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.234} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.007} { 0.000} {0.058} {113.623} { 0.149} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]9} {CK}
  ENDPT {acc_reg_out_reg[14]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.167} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.228} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.014} { 0.000} {0.059} {111.916} { 0.150} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><11]} {CK}
  ENDPT {result_reg_reg[0><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.166} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.238} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.020} { 0.000} {0.072} {139.411} { 0.166} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]2} {CK}
  ENDPT {x_reg_out_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.165} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.230} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.016} { 0.000} {0.063} {122.122} { 0.155} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><15]} {CK}
  ENDPT {result_reg_reg[0><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.166} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.238} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.020} { 0.000} {0.072} {139.411} { 0.166} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><0]} {CK}
  ENDPT {result_reg_reg[1><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.163} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.165} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.238} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.020} { 0.000} {0.072} {139.411} { 0.166} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.092} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]5} {CK}
  ENDPT {acc_reg_out_reg[5]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.168} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.233} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.008} { 0.000} {0.059} {113.623} { 0.150} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><12]} {CK}
  ENDPT {result_reg_reg[0><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.165} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.238} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.020} { 0.000} {0.072} {139.411} { 0.167} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]} {CK}
  ENDPT {weight_reg_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.229} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.026} { 0.000} {0.069} {129.178} { 0.163} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]6} {CK}
  ENDPT {acc_reg_out_reg[15]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.185}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.256}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.171} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.243} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.013} { 0.000} {0.071} {132.555} { 0.165} { 0.256} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]4} {CK}
  ENDPT {acc_reg_out_reg[3]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.026} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]4} {CK}
  ENDPT {x_reg_out_reg[0]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.026} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]} {CK}
  ENDPT {weight_reg_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.026} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]4} {CK}
  ENDPT {acc_reg_out_reg[4]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.026} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]5} {CK}
  ENDPT {x_reg_out_reg[6]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.027} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]9} {CK}
  ENDPT {x_reg_out_reg[4]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.166} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.236} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.012} { 0.000} {0.064} {127.569} { 0.157} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]13} {CK}
  ENDPT {acc_reg_out_reg[1]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.166} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.227} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.015} { 0.000} {0.059} {111.916} { 0.151} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]4} {CK}
  ENDPT {acc_reg_out_reg[6]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.027} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]4} {CK}
  ENDPT {acc_reg_out_reg[0]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.027} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]4} {CK}
  ENDPT {acc_reg_out_reg[5]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.027} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]6} {CK}
  ENDPT {acc_reg_out_reg[12]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.170} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.243} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.014} { 0.000} {0.071} {132.555} { 0.166} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]} {CK}
  ENDPT {weight_reg_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.162} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.164} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.228} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.027} { 0.000} {0.069} {129.178} { 0.164} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.091} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]9} {CK}
  ENDPT {x_reg_out_reg[3]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.165} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.236} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.012} { 0.000} {0.064} {127.569} { 0.158} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]9} {CK}
  ENDPT {x_reg_out_reg[2]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.165} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.236} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.012} { 0.000} {0.064} {127.569} { 0.158} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]8} {CK}
  ENDPT {acc_reg_out_reg[9]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.166} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.231} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.006} { 0.000} {0.055} {109.093} { 0.146} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><13]} {CK}
  ENDPT {result_reg_reg[0><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.237} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.167} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]2} {CK}
  ENDPT {x_reg_out_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]3} {CK}
  ENDPT {acc_reg_out_reg[12]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.237} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]3} {CK}
  ENDPT {acc_reg_out_reg[11]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.237} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]2} {CK}
  ENDPT {x_reg_out_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]2} {CK}
  ENDPT {x_reg_out_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]2} {CK}
  ENDPT {x_reg_out_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]2} {CK}
  ENDPT {x_reg_out_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]5} {CK}
  ENDPT {x_reg_out_reg[0]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]9} {CK}
  ENDPT {x_reg_out_reg[0]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.165} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.236} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.013} { 0.000} {0.064} {127.569} { 0.158} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]9} {CK}
  ENDPT {x_reg_out_reg[1]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.165} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.236} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.013} { 0.000} {0.064} {127.569} { 0.158} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]5} {CK}
  ENDPT {acc_reg_out_reg[1]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]2} {CK}
  ENDPT {x_reg_out_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]2} {CK}
  ENDPT {x_reg_out_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.229} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.018} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]3} {CK}
  ENDPT {acc_reg_out_reg[13]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.237} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]4} {CK}
  ENDPT {acc_reg_out_reg[15]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.165} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.235} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.013} { 0.000} {0.064} {127.569} { 0.158} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]5} {CK}
  ENDPT {acc_reg_out_reg[6]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.166} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.232} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.010} { 0.000} {0.059} {113.623} { 0.152} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]3} {CK}
  ENDPT {acc_reg_out_reg[14]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.236} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]3} {CK}
  ENDPT {acc_reg_out_reg[15]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.236} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[3]} {CK}
  ENDPT {cycle_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.236} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.021} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[1]} {CK}
  ENDPT {cycle_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.164} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.236} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.022} { 0.000} {0.072} {139.411} { 0.168} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]1} {CK}
  ENDPT {weight_reg_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.090}
  END_SLK_CLC
  SLK -0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.161} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.162} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.228} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.019} { 0.000} {0.063} {122.122} { 0.157} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.090} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]9} {CK}
  ENDPT {x_reg_out_reg[5]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.235} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.013} { 0.000} {0.064} {127.569} { 0.159} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]6} {CK}
  ENDPT {weight_reg_reg[6]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.166} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.231} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.010} { 0.000} {0.059} {113.623} { 0.152} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]4} {CK}
  ENDPT {weight_reg_reg[0]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.227} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.028} { 0.000} {0.069} {129.178} { 0.165} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]4} {CK}
  ENDPT {weight_reg_reg[2]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.163} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.227} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.028} { 0.000} {0.069} {129.178} { 0.165} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]9} {CK}
  ENDPT {weight_reg_reg[0]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.235} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.013} { 0.000} {0.064} {127.569} { 0.159} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><14]} {CK}
  ENDPT {result_reg_reg[0><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.163} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.236} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.022} { 0.000} {0.072} {139.411} { 0.169} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]9} {CK}
  ENDPT {acc_reg_out_reg[11]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.165} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.225} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.017} { 0.000} {0.059} {111.916} { 0.153} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]9} {CK}
  ENDPT {acc_reg_out_reg[1]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.235} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.159} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]9} {CK}
  ENDPT {acc_reg_out_reg[10]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.225} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.017} { 0.000} {0.059} {111.916} { 0.153} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]} {CK}
  ENDPT {weight_reg_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.162} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.226} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.028} { 0.000} {0.069} {129.178} { 0.166} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]8} {CK}
  ENDPT {acc_reg_out_reg[11]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.229} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.007} { 0.000} {0.055} {109.093} { 0.147} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]9} {CK}
  ENDPT {acc_reg_out_reg[13]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.225} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.017} { 0.000} {0.059} {111.916} { 0.153} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]9} {CK}
  ENDPT {acc_reg_out_reg[9]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.225} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.017} { 0.000} {0.059} {111.916} { 0.153} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]9} {CK}
  ENDPT {acc_reg_out_reg[8]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.225} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.017} { 0.000} {0.059} {111.916} { 0.153} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]10} {CK}
  ENDPT {acc_reg_out_reg[1]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.168} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.241} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.016} { 0.000} {0.071} {132.555} { 0.168} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]10} {CK}
  ENDPT {weight_reg_reg[3]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.159} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]10} {CK}
  ENDPT {weight_reg_reg[5]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.159} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]12} {CK}
  ENDPT {acc_reg_out_reg[1]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.229} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.007} { 0.000} {0.055} {109.093} { 0.148} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]9} {CK}
  ENDPT {x_reg_out_reg[7]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.160} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.160} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.089} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]9} {CK}
  ENDPT {acc_reg_out_reg[5]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.160} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]12} {CK}
  ENDPT {weight_reg_reg[0]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.229} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.008} { 0.000} {0.055} {109.093} { 0.148} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]10} {CK}
  ENDPT {weight_reg_reg[6]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.160} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]} {CK}
  ENDPT {weight_reg_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.162} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.226} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.029} { 0.000} {0.069} {129.178} { 0.166} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]9} {CK}
  ENDPT {acc_reg_out_reg[12]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.224} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.018} { 0.000} {0.059} {111.916} { 0.154} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]10} {CK}
  ENDPT {weight_reg_reg[7]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.160} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]9} {CK}
  ENDPT {acc_reg_out_reg[7]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.160} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]9} {CK}
  ENDPT {acc_reg_out_reg[6]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.234} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.014} { 0.000} {0.064} {127.569} { 0.160} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]12} {CK}
  ENDPT {weight_reg_reg[2]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.228} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.008} { 0.000} {0.055} {109.093} { 0.148} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]13} {CK}
  ENDPT {weight_reg_reg[1]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.164} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.228} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.008} { 0.000} {0.055} {109.093} { 0.148} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]12} {CK}
  ENDPT {acc_reg_out_reg[0]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.228} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.008} { 0.000} {0.055} {109.093} { 0.148} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]7} {CK}
  ENDPT {acc_reg_out_reg[1]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.162} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.023} { 0.000} {0.072} {139.411} { 0.170} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]7} {CK}
  ENDPT {acc_reg_out_reg[0]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.162} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.023} { 0.000} {0.072} {139.411} { 0.170} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]1} {CK}
  ENDPT {weight_reg_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.161} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.227} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.020} { 0.000} {0.063} {122.122} { 0.159} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]1} {CK}
  ENDPT {weight_reg_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.159} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]1} {CK}
  ENDPT {weight_reg_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.159} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]6} {CK}
  ENDPT {weight_reg_reg[7]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.164} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.229} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.012} { 0.000} {0.059} {113.623} { 0.154} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[2]} {CK}
  ENDPT {cycle_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.170} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]1} {CK}
  ENDPT {weight_reg_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.159} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.159} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.088} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]7} {CK}
  ENDPT {acc_reg_out_reg[3]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.170} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]7} {CK}
  ENDPT {acc_reg_out_reg[2]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.170} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]5} {CK}
  ENDPT {x_reg_out_reg[1]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.160} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]7} {CK}
  ENDPT {acc_reg_out_reg[4]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><2]} {CK}
  ENDPT {result_reg_reg[1><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]} {CK}
  ENDPT {weight_reg_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.167} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]} {CK}
  ENDPT {x_reg_out_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.167} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]} {CK}
  ENDPT {x_reg_out_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.167} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]12} {CK}
  ENDPT {acc_reg_out_reg[2]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.163} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.227} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.009} { 0.000} {0.055} {109.093} { 0.149} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]5} {CK}
  ENDPT {acc_reg_out_reg[8]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.163} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.229} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.013} { 0.000} {0.059} {113.623} { 0.154} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><1]} {CK}
  ENDPT {result_reg_reg[1><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><3]} {CK}
  ENDPT {result_reg_reg[1><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><4]} {CK}
  ENDPT {result_reg_reg[1><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><5]} {CK}
  ENDPT {result_reg_reg[1><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[0]} {CK}
  ENDPT {cycle_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.234} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]} {CK}
  ENDPT {x_reg_out_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]} {CK}
  ENDPT {x_reg_out_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]10} {CK}
  ENDPT {acc_reg_out_reg[0]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.239} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.018} { 0.000} {0.071} {132.555} { 0.170} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]1} {CK}
  ENDPT {x_reg_out_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.160} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]1} {CK}
  ENDPT {weight_reg_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.160} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]1} {CK}
  ENDPT {weight_reg_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.160} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]1} {CK}
  ENDPT {x_reg_out_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.226} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.021} { 0.000} {0.063} {122.122} { 0.160} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]9} {CK}
  ENDPT {weight_reg_reg[1]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.161} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]9} {CK}
  ENDPT {weight_reg_reg[3]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.161} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]9} {CK}
  ENDPT {weight_reg_reg[2]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.161} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]} {CK}
  ENDPT {x_reg_out_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]4} {CK}
  ENDPT {weight_reg_reg[1]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.030} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]12} {CK}
  ENDPT {x_reg_out_reg[0]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.227} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.009} { 0.000} {0.055} {109.093} { 0.149} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]12} {CK}
  ENDPT {x_reg_out_reg[1]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.227} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.009} { 0.000} {0.055} {109.093} { 0.149} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]7} {CK}
  ENDPT {x_reg_out_reg[0]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]14} {CK}
  ENDPT {x_reg_out_reg[6]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.223} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]8} {CK}
  ENDPT {acc_reg_out_reg[1]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.161} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]10} {CK}
  ENDPT {acc_reg_out_reg[4]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.239} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.018} { 0.000} {0.071} {132.555} { 0.170} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]10} {CK}
  ENDPT {acc_reg_out_reg[3]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.239} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.018} { 0.000} {0.071} {132.555} { 0.170} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]5} {CK}
  ENDPT {acc_reg_out_reg[7]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.163} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.229} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.013} { 0.000} {0.059} {113.623} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]7} {CK}
  ENDPT {x_reg_out_reg[1]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.161} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.024} { 0.000} {0.072} {139.411} { 0.171} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]14} {CK}
  ENDPT {x_reg_out_reg[7]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.223} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]14} {CK}
  ENDPT {weight_reg_reg[1]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.223} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]4} {CK}
  ENDPT {x_reg_out_reg[1]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]11} {CK}
  ENDPT {weight_reg_reg[3]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.239} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.018} { 0.000} {0.071} {132.555} { 0.170} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]11} {CK}
  ENDPT {weight_reg_reg[2]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.239} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.018} { 0.000} {0.071} {132.555} { 0.170} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]10} {CK}
  ENDPT {acc_reg_out_reg[2]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.239} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.018} { 0.000} {0.071} {132.555} { 0.170} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]14} {CK}
  ENDPT {x_reg_out_reg[3]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]14} {CK}
  ENDPT {weight_reg_reg[0]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]12} {CK}
  ENDPT {x_reg_out_reg[3]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.227} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.009} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]12} {CK}
  ENDPT {x_reg_out_reg[2]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.158} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.227} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.009} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.087} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]14} {CK}
  ENDPT {x_reg_out_reg[4]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]14} {CK}
  ENDPT {x_reg_out_reg[5]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]14} {CK}
  ENDPT {x_reg_out_reg[2]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]14} {CK}
  ENDPT {x_reg_out_reg[1]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]9} {CK}
  ENDPT {acc_reg_out_reg[15]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.019} { 0.000} {0.059} {111.916} { 0.155} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]} {CK}
  ENDPT {x_reg_out_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.160} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]8} {CK}
  ENDPT {acc_reg_out_reg[4]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]8} {CK}
  ENDPT {acc_reg_out_reg[6]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]8} {CK}
  ENDPT {acc_reg_out_reg[5]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]8} {CK}
  ENDPT {acc_reg_out_reg[0]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]9} {CK}
  ENDPT {weight_reg_reg[5]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]12} {CK}
  ENDPT {acc_reg_out_reg[3]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]12} {CK}
  ENDPT {x_reg_out_reg[4]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]5} {CK}
  ENDPT {weight_reg_reg[2]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.225} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.022} { 0.000} {0.063} {122.122} { 0.161} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]5} {CK}
  ENDPT {weight_reg_reg[0]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.225} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.022} { 0.000} {0.063} {122.122} { 0.161} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]4} {CK}
  ENDPT {x_reg_out_reg[6]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]} {CK}
  ENDPT {x_reg_out_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]} {CK}
  ENDPT {x_reg_out_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.224} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]8} {CK}
  ENDPT {acc_reg_out_reg[2]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]13} {CK}
  ENDPT {weight_reg_reg[3]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]13} {CK}
  ENDPT {weight_reg_reg[2]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]4} {CK}
  ENDPT {weight_reg_reg[3]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]4} {CK}
  ENDPT {x_reg_out_reg[2]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.168} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]9} {CK}
  ENDPT {weight_reg_reg[4]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]11} {CK}
  ENDPT {x_reg_out_reg[7]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.166} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.238} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.019} { 0.000} {0.071} {132.555} { 0.171} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]12} {CK}
  ENDPT {weight_reg_reg[1]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.162} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]5} {CK}
  ENDPT {weight_reg_reg[1]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.225} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.022} { 0.000} {0.063} {122.122} { 0.161} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]5} {CK}
  ENDPT {x_reg_out_reg[2]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.225} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.022} { 0.000} {0.063} {122.122} { 0.161} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]7} {CK}
  ENDPT {x_reg_out_reg[4]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]3} {CK}
  ENDPT {weight_reg_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {global_state_reg[1]} {CK}
  ENDPT {global_state_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]3} {CK}
  ENDPT {weight_reg_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]3} {CK}
  ENDPT {weight_reg_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]8} {CK}
  ENDPT {acc_reg_out_reg[3]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.232} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.016} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]3} {CK}
  ENDPT {weight_reg_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.233} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]4} {CK}
  ENDPT {x_reg_out_reg[4]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.169} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]7} {CK}
  ENDPT {x_reg_out_reg[2]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.160} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]4} {CK}
  ENDPT {x_reg_out_reg[3]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.031} { 0.000} {0.069} {129.178} { 0.169} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]9} {CK}
  ENDPT {weight_reg_reg[7]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]9} {CK}
  ENDPT {weight_reg_reg[6]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]8} {CK}
  ENDPT {x_reg_out_reg[0]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]11} {CK}
  ENDPT {x_reg_out_reg[6]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.165} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.238} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.019} { 0.000} {0.071} {132.555} { 0.171} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]12} {CK}
  ENDPT {acc_reg_out_reg[4]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]12} {CK}
  ENDPT {x_reg_out_reg[6]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]12} {CK}
  ENDPT {x_reg_out_reg[5]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.150} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]14} {CK}
  ENDPT {weight_reg_reg[2]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.222} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.020} { 0.000} {0.059} {111.916} { 0.156} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]8} {CK}
  ENDPT {weight_reg_reg[0]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]8} {CK}
  ENDPT {weight_reg_reg[2]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.162} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]11} {CK}
  ENDPT {weight_reg_reg[1]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.165} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.238} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.019} { 0.000} {0.071} {132.555} { 0.171} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]11} {CK}
  ENDPT {weight_reg_reg[0]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.165} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.238} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.019} { 0.000} {0.071} {132.555} { 0.171} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]5} {CK}
  ENDPT {x_reg_out_reg[3]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.158} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.224} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.023} { 0.000} {0.063} {122.122} { 0.161} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]4} {CK}
  ENDPT {weight_reg_reg[5]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.032} { 0.000} {0.069} {129.178} { 0.169} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]4} {CK}
  ENDPT {weight_reg_reg[7]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.032} { 0.000} {0.069} {129.178} { 0.169} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]4} {CK}
  ENDPT {x_reg_out_reg[7]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.032} { 0.000} {0.069} {129.178} { 0.169} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]4} {CK}
  ENDPT {x_reg_out_reg[5]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.004} {145.486} { 0.073} { 0.159} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.064} { 0.000} {0.067} {} { 0.137} { 0.223} {} {57} {(118.81,94.95) (119.17,95.30)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} { 0.032} { 0.000} {0.069} {129.178} { 0.169} { 0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]12} {CK}
  ENDPT {acc_reg_out_reg[5]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]12} {CK}
  ENDPT {x_reg_out_reg[7]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.010} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]7} {CK}
  ENDPT {weight_reg_reg[0]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.086}
  END_SLK_CLC
  SLK -0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.157} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.086} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]14} {CK}
  ENDPT {weight_reg_reg[3]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.221} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.020} { 0.000} {0.059} {111.916} { 0.156} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]14} {CK}
  ENDPT {weight_reg_reg[4]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.221} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.020} { 0.000} {0.059} {111.916} { 0.156} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]8} {CK}
  ENDPT {acc_reg_out_reg[7]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]4} {CK}
  ENDPT {weight_reg_reg[4]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]4} {CK}
  ENDPT {weight_reg_reg[6]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]12} {CK}
  ENDPT {acc_reg_out_reg[7]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]12} {CK}
  ENDPT {acc_reg_out_reg[6]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]12} {CK}
  ENDPT {weight_reg_reg[3]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.226} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]7} {CK}
  ENDPT {weight_reg_reg[1]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.026} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]7} {CK}
  ENDPT {x_reg_out_reg[5]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.026} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]7} {CK}
  ENDPT {weight_reg_reg[2]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.026} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]7} {CK}
  ENDPT {x_reg_out_reg[3]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.026} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]6} {CK}
  ENDPT {acc_reg_out_reg[2]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.026} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]14} {CK}
  ENDPT {weight_reg_reg[5]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.221} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.021} { 0.000} {0.059} {111.916} { 0.156} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]8} {CK}
  ENDPT {x_reg_out_reg[1]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]11} {CK}
  ENDPT {x_reg_out_reg[5]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.165} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.237} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.019} { 0.000} {0.071} {132.555} { 0.171} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]12} {CK}
  ENDPT {weight_reg_reg[5]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]7} {CK}
  ENDPT {x_reg_out_reg[6]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.159} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.232} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.026} { 0.000} {0.072} {139.411} { 0.172} { 0.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]5} {CK}
  ENDPT {acc_reg_out_reg[10]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.162} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.227} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.014} { 0.000} {0.059} {113.623} { 0.156} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]5} {CK}
  ENDPT {acc_reg_out_reg[9]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.162} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.227} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.014} { 0.000} {0.059} {113.623} { 0.156} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]8} {CK}
  ENDPT {acc_reg_out_reg[8]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]8} {CK}
  ENDPT {x_reg_out_reg[4]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]8} {CK}
  ENDPT {x_reg_out_reg[5]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]8} {CK}
  ENDPT {acc_reg_out_reg[12]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]12} {CK}
  ENDPT {weight_reg_reg[7]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]13} {CK}
  ENDPT {acc_reg_out_reg[2]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.221} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.021} { 0.000} {0.059} {111.916} { 0.157} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]5} {CK}
  ENDPT {x_reg_out_reg[4]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.158} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.224} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.023} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]8} {CK}
  ENDPT {acc_reg_out_reg[10]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]8} {CK}
  ENDPT {x_reg_out_reg[3]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]8} {CK}
  ENDPT {acc_reg_out_reg[14]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]8} {CK}
  ENDPT {acc_reg_out_reg[13]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC4_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.071} { 0.000} {0.064} {} { 0.146} { 0.231} {} {56} {(75.56,94.95) (75.20,95.30)} 
    NET {} {} {} {} {} {FE_OFN4_rst_n} {} { 0.017} { 0.000} {0.064} {127.569} { 0.163} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]8} {CK}
  ENDPT {weight_reg_reg[7]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]12} {CK}
  ENDPT {weight_reg_reg[4]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]12} {CK}
  ENDPT {weight_reg_reg[6]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.161} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]5} {CK}
  ENDPT {x_reg_out_reg[5]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.158} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.224} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.023} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]8} {CK}
  ENDPT {weight_reg_reg[6]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]1} {CK}
  ENDPT {x_reg_out_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.158} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.224} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.023} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]13} {CK}
  ENDPT {weight_reg_reg[7]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]13} {CK}
  ENDPT {weight_reg_reg[6]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]13} {CK}
  ENDPT {weight_reg_reg[5]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]8} {CK}
  ENDPT {weight_reg_reg[5]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.151} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]13} {CK}
  ENDPT {acc_reg_out_reg[3]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.221} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.021} { 0.000} {0.059} {111.916} { 0.157} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]5} {CK}
  ENDPT {x_reg_out_reg[7]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.023} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]11} {CK}
  ENDPT {x_reg_out_reg[4]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.164} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.237} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.020} { 0.000} {0.071} {132.555} { 0.172} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]11} {CK}
  ENDPT {x_reg_out_reg[3]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.164} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.237} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.020} { 0.000} {0.071} {132.555} { 0.172} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]8} {CK}
  ENDPT {weight_reg_reg[4]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.156} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.011} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.085} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]12} {CK}
  ENDPT {acc_reg_out_reg[8]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.225} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]4} {CK}
  ENDPT {acc_reg_out_reg[1]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.024} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]4} {CK}
  ENDPT {acc_reg_out_reg[2]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.024} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]5} {CK}
  ENDPT {weight_reg_reg[3]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.024} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]8} {CK}
  ENDPT {weight_reg_reg[3]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]13} {CK}
  ENDPT {acc_reg_out_reg[4]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.220} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.022} { 0.000} {0.059} {111.916} { 0.157} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]5} {CK}
  ENDPT {weight_reg_reg[7]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.024} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]5} {CK}
  ENDPT {weight_reg_reg[4]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.024} { 0.000} {0.063} {122.122} { 0.162} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]5} {CK}
  ENDPT {acc_reg_out_reg[11]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.161} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.226} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.015} { 0.000} {0.059} {113.623} { 0.157} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]8} {CK}
  ENDPT {weight_reg_reg[1]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]5} {CK}
  ENDPT {weight_reg_reg[5]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.002} { 0.000} {0.003} {145.486} { 0.073} { 0.157} {} {} {} 
    INST {FE_OFC2_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.062} {} { 0.139} { 0.223} {} {55} {(124.13,87.61) (124.50,87.26)} 
    NET {} {} {} {} {} {FE_OFN2_rst_n} {} { 0.024} { 0.000} {0.063} {122.122} { 0.163} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]12} {CK}
  ENDPT {acc_reg_out_reg[13]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]12} {CK}
  ENDPT {acc_reg_out_reg[12]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.160} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]12} {CK}
  ENDPT {acc_reg_out_reg[9]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]8} {CK}
  ENDPT {x_reg_out_reg[2]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]8} {CK}
  ENDPT {x_reg_out_reg[6]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]8} {CK}
  ENDPT {x_reg_out_reg[7]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]12} {CK}
  ENDPT {acc_reg_out_reg[15]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]13} {CK}
  ENDPT {acc_reg_out_reg[5]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.220} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.022} { 0.000} {0.059} {111.916} { 0.158} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]12} {CK}
  ENDPT {acc_reg_out_reg[11]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]12} {CK}
  ENDPT {acc_reg_out_reg[10]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]12} {CK}
  ENDPT {acc_reg_out_reg[14]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.165}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.065} { 0.000} {0.054} {} { 0.140} { 0.224} {} {49} {(45.09,93.20) (45.45,92.86)} 
    NET {} {} {} {} {} {FE_OFN7_rst_n} {} { 0.012} { 0.000} {0.054} {109.093} { 0.152} { 0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]13} {CK}
  ENDPT {acc_reg_out_reg[6]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.159} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.220} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.022} { 0.000} {0.059} {111.916} { 0.158} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]5} {CK}
  ENDPT {acc_reg_out_reg[12]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.155} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.160} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.225} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.016} { 0.000} {0.059} {113.623} { 0.158} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.084} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]14} {CK}
  ENDPT {weight_reg_reg[7]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.083}
  END_SLK_CLC
  SLK -0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.154} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.219} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.023} { 0.000} {0.059} {111.916} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.083} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]14} {CK}
  ENDPT {weight_reg_reg[6]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.083}
  END_SLK_CLC
  SLK -0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.154} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.219} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.023} { 0.000} {0.059} {111.916} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.083} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448
PATH 449
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]13} {CK}
  ENDPT {acc_reg_out_reg[8]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.083}
  END_SLK_CLC
  SLK -0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.154} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.219} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.023} { 0.000} {0.059} {111.916} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.083} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 449
PATH 450
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]13} {CK}
  ENDPT {acc_reg_out_reg[7]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.083}
  END_SLK_CLC
  SLK -0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.154} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.219} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.023} { 0.000} {0.059} {111.916} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.083} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 450
PATH 451
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]5} {CK}
  ENDPT {acc_reg_out_reg[13]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.083}
  END_SLK_CLC
  SLK -0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.154} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.159} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.224} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.017} { 0.000} {0.059} {113.623} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.083} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 451
PATH 452
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]13} {CK}
  ENDPT {acc_reg_out_reg[9]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.023} { 0.000} {0.059} {111.916} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 452
PATH 453
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]5} {CK}
  ENDPT {acc_reg_out_reg[14]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.159} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.224} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.017} { 0.000} {0.059} {113.623} { 0.159} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 453
PATH 454
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]11} {CK}
  ENDPT {x_reg_out_reg[2]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.175}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.162} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.234} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.023} { 0.000} {0.071} {132.555} { 0.175} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 454
PATH 455
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]11} {CK}
  ENDPT {x_reg_out_reg[1]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.175}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.162} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.234} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.023} { 0.000} {0.071} {132.555} { 0.175} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 455
PATH 456
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]13} {CK}
  ENDPT {acc_reg_out_reg[12]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.024} { 0.000} {0.059} {111.916} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 456
PATH 457
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]13} {CK}
  ENDPT {acc_reg_out_reg[11]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.024} { 0.000} {0.059} {111.916} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 457
PATH 458
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]13} {CK}
  ENDPT {acc_reg_out_reg[10]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.158} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.024} { 0.000} {0.059} {111.916} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 458
PATH 459
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]13} {CK}
  ENDPT {acc_reg_out_reg[14]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.157} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.024} { 0.000} {0.059} {111.916} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 459
PATH 460
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]13} {CK}
  ENDPT {acc_reg_out_reg[13]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.157} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.024} { 0.000} {0.059} {111.916} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 460
PATH 461
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]10} {CK}
  ENDPT {x_reg_out_reg[6]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.158} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.224} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.018} { 0.000} {0.059} {113.623} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 461
PATH 462
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]13} {CK}
  ENDPT {acc_reg_out_reg[15]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.153} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.004} { 0.000} {0.004} {145.486} { 0.075} { 0.157} {} {} {} 
    INST {FE_OFC8_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.061} { 0.000} {0.058} {} { 0.136} { 0.218} {} {50} {(44.59,92.16) (44.23,92.50)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} { 0.024} { 0.000} {0.059} {111.916} { 0.160} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.082} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 462
PATH 463
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]10} {CK}
  ENDPT {x_reg_out_reg[5]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.081}
  END_SLK_CLC
  SLK -0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.152} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.223} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.081} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 463
PATH 464
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]10} {CK}
  ENDPT {x_reg_out_reg[3]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.081}
  END_SLK_CLC
  SLK -0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.152} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.223} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.081} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 464
PATH 465
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]10} {CK}
  ENDPT {x_reg_out_reg[7]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.081}
  END_SLK_CLC
  SLK -0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.152} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.223} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.081} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 465
PATH 466
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]10} {CK}
  ENDPT {weight_reg_reg[0]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.081}
  END_SLK_CLC
  SLK -0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.152} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.223} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.081} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 466
PATH 467
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]10} {CK}
  ENDPT {weight_reg_reg[4]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 467
PATH 468
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]10} {CK}
  ENDPT {weight_reg_reg[2]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 468
PATH 469
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]9} {CK}
  ENDPT {acc_reg_out_reg[3]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 469
PATH 470
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]9} {CK}
  ENDPT {acc_reg_out_reg[2]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.157} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 470
PATH 471
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]9} {CK}
  ENDPT {acc_reg_out_reg[4]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.156} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.020} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 471
PATH 472
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]9} {CK}
  ENDPT {acc_reg_out_reg[0]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.156} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.020} { 0.000} {0.059} {113.623} { 0.161} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 472
PATH 473
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]11} {CK}
  ENDPT {x_reg_out_reg[0]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.177}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.159} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.232} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.025} { 0.000} {0.071} {132.555} { 0.177} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 473
PATH 474
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]2} {CK}
  ENDPT {weight_reg_reg[0]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.168}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.239}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.159}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.154} {} {} {} 
    INST {FE_OFC1_rst_n} {A} {R} {Z} {R} {} {BUF_X2} { 0.071} { 0.000} {0.068} {} { 0.145} { 0.225} {} {42} {(124.20,66.95) (123.80,67.33)} 
    NET {} {} {} {} {} {FE_OFN1_rst_n} {} { 0.014} { 0.000} {0.068} {93.240} { 0.159} { 0.239} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 474
PATH 475
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]10} {CK}
  ENDPT {x_reg_out_reg[4]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.151} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.156} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.222} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.020} { 0.000} {0.059} {113.623} { 0.162} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.080} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 475
PATH 476
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]10} {CK}
  ENDPT {x_reg_out_reg[2]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.150} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.156} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.221} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.020} { 0.000} {0.059} {113.623} { 0.162} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.079} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 476
PATH 477
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]10} {CK}
  ENDPT {x_reg_out_reg[1]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.150} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.156} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.221} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.020} { 0.000} {0.059} {113.623} { 0.162} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.079} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 477
PATH 478
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]10} {CK}
  ENDPT {x_reg_out_reg[0]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.150} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.155} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.221} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.021} { 0.000} {0.059} {113.623} { 0.163} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.079} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 478
PATH 479
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]7} {CK}
  ENDPT {acc_reg_out_reg[15]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.178}
    {} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.150} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.158} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.231} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.026} { 0.000} {0.071} {132.555} { 0.178} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.079} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 479
PATH 480
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]5} {CK}
  ENDPT {acc_reg_out_reg[15]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.150} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.155} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.221} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.021} { 0.000} {0.059} {113.623} { 0.163} { 0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.079} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 480
PATH 481
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]7} {CK}
  ENDPT {acc_reg_out_reg[14]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.179}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.157} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.230} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.027} { 0.000} {0.071} {132.555} { 0.179} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 481
PATH 482
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]6} {CK}
  ENDPT {acc_reg_out_reg[14]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.154} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.220} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.022} { 0.000} {0.059} {113.623} { 0.163} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 482
PATH 483
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]10} {CK}
  ENDPT {acc_reg_out_reg[6]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.168} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.245} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.002} { 0.000} {0.063} {123.648} { 0.169} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 483
PATH 484
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]10} {CK}
  ENDPT {acc_reg_out_reg[5]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.168} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.245} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.002} { 0.000} {0.063} {123.648} { 0.169} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 484
PATH 485
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]11} {CK}
  ENDPT {weight_reg_reg[5]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.168} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.245} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.002} { 0.000} {0.063} {123.648} { 0.169} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 485
PATH 486
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]11} {CK}
  ENDPT {weight_reg_reg[4]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.168} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.245} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.002} { 0.000} {0.063} {123.648} { 0.169} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 486
PATH 487
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]6} {CK}
  ENDPT {acc_reg_out_reg[13]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.154} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.220} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.022} { 0.000} {0.059} {113.623} { 0.164} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 487
PATH 488
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]11} {CK}
  ENDPT {acc_reg_out_reg[1]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.179}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.157} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.230} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.027} { 0.000} {0.071} {132.555} { 0.179} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 488
PATH 489
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]11} {CK}
  ENDPT {acc_reg_out_reg[0]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.179}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.157} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.230} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.027} { 0.000} {0.071} {132.555} { 0.179} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 489
PATH 490
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]6} {CK}
  ENDPT {acc_reg_out_reg[9]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.078}
  END_SLK_CLC
  SLK -0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.149} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.154} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.219} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.022} { 0.000} {0.059} {113.623} { 0.164} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.078} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 490
PATH 491
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]7} {CK}
  ENDPT {acc_reg_out_reg[13]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.180}
    {} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.148} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.157} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.229} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.028} { 0.000} {0.071} {132.555} { 0.180} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.077} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 491
PATH 492
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><15]} {CK}
  ENDPT {result_reg_reg[1><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.180}
    {} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.148} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.156} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.229} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.028} { 0.000} {0.071} {132.555} { 0.180} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.077} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 492
PATH 493
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]6} {CK}
  ENDPT {acc_reg_out_reg[8]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.148} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.219} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.164} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.077} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 493
PATH 494
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]6} {CK}
  ENDPT {acc_reg_out_reg[7]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.148} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.219} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.165} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.077} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 494
PATH 495
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]6} {CK}
  ENDPT {acc_reg_out_reg[6]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.148} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.219} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.165} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.077} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 495
PATH 496
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]6} {CK}
  ENDPT {acc_reg_out_reg[5]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.148} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.218} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.165} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.077} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 496
PATH 497
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]10} {CK}
  ENDPT {acc_reg_out_reg[7]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.076}
  END_SLK_CLC
  SLK -0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.147} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.167} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.244} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.004} { 0.000} {0.064} {123.648} { 0.171} { 0.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.076} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 497
PATH 498
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]6} {CK}
  ENDPT {acc_reg_out_reg[4]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.076}
  END_SLK_CLC
  SLK -0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.147} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.218} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.165} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.076} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 498
PATH 499
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]7} {CK}
  ENDPT {x_reg_out_reg[7]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.076}
  END_SLK_CLC
  SLK -0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.147} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.218} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.165} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.076} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 499
PATH 500
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]6} {CK}
  ENDPT {acc_reg_out_reg[3]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.170}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.241}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.076}
  END_SLK_CLC
  SLK -0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.147} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.153} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.218} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.023} { 0.000} {0.059} {113.623} { 0.165} { 0.241} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.076} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 500
PATH 501
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]11} {CK}
  ENDPT {weight_reg_reg[7]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.076}
  END_SLK_CLC
  SLK -0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.147} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.166} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.243} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.005} { 0.000} {0.064} {123.648} { 0.172} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.076} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 501
PATH 502
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]11} {CK}
  ENDPT {weight_reg_reg[6]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {-0.076}
  END_SLK_CLC
  SLK -0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.147} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.166} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.243} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.005} { 0.000} {0.064} {123.648} { 0.172} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.076} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 502
PATH 503
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]7} {CK}
  ENDPT {acc_reg_out_reg[12]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.182}
    {} {Slack Time} {-0.075}
  END_SLK_CLC
  SLK -0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.146} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.155} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.227} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.182} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.075} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 503
PATH 504
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><14]} {CK}
  ENDPT {result_reg_reg[1><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.182}
    {} {Slack Time} {-0.075}
  END_SLK_CLC
  SLK -0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.146} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.227} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.182} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.075} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 504
PATH 505
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><10]} {CK}
  ENDPT {result_reg_reg[1><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 505
PATH 506
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><12]} {CK}
  ENDPT {result_reg_reg[1><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 506
PATH 507
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><13]} {CK}
  ENDPT {result_reg_reg[1><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 507
PATH 508
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><0]} {CK}
  ENDPT {result_reg_reg[2><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 508
PATH 509
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><9]} {CK}
  ENDPT {result_reg_reg[1><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.030} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 509
PATH 510
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><11]} {CK}
  ENDPT {result_reg_reg[1><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.154} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 510
PATH 511
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]10} {CK}
  ENDPT {acc_reg_out_reg[8]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.174}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.164} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.241} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.007} { 0.000} {0.064} {123.648} { 0.174} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 511
PATH 512
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]10} {CK}
  ENDPT {weight_reg_reg[1]10} {RN} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.235}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.005} { 0.000} {0.012} {145.486} { 0.076} { 0.150} {} {} {} 
    INST {FE_OFC3_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.066} { 0.000} {0.058} {} { 0.142} { 0.216} {} {50} {(94.87,66.95) (95.23,67.30)} 
    NET {} {} {} {} {} {FE_OFN3_rst_n} {} { 0.019} { 0.000} {0.059} {113.623} { 0.161} { 0.235} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 512
PATH 513
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]7} {CK}
  ENDPT {acc_reg_out_reg[10]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 513
PATH 514
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]7} {CK}
  ENDPT {acc_reg_out_reg[9]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 514
PATH 515
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><1]} {CK}
  ENDPT {result_reg_reg[2><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 515
PATH 516
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]7} {CK}
  ENDPT {acc_reg_out_reg[11]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.074}
  END_SLK_CLC
  SLK -0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.145} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.074} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 516
PATH 517
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]7} {CK}
  ENDPT {acc_reg_out_reg[8]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 517
PATH 518
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><2]} {CK}
  ENDPT {result_reg_reg[2><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.226} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 518
PATH 519
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]7} {CK}
  ENDPT {acc_reg_out_reg[7]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 519
PATH 520
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><8]} {CK}
  ENDPT {result_reg_reg[1><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 520
PATH 521
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><3]} {CK}
  ENDPT {result_reg_reg[2><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.183}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.183} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 521
PATH 522
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]11} {CK}
  ENDPT {acc_reg_out_reg[3]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 522
PATH 523
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]7} {CK}
  ENDPT {acc_reg_out_reg[6]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 523
PATH 524
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]7} {CK}
  ENDPT {acc_reg_out_reg[5]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 524
PATH 525
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><6]} {CK}
  ENDPT {result_reg_reg[1><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 525
PATH 526
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><7]} {CK}
  ENDPT {result_reg_reg[1><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 526
PATH 527
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]11} {CK}
  ENDPT {acc_reg_out_reg[2]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.153} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.031} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 527
PATH 528
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><4]} {CK}
  ENDPT {result_reg_reg[2><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.152} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.032} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 528
PATH 529
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]10} {CK}
  ENDPT {acc_reg_out_reg[9]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.175}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.164} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.240} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.008} { 0.000} {0.064} {123.648} { 0.175} { 0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 529
PATH 530
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><5]} {CK}
  ENDPT {result_reg_reg[2><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.152} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.032} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 530
PATH 531
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]11} {CK}
  ENDPT {acc_reg_out_reg[6]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.152} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.032} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 531
PATH 532
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><6]} {CK}
  ENDPT {result_reg_reg[2><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.152} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.032} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 532
PATH 533
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]11} {CK}
  ENDPT {acc_reg_out_reg[4]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.152} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.032} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 533
PATH 534
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]11} {CK}
  ENDPT {acc_reg_out_reg[5]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.073}
  END_SLK_CLC
  SLK -0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.144} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.008} { 0.000} {0.025} {145.486} { 0.079} { 0.152} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.068} {} { 0.152} { 0.225} {} {61} {(88.41,42.80) (88.78,42.46)} 
    NET {} {} {} {} {} {FE_OFN6_rst_n} {} { 0.032} { 0.000} {0.071} {132.555} { 0.184} { 0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.073} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 534
PATH 535
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {global_state_reg[0]} {CK}
  ENDPT {global_state_reg[0]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.172}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.243}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.171}
    {} {Slack Time} {-0.072}
  END_SLK_CLC
  SLK -0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.143} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.003} { 0.000} {0.004} {145.486} { 0.074} { 0.146} {} {} {} 
    INST {FE_OFC5_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.073} { 0.000} {0.071} {} { 0.147} { 0.218} {} {64} {(124.51,31.61) (124.88,31.26)} 
    NET {} {} {} {} {} {FE_OFN5_rst_n} {} { 0.025} { 0.000} {0.072} {139.411} { 0.171} { 0.243} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.072} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 535
PATH 536
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]10} {CK}
  ENDPT {acc_reg_out_reg[10]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.178}
    {} {Slack Time} {-0.070}
  END_SLK_CLC
  SLK -0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.141} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.161} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.237} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.011} { 0.000} {0.064} {123.648} { 0.178} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.070} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 536
PATH 537
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]10} {CK}
  ENDPT {acc_reg_out_reg[11]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.179}
    {} {Slack Time} {-0.069}
  END_SLK_CLC
  SLK -0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.140} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.160} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.237} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.012} { 0.000} {0.065} {123.648} { 0.179} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.069} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 537
PATH 538
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]10} {CK}
  ENDPT {acc_reg_out_reg[12]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.180}
    {} {Slack Time} {-0.069}
  END_SLK_CLC
  SLK -0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.140} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.160} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.236} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.012} { 0.000} {0.065} {123.648} { 0.180} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.069} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 538
PATH 539
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]10} {CK}
  ENDPT {acc_reg_out_reg[13]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.181}
    {} {Slack Time} {-0.068}
  END_SLK_CLC
  SLK -0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.139} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.158} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.235} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.014} { 0.000} {0.065} {123.648} { 0.181} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.068} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 539
PATH 540
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]14} {CK}
  ENDPT {acc_reg_out_reg[1]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.182}
    {} {Slack Time} {-0.067}
  END_SLK_CLC
  SLK -0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.138} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.158} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.235} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.014} { 0.000} {0.065} {123.648} { 0.182} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.067} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 540
PATH 541
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]14} {CK}
  ENDPT {x_reg_out_reg[0]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.182}
    {} {Slack Time} {-0.067}
  END_SLK_CLC
  SLK -0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.138} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.158} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.235} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.014} { 0.000} {0.065} {123.648} { 0.182} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.067} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 541
PATH 542
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]10} {CK}
  ENDPT {acc_reg_out_reg[14]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.182}
    {} {Slack Time} {-0.067}
  END_SLK_CLC
  SLK -0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.138} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.158} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.234} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.015} { 0.000} {0.065} {123.648} { 0.182} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.067} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 542
PATH 543
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]10} {CK}
  ENDPT {acc_reg_out_reg[15]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.182}
    {} {Slack Time} {-0.067}
  END_SLK_CLC
  SLK -0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.138} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.157} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.234} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.015} { 0.000} {0.065} {123.648} { 0.182} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.067} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 543
PATH 544
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]14} {CK}
  ENDPT {acc_reg_out_reg[0]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.065}
  END_SLK_CLC
  SLK -0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.136} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.232} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.017} { 0.000} {0.065} {123.648} { 0.184} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.065} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 544
PATH 545
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]14} {CK}
  ENDPT {acc_reg_out_reg[2]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.184}
    {} {Slack Time} {-0.065}
  END_SLK_CLC
  SLK -0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.136} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.232} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.017} { 0.000} {0.065} {123.648} { 0.184} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.065} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 545
PATH 546
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]14} {CK}
  ENDPT {acc_reg_out_reg[4]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.185}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.232} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.017} { 0.000} {0.065} {123.648} { 0.185} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 546
PATH 547
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]15} {CK}
  ENDPT {weight_reg_reg[2]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.185}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.232} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.017} { 0.000} {0.065} {123.648} { 0.185} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 547
PATH 548
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]14} {CK}
  ENDPT {acc_reg_out_reg[3]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.185}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.232} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.017} { 0.000} {0.065} {123.648} { 0.185} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 548
PATH 549
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]15} {CK}
  ENDPT {weight_reg_reg[3]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.185}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.231} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.018} { 0.000} {0.065} {123.648} { 0.185} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 549
PATH 550
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]15} {CK}
  ENDPT {weight_reg_reg[1]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.185}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.155} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.231} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.018} { 0.000} {0.065} {123.648} { 0.185} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 550
PATH 551
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]15} {CK}
  ENDPT {weight_reg_reg[0]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.186}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.154} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.231} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.018} { 0.000} {0.065} {123.648} { 0.186} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 551
PATH 552
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]15} {CK}
  ENDPT {x_reg_out_reg[6]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.186}
    {} {Slack Time} {-0.064}
  END_SLK_CLC
  SLK -0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.135} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.154} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.231} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.019} { 0.000} {0.065} {123.648} { 0.186} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.064} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 552
PATH 553
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]15} {CK}
  ENDPT {x_reg_out_reg[7]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.186}
    {} {Slack Time} {-0.063}
  END_SLK_CLC
  SLK -0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.134} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.154} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.230} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.019} { 0.000} {0.065} {123.648} { 0.186} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.063} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 553
PATH 554
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]15} {CK}
  ENDPT {x_reg_out_reg[5]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.186}
    {} {Slack Time} {-0.063}
  END_SLK_CLC
  SLK -0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.134} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.154} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.230} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.019} { 0.000} {0.065} {123.648} { 0.186} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.063} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 554
PATH 555
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]15} {CK}
  ENDPT {x_reg_out_reg[0]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.188}
    {} {Slack Time} {-0.061}
  END_SLK_CLC
  SLK -0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.132} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.152} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.228} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.021} { 0.000} {0.065} {123.648} { 0.188} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.061} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 555
PATH 556
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]15} {CK}
  ENDPT {x_reg_out_reg[3]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.189}
    {} {Slack Time} {-0.060}
  END_SLK_CLC
  SLK -0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.131} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.151} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.227} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.022} { 0.000} {0.065} {123.648} { 0.189} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.060} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 556
PATH 557
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]15} {CK}
  ENDPT {x_reg_out_reg[2]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.190}
    {} {Slack Time} {-0.059}
  END_SLK_CLC
  SLK -0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.130} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.150} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.226} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.023} { 0.000} {0.065} {123.648} { 0.190} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.059} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 557
PATH 558
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]15} {CK}
  ENDPT {x_reg_out_reg[1]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.190}
    {} {Slack Time} {-0.059}
  END_SLK_CLC
  SLK -0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.130} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.150} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.226} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.023} { 0.000} {0.065} {123.648} { 0.190} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.059} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 558
PATH 559
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]11} {CK}
  ENDPT {acc_reg_out_reg[15]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {-0.058}
  END_SLK_CLC
  SLK -0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.129} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.149} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.225} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.024} { 0.000} {0.065} {123.648} { 0.191} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.058} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 559
PATH 560
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]11} {CK}
  ENDPT {acc_reg_out_reg[14]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {-0.058}
  END_SLK_CLC
  SLK -0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.129} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.148} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.225} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.024} { 0.000} {0.065} {123.648} { 0.191} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.058} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 560
PATH 561
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]11} {CK}
  ENDPT {acc_reg_out_reg[13]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.192}
    {} {Slack Time} {-0.058}
  END_SLK_CLC
  SLK -0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.129} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.148} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.225} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.024} { 0.000} {0.065} {123.648} { 0.192} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.058} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 561
PATH 562
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]15} {CK}
  ENDPT {acc_reg_out_reg[0]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {-0.057}
  END_SLK_CLC
  SLK -0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.128} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.147} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.224} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.025} { 0.000} {0.065} {123.648} { 0.193} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.057} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 562
PATH 563
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]15} {CK}
  ENDPT {acc_reg_out_reg[1]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {-0.056}
  END_SLK_CLC
  SLK -0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.127} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.147} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.223} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.026} { 0.000} {0.065} {123.648} { 0.193} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 563
PATH 564
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><15]} {CK}
  ENDPT {result_reg_reg[2><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {-0.056}
  END_SLK_CLC
  SLK -0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.127} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.146} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.223} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.026} { 0.000} {0.065} {123.648} { 0.193} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 564
PATH 565
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]15} {CK}
  ENDPT {acc_reg_out_reg[2]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {-0.056}
  END_SLK_CLC
  SLK -0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.127} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.146} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.223} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.026} { 0.000} {0.065} {123.648} { 0.193} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 565
PATH 566
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><0]} {CK}
  ENDPT {result_reg_reg[3><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {-0.055}
  END_SLK_CLC
  SLK -0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.126} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.146} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.223} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.027} { 0.000} {0.065} {123.648} { 0.194} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 566
PATH 567
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><1]} {CK}
  ENDPT {result_reg_reg[3><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {-0.055}
  END_SLK_CLC
  SLK -0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.126} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.146} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.222} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.027} { 0.000} {0.065} {123.648} { 0.194} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 567
PATH 568
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><13]} {CK}
  ENDPT {result_reg_reg[2><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {-0.055}
  END_SLK_CLC
  SLK -0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.126} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.145} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.222} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.027} { 0.000} {0.065} {123.648} { 0.194} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 568
PATH 569
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><14]} {CK}
  ENDPT {result_reg_reg[2><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {-0.055}
  END_SLK_CLC
  SLK -0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.126} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.145} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.222} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.027} { 0.000} {0.065} {123.648} { 0.194} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 569
PATH 570
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]11} {CK}
  ENDPT {acc_reg_out_reg[12]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {-0.055}
  END_SLK_CLC
  SLK -0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.126} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.145} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.222} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.027} { 0.000} {0.065} {123.648} { 0.194} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 570
PATH 571
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]11} {CK}
  ENDPT {acc_reg_out_reg[11]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {-0.055}
  END_SLK_CLC
  SLK -0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.126} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.145} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.222} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.027} { 0.000} {0.065} {123.648} { 0.194} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 571
PATH 572
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><12]} {CK}
  ENDPT {result_reg_reg[2><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {-0.054}
  END_SLK_CLC
  SLK -0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.125} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.145} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.221} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.028} { 0.000} {0.065} {123.648} { 0.195} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.054} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 572
PATH 573
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><11]} {CK}
  ENDPT {result_reg_reg[2><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {-0.054}
  END_SLK_CLC
  SLK -0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.125} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.221} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.028} { 0.000} {0.065} {123.648} { 0.195} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.054} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 573
PATH 574
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><10]} {CK}
  ENDPT {result_reg_reg[2><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {-0.054}
  END_SLK_CLC
  SLK -0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.125} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.221} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.028} { 0.000} {0.065} {123.648} { 0.195} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.054} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 574
PATH 575
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><8]} {CK}
  ENDPT {result_reg_reg[2><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {-0.054}
  END_SLK_CLC
  SLK -0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.125} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.221} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.028} { 0.000} {0.065} {123.648} { 0.195} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.054} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 575
PATH 576
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><9]} {CK}
  ENDPT {result_reg_reg[2><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {-0.054}
  END_SLK_CLC
  SLK -0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.125} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.221} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.028} { 0.000} {0.065} {123.648} { 0.195} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.054} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 576
PATH 577
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><7]} {CK}
  ENDPT {result_reg_reg[2><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.196}
    {} {Slack Time} {-0.053}
  END_SLK_CLC
  SLK -0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.124} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.221} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.028} { 0.000} {0.065} {123.648} { 0.196} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.053} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 577
PATH 578
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]11} {CK}
  ENDPT {acc_reg_out_reg[10]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.196}
    {} {Slack Time} {-0.053}
  END_SLK_CLC
  SLK -0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.124} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.220} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.029} { 0.000} {0.065} {123.648} { 0.196} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.053} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 578
PATH 579
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]11} {CK}
  ENDPT {acc_reg_out_reg[9]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.196}
    {} {Slack Time} {-0.053}
  END_SLK_CLC
  SLK -0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.124} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.220} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.029} { 0.000} {0.065} {123.648} { 0.196} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.053} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 579
PATH 580
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]11} {CK}
  ENDPT {acc_reg_out_reg[8]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.196}
    {} {Slack Time} {-0.053}
  END_SLK_CLC
  SLK -0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.124} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.220} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.029} { 0.000} {0.065} {123.648} { 0.196} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.053} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 580
PATH 581
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]11} {CK}
  ENDPT {acc_reg_out_reg[7]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.196}
    {} {Slack Time} {-0.053}
  END_SLK_CLC
  SLK -0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.124} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.091} { 0.144} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.220} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.029} { 0.000} {0.065} {123.648} { 0.196} { 0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.053} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 581
PATH 582
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]15} {CK}
  ENDPT {x_reg_out_reg[4]15} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.235}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.187}
    {} {Slack Time} {-0.047}
  END_SLK_CLC
  SLK -0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {145.486} { 0.071} { 0.118} {} {52} {(140.03,88.55) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.042} {145.486} { 0.090} { 0.138} {} {} {} 
    INST {FE_OFC9_rst_n} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.077} { 0.000} {0.062} {} { 0.167} { 0.214} {} {56} {(55.73,42.80) (56.09,42.46)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} { 0.020} { 0.000} {0.065} {123.648} { 0.187} { 0.235} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.047} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 582
PATH 583
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><15]} {CK}
  ENDPT {result_reg_reg[3><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {-0.021}
  END_SLK_CLC
  SLK -0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.042} { 0.000} {0.006} {} { 0.042} { 0.063} {} {2} {(14.08,16.66) (10.96,16.68)} 
    NET {} {} {} {} {} {n5562} {} { 0.000} { 0.000} {0.006} {1.811} { 0.042} { 0.063} {} {} {} 
    INST {U5431} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.005} {} { 0.054} { 0.074} {} {1} {(12.22,17.61) (12.41,17.23)} 
    NET {} {} {} {} {} {n600} {} { 0.000} { 0.000} {0.005} {1.311} { 0.054} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 583
PATH 584
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><15]} {CK}
  ENDPT {result_reg_reg[2><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {-0.021}
  END_SLK_CLC
  SLK -0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.042} { 0.000} {0.006} {} { 0.042} { 0.062} {} {2} {(38.18,16.66) (41.29,16.68)} 
    NET {} {} {} {} {} {n5564} {} { 0.000} { 0.000} {0.006} {1.792} { 0.042} { 0.062} {} {} {} 
    INST {U5415} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.006} {} { 0.054} { 0.074} {} {1} {(41.93,17.61) (41.74,17.23)} 
    NET {} {} {} {} {} {n648} {} { 0.000} { 0.000} {0.006} {1.597} { 0.054} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 584
PATH 585
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><15]} {CK}
  ENDPT {result_reg_reg[0><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {-0.020}
  END_SLK_CLC
  SLK -0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.042} { 0.000} {0.007} {} { 0.042} { 0.062} {} {2} {(105.66,11.90) (102.55,11.88)} 
    NET {} {} {} {} {} {n5561} {} { 0.000} { 0.000} {0.007} {2.059} { 0.042} { 0.062} {} {} {} 
    INST {U5383} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.006} {} { 0.054} { 0.074} {} {1} {(103.80,14.80) (103.99,14.43)} 
    NET {} {} {} {} {} {n744} {} { 0.000} { 0.000} {0.006} {1.514} { 0.054} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 585
PATH 586
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><15]} {CK}
  ENDPT {result_reg_reg[1><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {-0.020}
  END_SLK_CLC
  SLK -0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.043} { 0.000} {0.007} {} { 0.043} { 0.062} {} {2} {(73.73,17.50) (70.62,17.48)} 
    NET {} {} {} {} {} {n5563} {} { 0.000} { 0.000} {0.007} {2.175} { 0.043} { 0.062} {} {} {} 
    INST {U5399} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.006} {} { 0.055} { 0.074} {} {1} {(72.07,20.41) (72.26,20.03)} 
    NET {} {} {} {} {} {n696} {} { 0.000} { 0.000} {0.006} {1.568} { 0.055} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 586
PATH 587
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]7} {CK}
  ENDPT {acc_reg_out_reg[15]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {-0.019}
  END_SLK_CLC
  SLK -0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]7} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.046} { 0.000} {0.009} {} { 0.046} { 0.065} {} {2} {(74.50,23.10) (71.39,23.08)} 
    NET {} {} {} {} {} {n5578} {} { 0.000} { 0.000} {0.009} {4.162} { 0.046} { 0.065} {} {} {} 
    INST {U5105} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.056} { 0.074} {} {1} {(72.58,24.96) (72.90,25.09)} 
    NET {} {} {} {} {} {n984} {} { 0.000} { 0.000} {0.005} {1.479} { 0.056} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 587
PATH 588
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]11} {CK}
  ENDPT {acc_reg_out_reg[15]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {-0.018}
  END_SLK_CLC
  SLK -0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]11} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.047} { 0.000} {0.010} {} { 0.047} { 0.064} {} {2} {(43.72,23.10) (40.61,23.08)} 
    NET {} {} {} {} {} {n5579} {} { 0.000} { 0.000} {0.010} {4.592} { 0.047} { 0.064} {} {} {} 
    INST {U5232} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.057} { 0.074} {} {1} {(41.80,24.96) (42.12,25.09)} 
    NET {} {} {} {} {} {n888} {} { 0.000} { 0.000} {0.005} {1.488} { 0.057} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 588
PATH 589
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]15} {CK}
  ENDPT {acc_reg_out_reg[15]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {-0.018}
  END_SLK_CLC
  SLK -0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]15} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.047} { 0.000} {0.010} {} { 0.047} { 0.064} {} {2} {(10.81,25.90) (13.93,25.88)} 
    NET {} {} {} {} {} {n5580} {} { 0.000} { 0.000} {0.010} {4.683} { 0.047} { 0.064} {} {} {} 
    INST {U5366} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.057} { 0.074} {} {1} {(13.30,27.75) (12.98,27.89)} 
    NET {} {} {} {} {} {n792} {} { 0.000} { 0.000} {0.005} {1.484} { 0.057} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 589
PATH 590
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]3} {CK}
  ENDPT {acc_reg_out_reg[15]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.060}
    {} {Slack Time} {-0.015}
  END_SLK_CLC
  SLK -0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]3} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.049} { 0.064} {} {2} {(112.88,25.06) (109.77,25.08)} 
    NET {} {} {} {} {} {n5577} {} { 0.000} { 0.000} {0.012} {5.821} { 0.049} { 0.064} {} {} {} 
    INST {U4982} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.060} { 0.074} {} {1} {(110.95,27.75) (111.28,27.89)} 
    NET {} {} {} {} {} {n1080} {} { 0.000} { 0.000} {0.005} {1.764} { 0.060} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 590
PATH 591
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]13} {CK}
  ENDPT {acc_reg_out_reg[15]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.061}
    {} {Slack Time} {-0.013}
  END_SLK_CLC
  SLK -0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.013} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]13} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.051} { 0.000} {0.013} {} { 0.051} { 0.064} {} {4} {(13.88,53.06) (10.78,53.08)} 
    NET {} {} {} {} {} {n5568} {} { 0.000} { 0.000} {0.013} {7.192} { 0.051} { 0.064} {} {} {} 
    INST {U5281} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.061} { 0.074} {} {1} {(12.16,51.20) (12.48,51.07)} 
    NET {} {} {} {} {} {n840} {} { 0.000} { 0.000} {0.006} {1.378} { 0.061} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.013} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 591
PATH 592
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]5} {CK}
  ENDPT {acc_reg_out_reg[15]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.062}
    {} {Slack Time} {-0.012}
  END_SLK_CLC
  SLK -0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]5} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.051} { 0.000} {0.014} {} { 0.051} { 0.064} {} {4} {(69.91,48.30) (73.02,48.28)} 
    NET {} {} {} {} {} {n5571} {} { 0.000} { 0.000} {0.014} {7.533} { 0.051} { 0.064} {} {} {} 
    INST {U5031} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.062} { 0.074} {} {1} {(71.83,50.16) (71.50,50.29)} 
    NET {} {} {} {} {} {n1032} {} { 0.000} { 0.000} {0.007} {1.527} { 0.062} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 592
PATH 593
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]9} {CK}
  ENDPT {acc_reg_out_reg[15]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.062}
    {} {Slack Time} {-0.012}
  END_SLK_CLC
  SLK -0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]9} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.051} { 0.000} {0.014} {} { 0.051} { 0.063} {} {4} {(39.31,53.06) (42.43,53.08)} 
    NET {} {} {} {} {} {n5572} {} { 0.000} { 0.000} {0.014} {7.519} { 0.051} { 0.063} {} {} {} 
    INST {U5156} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.062} { 0.074} {} {1} {(41.80,51.20) (41.48,51.07)} 
    NET {} {} {} {} {} {n936} {} { 0.000} { 0.000} {0.007} {1.654} { 0.062} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 593
PATH 594
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]6} {CK}
  ENDPT {acc_reg_out_reg[15]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.062}
    {} {Slack Time} {-0.012}
  END_SLK_CLC
  SLK -0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]6} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.052} { 0.000} {0.014} {} { 0.052} { 0.063} {} {4} {(71.42,39.90) (74.53,39.88)} 
    NET {} {} {} {} {} {n5567} {} { 0.000} { 0.000} {0.014} {7.718} { 0.052} { 0.063} {} {} {} 
    INST {U5070} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.062} { 0.074} {} {1} {(72.77,41.76) (73.09,41.89)} 
    NET {} {} {} {} {} {n1008} {} { 0.000} { 0.000} {0.005} {1.571} { 0.062} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 594
PATH 595
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]14} {CK}
  ENDPT {acc_reg_out_reg[15]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {-0.012}
  END_SLK_CLC
  SLK -0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]14} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.052} { 0.000} {0.014} {} { 0.052} { 0.064} {} {4} {(13.88,39.90) (10.78,39.88)} 
    NET {} {} {} {} {} {n5569} {} { 0.000} { 0.000} {0.014} {7.907} { 0.052} { 0.064} {} {} {} 
    INST {U5326} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.063} { 0.074} {} {1} {(11.78,41.76) (12.10,41.89)} 
    NET {} {} {} {} {} {n816} {} { 0.000} { 0.000} {0.005} {1.512} { 0.063} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 595
PATH 596
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]1} {CK}
  ENDPT {acc_reg_out_reg[15]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {-0.012}
  END_SLK_CLC
  SLK -0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]1} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.052} { 0.000} {0.014} {} { 0.052} { 0.064} {} {4} {(115.31,59.50) (118.42,59.48)} 
    NET {} {} {} {} {} {n5570} {} { 0.000} { 0.000} {0.014} {8.134} { 0.052} { 0.064} {} {} {} 
    INST {U4885} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.063} { 0.074} {} {1} {(117.23,58.55) (116.91,58.69)} 
    NET {} {} {} {} {} {n1128} {} { 0.000} { 0.000} {0.006} {1.373} { 0.063} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 596
PATH 597
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]2} {CK}
  ENDPT {acc_reg_out_reg[15]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {-0.011}
  END_SLK_CLC
  SLK -0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]2} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.052} { 0.000} {0.014} {} { 0.052} { 0.064} {} {4} {(117.41,53.90) (120.52,53.88)} 
    NET {} {} {} {} {} {n5573} {} { 0.000} { 0.000} {0.014} {8.360} { 0.052} { 0.064} {} {} {} 
    INST {U4935} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.063} { 0.074} {} {1} {(117.42,55.76) (117.10,55.89)} 
    NET {} {} {} {} {} {n1104} {} { 0.000} { 0.000} {0.005} {1.513} { 0.063} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 597
PATH 598
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]10} {CK}
  ENDPT {acc_reg_out_reg[15]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {-0.009}
  END_SLK_CLC
  SLK -0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]10} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.054} { 0.000} {0.016} {} { 0.054} { 0.063} {} {4} {(39.70,39.90) (42.80,39.88)} 
    NET {} {} {} {} {} {n5566} {} { 0.000} { 0.000} {0.016} {8.942} { 0.054} { 0.063} {} {} {} 
    INST {U5195} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.065} { 0.074} {} {1} {(41.99,41.76) (41.67,41.89)} 
    NET {} {} {} {} {} {n912} {} { 0.000} { 0.000} {0.005} {1.664} { 0.065} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 598
PATH 599
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[2]} {CK}
  ENDPT {cycle_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {-0.009}
  END_SLK_CLC
  SLK -0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[2]} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.045} { 0.000} {0.012} {} { 0.045} { 0.054} {} {6} {(101.06,22.26) (104.17,22.28)} 
    NET {} {} {} {} {} {n5574} {} { 0.000} { 0.000} {0.012} {6.926} { 0.045} { 0.054} {} {} {} 
    INST {U4822} {B2} {F} {ZN} {R} {} {AOI22_X1} { 0.020} { 0.000} {0.007} {} { 0.065} { 0.074} {} {1} {(103.11,23.21) (102.73,22.83)} 
    NET {} {} {} {} {} {n1176} {} { 0.000} { 0.000} {0.007} {1.412} { 0.065} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 599
PATH 600
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]15} {CK}
  ENDPT {x_reg_out_reg[4]15} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]15} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.070}
    {} {Slack Time} {-0.005}
  END_SLK_CLC
  SLK -0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]15} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.059} { 0.000} {0.020} {} { 0.059} { 0.064} {} {10} {(38.38,31.67) (36.90,31.27)} 
    NET {} {} {} {} {} {x_out[3><3><4]} {} { 0.000} { 0.000} {0.020} {12.289} { 0.059} { 0.064} {} {} {} 
    INST {U5327} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.070} { 0.075} {} {1} {(41.10,31.61) (41.29,31.47)} 
    NET {} {} {} {} {} {n5582} {} { 0.000} { 0.000} {0.007} {1.386} { 0.070} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 600
PATH 601
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]12} {CK}
  ENDPT {acc_reg_out_reg[15]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.000} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.053} { 0.000} {0.005} {} { 0.053} { 0.053} {} {4} {(13.88,95.90) (10.40,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><15]} {} { 0.000} { 0.000} {0.005} {1.944} { 0.053} { 0.053} {} {} {} 
    INST {U5239} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.069} { 0.069} {} {1} {(11.27,97.75) (11.46,98.13)} 
    NET {} {} {} {} {} {n5178} {} { 0.000} { 0.000} {0.008} {1.854} { 0.069} { 0.069} {} {} {} 
    INST {U5240} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.074} { 0.074} {} {1} {(12.41,97.75) (12.58,98.13)} 
    NET {} {} {} {} {} {n864} {} { 0.000} { 0.000} {0.003} {1.425} { 0.074} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.000} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 601
PATH 602
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]} {CK}
  ENDPT {acc_reg_out_reg[15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.000} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.054} { 0.000} {0.005} {} { 0.054} { 0.053} {} {4} {(117.41,114.66) (120.89,114.89)} 
    NET {} {} {} {} {} {acc_out[0><0><15]} {} { 0.000} { 0.000} {0.005} {2.086} { 0.054} { 0.053} {} {} {} 
    INST {U4837} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.070} { 0.070} {} {1} {(116.98,115.61) (116.79,115.23)} 
    NET {} {} {} {} {} {n4522} {} { 0.000} { 0.000} {0.008} {1.874} { 0.070} { 0.070} {} {} {} 
    INST {U4838} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.075} { 0.074} {} {1} {(117.86,115.61) (118.03,115.23)} 
    NET {} {} {} {} {} {n1152} {} { 0.000} { 0.000} {0.003} {1.221} { 0.075} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.000} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 602
PATH 603
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]4} {CK}
  ENDPT {acc_reg_out_reg[15]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.001} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.054} { 0.000} {0.005} {} { 0.054} { 0.053} {} {4} {(65.53,76.30) (69.02,76.06)} 
    NET {} {} {} {} {} {acc_out[1><0><15]} {} { 0.000} { 0.000} {0.005} {2.076} { 0.054} { 0.053} {} {} {} 
    INST {U4989} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.070} { 0.069} {} {1} {(67.77,78.16) (67.58,78.53)} 
    NET {} {} {} {} {} {n4744} {} { 0.000} { 0.000} {0.008} {1.898} { 0.070} { 0.069} {} {} {} 
    INST {U4990} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.075} { 0.074} {} {1} {(66.63,78.16) (66.46,78.53)} 
    NET {} {} {} {} {} {n1056} {} { 0.000} { 0.000} {0.004} {1.624} { 0.075} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.001} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 603
PATH 604
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]8} {CK}
  ENDPT {acc_reg_out_reg[15]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.001} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.054} { 0.000} {0.005} {} { 0.054} { 0.053} {} {4} {(36.66,92.26) (40.14,92.50)} 
    NET {} {} {} {} {} {acc_out[2><0><15]} {} { 0.000} { 0.000} {0.005} {2.396} { 0.054} { 0.053} {} {} {} 
    INST {U5112} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.071} { 0.069} {} {1} {(37.37,94.95) (37.18,95.33)} 
    NET {} {} {} {} {} {n4958} {} { 0.000} { 0.000} {0.008} {2.139} { 0.071} { 0.069} {} {} {} 
    INST {U5113} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(38.06,93.20) (38.23,92.83)} 
    NET {} {} {} {} {} {n960} {} { 0.000} { 0.000} {0.003} {1.405} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.001} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 604
PATH 605
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]} {CK}
  ENDPT {acc_reg_out_reg[8]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(113.23,114.66) (116.71,114.89)} 
    NET {} {} {} {} {} {acc_out[0><0><8]} {} { 0.000} { 0.000} {0.006} {3.144} { 0.055} { 0.053} {} {} {} 
    INST {U4570} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.070} {} {1} {(114.70,115.61) (114.51,115.23)} 
    NET {} {} {} {} {} {n4163} {} { 0.000} { 0.000} {0.008} {1.856} { 0.071} { 0.070} {} {} {} 
    INST {U4571} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(113.56,115.61) (113.39,115.23)} 
    NET {} {} {} {} {} {n1159} {} { 0.000} { 0.000} {0.003} {1.227} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 605
PATH 606
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]12} {CK}
  ENDPT {acc_reg_out_reg[6]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(19.75,97.86) (23.23,98.09)} 
    NET {} {} {} {} {} {acc_out[3><0><6]} {} { 0.000} { 0.000} {0.006} {3.025} { 0.055} { 0.053} {} {} {} 
    INST {U4466} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.069} {} {1} {(22.93,98.81) (22.74,98.43)} 
    NET {} {} {} {} {} {n4061} {} { 0.000} { 0.000} {0.008} {1.898} { 0.071} { 0.069} {} {} {} 
    INST {U4467} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(21.79,98.81) (21.62,98.43)} 
    NET {} {} {} {} {} {n873} {} { 0.000} { 0.000} {0.003} {1.419} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 606
PATH 607
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]12} {CK}
  ENDPT {acc_reg_out_reg[8]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(16.89,95.06) (20.38,95.30)} 
    NET {} {} {} {} {} {acc_out[3><0><8]} {} { 0.000} { 0.000} {0.006} {3.273} { 0.055} { 0.053} {} {} {} 
    INST {U4554} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(18.30,96.00) (18.49,95.63)} 
    NET {} {} {} {} {} {n4144} {} { 0.000} { 0.000} {0.008} {1.898} { 0.072} { 0.070} {} {} {} 
    INST {U4555} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(17.61,96.00) (17.44,95.63)} 
    NET {} {} {} {} {} {n871} {} { 0.000} { 0.000} {0.003} {1.241} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 607
PATH 608
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]} {CK}
  ENDPT {acc_reg_out_reg[2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(102.59,107.10) (106.07,106.87)} 
    NET {} {} {} {} {} {acc_out[0><0><2]} {} { 0.000} { 0.000} {0.006} {3.247} { 0.055} { 0.053} {} {} {} 
    INST {U3700} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(101.97,106.16) (101.78,106.53)} 
    NET {} {} {} {} {} {n3564} {} { 0.000} { 0.000} {0.008} {1.911} { 0.072} { 0.070} {} {} {} 
    INST {U3701} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(102.66,106.16) (102.83,106.53)} 
    NET {} {} {} {} {} {n1165} {} { 0.000} { 0.000} {0.003} {1.237} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 608
PATH 609
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]12} {CK}
  ENDPT {acc_reg_out_reg[2]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(30.39,97.86) (33.87,98.09)} 
    NET {} {} {} {} {} {acc_out[3><0><2]} {} { 0.000} { 0.000} {0.006} {3.307} { 0.055} { 0.053} {} {} {} 
    INST {U3941} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(32.43,98.81) (32.24,98.43)} 
    NET {} {} {} {} {} {n3693} {} { 0.000} { 0.000} {0.008} {1.878} { 0.072} { 0.070} {} {} {} 
    INST {U3942} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(31.48,98.81) (31.31,98.43)} 
    NET {} {} {} {} {} {n877} {} { 0.000} { 0.000} {0.003} {1.298} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 609
PATH 610
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]4} {CK}
  ENDPT {acc_reg_out_reg[0]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(77.31,97.86) (80.80,98.09)} 
    NET {} {} {} {} {} {acc_out[1><0><0]} {} { 0.000} { 0.000} {0.006} {3.266} { 0.055} { 0.053} {} {} {} 
    INST {U4354} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(80.12,98.81) (79.93,98.43)} 
    NET {} {} {} {} {} {n3953} {} { 0.000} { 0.000} {0.008} {1.945} { 0.072} { 0.070} {} {} {} 
    INST {U4355} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.074} {} {1} {(78.79,98.81) (78.62,98.43)} 
    NET {} {} {} {} {} {n1071} {} { 0.000} { 0.000} {0.003} {1.366} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 610
PATH 611
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]4} {CK}
  ENDPT {acc_reg_out_reg[14]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(62.30,93.10) (65.79,92.86)} 
    NET {} {} {} {} {} {acc_out[1><0><14]} {} { 0.000} { 0.000} {0.006} {3.211} { 0.055} { 0.053} {} {} {} 
    INST {U4985} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(64.16,94.95) (63.97,95.33)} 
    NET {} {} {} {} {} {n4738} {} { 0.000} { 0.000} {0.008} {1.880} { 0.072} { 0.069} {} {} {} 
    INST {U4986} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(63.21,94.95) (63.04,95.33)} 
    NET {} {} {} {} {} {n1057} {} { 0.000} { 0.000} {0.003} {1.456} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 611
PATH 612
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]8} {CK}
  ENDPT {acc_reg_out_reg[1]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(58.51,95.90) (61.99,95.67)} 
    NET {} {} {} {} {} {acc_out[2><0><1]} {} { 0.000} { 0.000} {0.006} {3.085} { 0.055} { 0.053} {} {} {} 
    INST {U3688} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.071} { 0.069} {} {1} {(61.31,97.75) (61.12,98.13)} 
    NET {} {} {} {} {} {n3558} {} { 0.000} { 0.000} {0.008} {1.927} { 0.071} { 0.069} {} {} {} 
    INST {U3689} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(59.98,97.75) (59.81,98.13)} 
    NET {} {} {} {} {} {n974} {} { 0.000} { 0.000} {0.004} {1.535} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 612
PATH 613
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]8} {CK}
  ENDPT {acc_reg_out_reg[11]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(35.33,97.86) (38.81,98.09)} 
    NET {} {} {} {} {} {acc_out[2><0><11]} {} { 0.000} { 0.000} {0.006} {3.149} { 0.055} { 0.053} {} {} {} 
    INST {U4742} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(38.82,98.81) (39.01,98.43)} 
    NET {} {} {} {} {} {n4397} {} { 0.000} { 0.000} {0.008} {2.009} { 0.072} { 0.069} {} {} {} 
    INST {U4743} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(37.18,98.81) (37.01,98.43)} 
    NET {} {} {} {} {} {n964} {} { 0.000} { 0.000} {0.003} {1.405} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 613
PATH 614
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]12} {CK}
  ENDPT {acc_reg_out_reg[5]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(24.12,97.86) (27.60,98.09)} 
    NET {} {} {} {} {} {acc_out[3><0><5]} {} { 0.000} { 0.000} {0.006} {3.295} { 0.055} { 0.053} {} {} {} 
    INST {U4418} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(26.16,98.81) (25.97,98.43)} 
    NET {} {} {} {} {} {n4001} {} { 0.000} { 0.000} {0.008} {1.991} { 0.072} { 0.070} {} {} {} 
    INST {U4419} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(24.26,98.81) (24.09,98.43)} 
    NET {} {} {} {} {} {n874} {} { 0.000} { 0.000} {0.003} {1.286} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 614
PATH 615
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]} {CK}
  ENDPT {acc_reg_out_reg[10]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(110.95,109.90) (114.43,109.67)} 
    NET {} {} {} {} {} {acc_out[0><0><10]} {} { 0.000} { 0.000} {0.006} {3.365} { 0.055} { 0.053} {} {} {} 
    INST {U4665} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(110.64,108.95) (110.83,109.33)} 
    NET {} {} {} {} {} {n4286} {} { 0.000} { 0.000} {0.008} {1.943} { 0.072} { 0.070} {} {} {} 
    INST {U4666} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(111.97,108.95) (112.14,109.33)} 
    NET {} {} {} {} {} {n1157} {} { 0.000} { 0.000} {0.003} {1.315} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 615
PATH 616
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]} {CK}
  ENDPT {acc_reg_out_reg[9]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(116.67,117.46) (113.19,117.70)} 
    NET {} {} {} {} {} {acc_out[0><0><9]} {} { 0.000} { 0.000} {0.006} {3.274} { 0.055} { 0.053} {} {} {} 
    INST {U4615} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(111.85,117.36) (111.66,117.73)} 
    NET {} {} {} {} {} {n4218} {} { 0.000} { 0.000} {0.008} {1.885} { 0.072} { 0.069} {} {} {} 
    INST {U4616} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(112.73,117.36) (112.90,117.73)} 
    NET {} {} {} {} {} {n1158} {} { 0.000} { 0.000} {0.003} {1.478} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 616
PATH 617
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]8} {CK}
  ENDPT {acc_reg_out_reg[8]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(44.26,97.86) (47.74,98.09)} 
    NET {} {} {} {} {} {acc_out[2><0><8]} {} { 0.000} { 0.000} {0.006} {3.277} { 0.055} { 0.053} {} {} {} 
    INST {U4602} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(47.44,98.81) (47.25,98.43)} 
    NET {} {} {} {} {} {n4201} {} { 0.000} { 0.000} {0.008} {1.932} { 0.072} { 0.069} {} {} {} 
    INST {U4603} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(46.11,98.81) (45.94,98.43)} 
    NET {} {} {} {} {} {n967} {} { 0.000} { 0.000} {0.003} {1.412} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 617
PATH 618
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]} {CK}
  ENDPT {acc_reg_out_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(102.59,109.90) (106.07,109.67)} 
    NET {} {} {} {} {} {acc_out[0><0><0]} {} { 0.000} { 0.000} {0.006} {3.405} { 0.055} { 0.053} {} {} {} 
    INST {U4351} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(104.25,108.95) (104.06,109.33)} 
    NET {} {} {} {} {} {n3951} {} { 0.000} { 0.000} {0.008} {1.948} { 0.072} { 0.070} {} {} {} 
    INST {U4352} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(102.92,108.95) (102.75,109.33)} 
    NET {} {} {} {} {} {n1167} {} { 0.000} { 0.000} {0.003} {1.249} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 618
PATH 619
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]} {CK}
  ENDPT {acc_reg_out_reg[5]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(106.77,107.10) (110.25,106.87)} 
    NET {} {} {} {} {} {acc_out[0><0><5]} {} { 0.000} { 0.000} {0.006} {3.128} { 0.055} { 0.052} {} {} {} 
    INST {U4370} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(109.76,108.95) (109.57,109.33)} 
    NET {} {} {} {} {} {n3965} {} { 0.000} { 0.000} {0.008} {2.002} { 0.072} { 0.069} {} {} {} 
    INST {U4371} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(108.05,108.95) (107.88,109.33)} 
    NET {} {} {} {} {} {n1162} {} { 0.000} { 0.000} {0.004} {1.521} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 619
PATH 620
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]12} {CK}
  ENDPT {acc_reg_out_reg[12]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(12.71,95.06) (16.20,95.30)} 
    NET {} {} {} {} {} {acc_out[3><0><12]} {} { 0.000} { 0.000} {0.006} {3.386} { 0.055} { 0.053} {} {} {} 
    INST {U4763} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.072} { 0.069} {} {1} {(16.28,96.00) (16.09,95.63)} 
    NET {} {} {} {} {} {n4433} {} { 0.000} { 0.000} {0.009} {1.932} { 0.072} { 0.069} {} {} {} 
    INST {U4764} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(14.95,96.00) (14.78,95.63)} 
    NET {} {} {} {} {} {n867} {} { 0.000} { 0.000} {0.004} {1.382} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 620
PATH 621
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]} {CK}
  ENDPT {acc_reg_out_reg[14]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(122.00,115.50) (118.51,115.27)} 
    NET {} {} {} {} {} {acc_out[0><0><14]} {} { 0.000} { 0.000} {0.006} {3.252} { 0.055} { 0.053} {} {} {} 
    INST {U4833} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(117.48,117.36) (117.67,117.73)} 
    NET {} {} {} {} {} {n4515} {} { 0.000} { 0.000} {0.008} {1.900} { 0.072} { 0.069} {} {} {} 
    INST {U4834} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(119.00,117.36) (119.17,117.73)} 
    NET {} {} {} {} {} {n1153} {} { 0.000} { 0.000} {0.004} {1.606} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 621
PATH 622
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]} {CK}
  ENDPT {acc_reg_out_reg[11]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(108.86,115.50) (112.34,115.27)} 
    NET {} {} {} {} {} {acc_out[0><0><11]} {} { 0.000} { 0.000} {0.006} {3.427} { 0.055} { 0.053} {} {} {} 
    INST {U4720} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(110.52,117.36) (110.33,117.73)} 
    NET {} {} {} {} {} {n4367} {} { 0.000} { 0.000} {0.008} {1.910} { 0.072} { 0.069} {} {} {} 
    INST {U4721} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(109.19,117.36) (109.02,117.73)} 
    NET {} {} {} {} {} {n1156} {} { 0.000} { 0.000} {0.003} {1.404} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 622
PATH 623
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]12} {CK}
  ENDPT {acc_reg_out_reg[9]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(13.47,97.86) (16.96,98.09)} 
    NET {} {} {} {} {} {acc_out[3><0><9]} {} { 0.000} { 0.000} {0.006} {3.446} { 0.055} { 0.053} {} {} {} 
    INST {U4641} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(16.47,98.81) (16.28,98.43)} 
    NET {} {} {} {} {} {n4252} {} { 0.000} { 0.000} {0.008} {1.913} { 0.072} { 0.070} {} {} {} 
    INST {U4642} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(15.14,98.81) (14.97,98.43)} 
    NET {} {} {} {} {} {n870} {} { 0.000} { 0.000} {0.003} {1.330} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 623
PATH 624
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]12} {CK}
  ENDPT {acc_reg_out_reg[3]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(28.30,95.90) (31.78,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><3]} {} { 0.000} { 0.000} {0.006} {3.391} { 0.055} { 0.053} {} {} {} 
    INST {U3996} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(29.96,98.81) (29.77,98.43)} 
    NET {} {} {} {} {} {n3733} {} { 0.000} { 0.000} {0.008} {1.847} { 0.072} { 0.069} {} {} {} 
    INST {U3997} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(29.77,97.75) (29.60,98.13)} 
    NET {} {} {} {} {} {n876} {} { 0.000} { 0.000} {0.003} {1.502} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 624
PATH 625
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]} {CK}
  ENDPT {acc_reg_out_reg[13]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(122.00,118.30) (118.51,118.06)} 
    NET {} {} {} {} {} {acc_out[0><0><13]} {} { 0.000} { 0.000} {0.006} {3.389} { 0.055} { 0.053} {} {} {} 
    INST {U4806} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(116.79,118.41) (116.60,118.03)} 
    NET {} {} {} {} {} {n4493} {} { 0.000} { 0.000} {0.008} {1.893} { 0.072} { 0.069} {} {} {} 
    INST {U4807} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(117.86,118.41) (118.03,118.03)} 
    NET {} {} {} {} {} {n1154} {} { 0.000} { 0.000} {0.003} {1.480} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.002} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 625
PATH 626
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]4} {CK}
  ENDPT {acc_reg_out_reg[12]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(64.97,95.06) (68.45,95.30)} 
    NET {} {} {} {} {} {acc_out[1><0><12]} {} { 0.000} { 0.000} {0.006} {3.541} { 0.055} { 0.053} {} {} {} 
    INST {U4756} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(67.20,96.00) (67.01,95.63)} 
    NET {} {} {} {} {} {n4421} {} { 0.000} { 0.000} {0.008} {1.863} { 0.072} { 0.069} {} {} {} 
    INST {U4757} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(66.44,96.00) (66.27,95.63)} 
    NET {} {} {} {} {} {n1059} {} { 0.000} { 0.000} {0.003} {1.351} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 626
PATH 627
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]14} {CK}
  ENDPT {acc_reg_out_reg[2]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(34.19,44.66) (37.67,44.90)} 
    NET {} {} {} {} {} {acc_out[3><2><2]} {} { 0.000} { 0.000} {0.006} {3.287} { 0.055} { 0.053} {} {} {} 
    INST {U3520} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(36.23,45.61) (36.04,45.44)} 
    NET {} {} {} {} {} {n3384} {} { 0.000} { 0.000} {0.006} {1.783} { 0.065} { 0.062} {} {} {} 
    INST {U3521} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(35.02,45.61) (35.01,45.88)} 
    NET {} {} {} {} {} {n829} {} { 0.000} { 0.000} {0.007} {1.364} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 627
PATH 628
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]7} {CK}
  ENDPT {acc_reg_out_reg[2]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(98.62,16.66) (95.14,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><2]} {} { 0.000} { 0.000} {0.006} {3.310} { 0.055} { 0.053} {} {} {} 
    INST {U3352} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(97.15,17.61) (97.34,17.43)} 
    NET {} {} {} {} {} {n3203} {} { 0.000} { 0.000} {0.006} {1.760} { 0.065} { 0.062} {} {} {} 
    INST {U3353} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(98.29,17.61) (98.28,17.88)} 
    NET {} {} {} {} {} {n997} {} { 0.000} { 0.000} {0.007} {1.310} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 628
PATH 629
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]8} {CK}
  ENDPT {acc_reg_out_reg[13]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(44.86,95.06) (41.37,95.30)} 
    NET {} {} {} {} {} {acc_out[2><0><13]} {} { 0.000} { 0.000} {0.006} {3.198} { 0.055} { 0.052} {} {} {} 
    INST {U4788} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(40.03,94.95) (39.84,95.33)} 
    NET {} {} {} {} {} {n4469} {} { 0.000} { 0.000} {0.008} {1.930} { 0.072} { 0.069} {} {} {} 
    INST {U4789} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(40.91,94.95) (41.08,95.33)} 
    NET {} {} {} {} {} {n962} {} { 0.000} { 0.000} {0.004} {1.666} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 629
PATH 630
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]8} {CK}
  ENDPT {acc_reg_out_reg[7]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(46.54,95.90) (50.02,95.67)} 
    NET {} {} {} {} {} {acc_out[2><0><7]} {} { 0.000} { 0.000} {0.006} {3.343} { 0.055} { 0.053} {} {} {} 
    INST {U4538} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(48.51,98.81) (48.70,98.43)} 
    NET {} {} {} {} {} {n4125} {} { 0.000} { 0.000} {0.008} {1.876} { 0.072} { 0.069} {} {} {} 
    INST {U4539} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(48.58,97.75) (48.41,98.13)} 
    NET {} {} {} {} {} {n968} {} { 0.000} { 0.000} {0.004} {1.665} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 630
PATH 631
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]4} {CK}
  ENDPT {acc_reg_out_reg[10]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(76.78,97.86) (73.29,98.09)} 
    NET {} {} {} {} {} {acc_out[1><0><10]} {} { 0.000} { 0.000} {0.006} {3.279} { 0.055} { 0.053} {} {} {} 
    INST {U4698} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(75.11,98.81) (75.30,98.43)} 
    NET {} {} {} {} {} {n4337} {} { 0.000} { 0.000} {0.008} {1.909} { 0.072} { 0.069} {} {} {} 
    INST {U4699} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(74.42,98.81) (74.25,98.43)} 
    NET {} {} {} {} {} {n1061} {} { 0.000} { 0.000} {0.004} {1.552} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 631
PATH 632
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]} {CK}
  ENDPT {acc_reg_out_reg[1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(98.41,103.46) (101.89,103.70)} 
    NET {} {} {} {} {} {acc_out[0><0><1]} {} { 0.000} { 0.000} {0.006} {3.119} { 0.055} { 0.052} {} {} {} 
    INST {U3724} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.072} { 0.069} {} {1} {(100.83,106.16) (100.64,106.53)} 
    NET {} {} {} {} {} {n3581} {} { 0.000} { 0.000} {0.009} {2.060} { 0.072} { 0.069} {} {} {} 
    INST {U3725} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(100.64,104.41) (100.47,104.03)} 
    NET {} {} {} {} {} {n1166} {} { 0.000} { 0.000} {0.004} {1.467} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 632
PATH 633
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]12} {CK}
  ENDPT {acc_reg_out_reg[13]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(14.08,93.10) (10.59,92.86)} 
    NET {} {} {} {} {} {acc_out[3><0><13]} {} { 0.000} { 0.000} {0.006} {2.954} { 0.055} { 0.052} {} {} {} 
    INST {U4779} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.072} { 0.070} {} {1} {(11.27,94.95) (11.46,95.33)} 
    NET {} {} {} {} {} {n4457} {} { 0.000} { 0.000} {0.009} {2.284} { 0.072} { 0.070} {} {} {} 
    INST {U4780} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(14.31,93.20) (14.48,92.83)} 
    NET {} {} {} {} {} {n866} {} { 0.000} { 0.000} {0.004} {1.242} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 633
PATH 634
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]2} {CK}
  ENDPT {acc_reg_out_reg[0]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(109.23,53.90) (112.72,53.66)} 
    NET {} {} {} {} {} {acc_out[0><2><0]} {} { 0.000} { 0.000} {0.006} {3.129} { 0.055} { 0.052} {} {} {} 
    INST {U3677} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.064} { 0.062} {} {1} {(111.40,55.76) (111.59,55.93)} 
    NET {} {} {} {} {} {n3548} {} { 0.000} { 0.000} {0.006} {1.807} { 0.064} { 0.062} {} {} {} 
    INST {U3679} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(110.45,55.76) (110.44,55.48)} 
    NET {} {} {} {} {} {n1119} {} { 0.000} { 0.000} {0.007} {1.440} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 634
PATH 635
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]13} {CK}
  ENDPT {acc_reg_out_reg[3]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(29.82,69.86) (33.30,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><3]} {} { 0.000} { 0.000} {0.006} {3.182} { 0.055} { 0.052} {} {} {} 
    INST {U2049} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(32.62,70.81) (32.43,70.64)} 
    NET {} {} {} {} {} {n1792} {} { 0.000} { 0.000} {0.006} {1.916} { 0.065} { 0.062} {} {} {} 
    INST {U2050} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(30.27,70.81) (30.25,71.08)} 
    NET {} {} {} {} {} {n852} {} { 0.000} { 0.000} {0.007} {1.369} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 635
PATH 636
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]4} {CK}
  ENDPT {acc_reg_out_reg[7]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(74.47,95.90) (77.95,95.67)} 
    NET {} {} {} {} {} {acc_out[1><0><7]} {} { 0.000} { 0.000} {0.006} {3.189} { 0.055} { 0.052} {} {} {} 
    INST {U4484} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(77.46,98.81) (77.27,98.43)} 
    NET {} {} {} {} {} {n4077} {} { 0.000} { 0.000} {0.008} {1.918} { 0.072} { 0.069} {} {} {} 
    INST {U4485} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(76.32,98.81) (76.15,98.43)} 
    NET {} {} {} {} {} {n1064} {} { 0.000} { 0.000} {0.004} {1.718} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 636
PATH 637
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]8} {CK}
  ENDPT {acc_reg_out_reg[6]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(49.58,97.86) (53.06,98.09)} 
    NET {} {} {} {} {} {acc_out[2><0><6]} {} { 0.000} { 0.000} {0.006} {3.337} { 0.055} { 0.052} {} {} {} 
    INST {U4454} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(51.93,98.81) (52.12,98.43)} 
    NET {} {} {} {} {} {n4046} {} { 0.000} { 0.000} {0.008} {1.932} { 0.072} { 0.069} {} {} {} 
    INST {U4455} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(51.05,98.81) (50.88,98.43)} 
    NET {} {} {} {} {} {n969} {} { 0.000} { 0.000} {0.004} {1.619} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 637
PATH 638
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]12} {CK}
  ENDPT {acc_reg_out_reg[4]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(24.12,95.90) (27.60,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><4]} {} { 0.000} { 0.000} {0.006} {3.147} { 0.055} { 0.052} {} {} {} 
    INST {U4348} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.072} { 0.069} {} {1} {(27.68,98.81) (27.49,98.43)} 
    NET {} {} {} {} {} {n3949} {} { 0.000} { 0.000} {0.009} {2.084} { 0.072} { 0.069} {} {} {} 
    INST {U4349} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(25.02,98.81) (24.85,98.43)} 
    NET {} {} {} {} {} {n875} {} { 0.000} { 0.000} {0.004} {1.509} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 638
PATH 639
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]12} {CK}
  ENDPT {acc_reg_out_reg[0]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(32.66,95.90) (36.15,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><0]} {} { 0.000} { 0.000} {0.006} {3.178} { 0.055} { 0.052} {} {} {} 
    INST {U3727} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(35.97,98.81) (36.16,98.43)} 
    NET {} {} {} {} {} {n3583} {} { 0.000} { 0.000} {0.008} {2.053} { 0.072} { 0.069} {} {} {} 
    INST {U3728} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(34.52,97.75) (34.35,98.13)} 
    NET {} {} {} {} {} {n879} {} { 0.000} { 0.000} {0.004} {1.564} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 639
PATH 640
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]8} {CK}
  ENDPT {acc_reg_out_reg[0]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(54.52,95.90) (58.00,95.67)} 
    NET {} {} {} {} {} {acc_out[2><0><0]} {} { 0.000} { 0.000} {0.006} {3.404} { 0.055} { 0.053} {} {} {} 
    INST {U3929} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(56.18,98.81) (55.99,98.43)} 
    NET {} {} {} {} {} {n3687} {} { 0.000} { 0.000} {0.008} {1.916} { 0.072} { 0.069} {} {} {} 
    INST {U3930} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(55.04,98.81) (54.87,98.43)} 
    NET {} {} {} {} {} {n975} {} { 0.000} { 0.000} {0.004} {1.509} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 640
PATH 641
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]} {CK}
  ENDPT {acc_reg_out_reg[4]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(110.22,109.90) (106.73,109.67)} 
    NET {} {} {} {} {} {acc_out[0><0><4]} {} { 0.000} { 0.000} {0.006} {3.425} { 0.055} { 0.053} {} {} {} 
    INST {U4309} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(106.91,108.95) (106.72,109.33)} 
    NET {} {} {} {} {} {n3916} {} { 0.000} { 0.000} {0.008} {2.020} { 0.072} { 0.069} {} {} {} 
    INST {U4310} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(108.36,108.95) (108.53,109.33)} 
    NET {} {} {} {} {} {n1163} {} { 0.000} { 0.000} {0.003} {1.391} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 641
PATH 642
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]1} {CK}
  ENDPT {acc_reg_out_reg[2]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(112.66,83.86) (116.14,84.09)} 
    NET {} {} {} {} {} {acc_out[0><1><2]} {} { 0.000} { 0.000} {0.006} {3.271} { 0.055} { 0.052} {} {} {} 
    INST {U2866} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(113.18,84.81) (112.99,84.64)} 
    NET {} {} {} {} {} {n2665} {} { 0.000} { 0.000} {0.006} {1.768} { 0.065} { 0.062} {} {} {} 
    INST {U2867} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(112.04,84.81) (112.06,85.08)} 
    NET {} {} {} {} {} {n1141} {} { 0.000} { 0.000} {0.007} {1.441} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 642
PATH 643
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]8} {CK}
  ENDPT {acc_reg_out_reg[14]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(44.66,93.10) (41.18,92.86)} 
    NET {} {} {} {} {} {acc_out[2><0><14]} {} { 0.000} { 0.000} {0.006} {3.095} { 0.055} { 0.052} {} {} {} 
    INST {U5108} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.071} { 0.069} {} {1} {(40.15,93.20) (40.34,92.83)} 
    NET {} {} {} {} {} {n4951} {} { 0.000} { 0.000} {0.008} {1.930} { 0.071} { 0.069} {} {} {} 
    INST {U5109} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(39.27,93.20) (39.10,92.83)} 
    NET {} {} {} {} {} {n961} {} { 0.000} { 0.000} {0.004} {1.911} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 643
PATH 644
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]8} {CK}
  ENDPT {acc_reg_out_reg[5]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(54.16,95.90) (50.68,95.67)} 
    NET {} {} {} {} {} {acc_out[2><0><5]} {} { 0.000} { 0.000} {0.006} {3.770} { 0.056} { 0.053} {} {} {} 
    INST {U4386} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(53.71,98.81) (53.52,98.43)} 
    NET {} {} {} {} {} {n3977} {} { 0.000} { 0.000} {0.008} {1.857} { 0.072} { 0.069} {} {} {} 
    INST {U4387} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(53.45,97.75) (53.62,98.13)} 
    NET {} {} {} {} {} {n970} {} { 0.000} { 0.000} {0.003} {1.426} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 644
PATH 645
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]12} {CK}
  ENDPT {acc_reg_out_reg[14]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(10.62,98.70) (14.11,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><14]} {} { 0.000} { 0.000} {0.006} {3.667} { 0.056} { 0.053} {} {} {} 
    INST {U5235} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(12.41,100.56) (12.60,100.93)} 
    NET {} {} {} {} {} {n5172} {} { 0.000} { 0.000} {0.008} {1.847} { 0.072} { 0.069} {} {} {} 
    INST {U5236} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(11.72,100.56) (11.55,100.93)} 
    NET {} {} {} {} {} {n865} {} { 0.000} { 0.000} {0.003} {1.441} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 645
PATH 646
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]2} {CK}
  ENDPT {acc_reg_out_reg[2]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(104.67,53.06) (108.16,53.30)} 
    NET {} {} {} {} {} {acc_out[0><2><2]} {} { 0.000} { 0.000} {0.006} {3.120} { 0.055} { 0.052} {} {} {} 
    INST {U3682} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.064} { 0.061} {} {1} {(107.98,54.01) (108.17,53.84)} 
    NET {} {} {} {} {} {n3554} {} { 0.000} { 0.000} {0.006} {1.798} { 0.064} { 0.061} {} {} {} 
    INST {U3683} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(107.10,54.01) (107.12,54.28)} 
    NET {} {} {} {} {} {n1117} {} { 0.000} { 0.000} {0.007} {1.580} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 646
PATH 647
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]7} {CK}
  ENDPT {acc_reg_out_reg[3]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(96.73,14.70) (93.24,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><3]} {} { 0.000} { 0.000} {0.006} {3.193} { 0.055} { 0.052} {} {} {} 
    INST {U3356} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.064} { 0.062} {} {1} {(94.68,17.61) (94.87,17.43)} 
    NET {} {} {} {} {} {n3209} {} { 0.000} { 0.000} {0.006} {1.793} { 0.064} { 0.062} {} {} {} 
    INST {U3357} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(96.01,17.61) (96.00,17.88)} 
    NET {} {} {} {} {} {n996} {} { 0.000} { 0.000} {0.007} {1.551} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 647
PATH 648
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]7} {CK}
  ENDPT {acc_reg_out_reg[0]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(100.31,17.50) (103.79,17.27)} 
    NET {} {} {} {} {} {acc_out[1><3><0]} {} { 0.000} { 0.000} {0.006} {3.470} { 0.055} { 0.053} {} {} {} 
    INST {U3344} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(101.90,19.36) (102.09,19.53)} 
    NET {} {} {} {} {} {n3191} {} { 0.000} { 0.000} {0.006} {1.821} { 0.065} { 0.062} {} {} {} 
    INST {U3345} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(100.95,19.36) (100.94,19.08)} 
    NET {} {} {} {} {} {n999} {} { 0.000} { 0.000} {0.007} {1.322} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 648
PATH 649
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]11} {CK}
  ENDPT {acc_reg_out_reg[1]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.053} {} {2} {(67.81,16.66) (71.30,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><1]} {} { 0.000} { 0.000} {0.006} {3.524} { 0.055} { 0.053} {} {} {} 
    INST {U3190} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(69.03,17.61) (69.22,17.43)} 
    NET {} {} {} {} {} {n3019} {} { 0.000} { 0.000} {0.006} {1.762} { 0.065} { 0.062} {} {} {} 
    INST {U3191} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(68.27,17.61) (68.25,17.88)} 
    NET {} {} {} {} {} {n902} {} { 0.000} { 0.000} {0.007} {1.300} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 649
PATH 650
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {global_state_reg[1]} {CK}
  ENDPT {global_state_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[1]} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.038} { 0.000} {0.008} {} { 0.038} { 0.035} {} {3} {(107.75,20.30) (104.64,20.28)} 
    NET {} {} {} {} {} {n5560} {} { 0.000} { 0.000} {0.008} {2.188} { 0.038} { 0.035} {} {} {} 
    INST {U1739} {A} {F} {ZN} {R} {} {OAI221_X1} { 0.018} { 0.000} {0.013} {} { 0.056} { 0.053} {} {3} {(106.27,23.21) (106.25,23.53)} 
    NET {} {} {} {} {} {n4499} {} { 0.000} { 0.000} {0.013} {5.861} { 0.056} { 0.053} {} {} {} 
    INST {U4817} {A1} {R} {ZN} {F} {} {NOR2_X1} { 0.008} { 0.000} {0.006} {} { 0.064} { 0.061} {} {1} {(105.27,28.80) (105.13,28.43)} 
    NET {} {} {} {} {} {n4500} {} { 0.000} { 0.000} {0.006} {2.742} { 0.064} { 0.061} {} {} {} 
    INST {U4818} {A} {F} {Z} {R} {} {XOR2_X1} { 0.013} { 0.000} {0.009} {} { 0.077} { 0.074} {} {1} {(104.87,31.75) (105.47,32.12)} 
    NET {} {} {} {} {} {n1179} {} { 0.000} { 0.000} {0.009} {1.353} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 650
PATH 651
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]8} {CK}
  ENDPT {acc_reg_out_reg[2]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(58.51,98.70) (61.99,98.47)} 
    NET {} {} {} {} {} {acc_out[2><0><2]} {} { 0.000} { 0.000} {0.006} {3.628} { 0.056} { 0.053} {} {} {} 
    INST {U3721} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(60.55,100.56) (60.36,100.93)} 
    NET {} {} {} {} {} {n3577} {} { 0.000} { 0.000} {0.008} {1.881} { 0.072} { 0.069} {} {} {} 
    INST {U3722} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(59.60,100.56) (59.43,100.93)} 
    NET {} {} {} {} {} {n973} {} { 0.000} { 0.000} {0.003} {1.509} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 651
PATH 652
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]6} {CK}
  ENDPT {acc_reg_out_reg[0]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(97.84,42.70) (101.32,42.47)} 
    NET {} {} {} {} {} {acc_out[1><2><0]} {} { 0.000} { 0.000} {0.006} {3.426} { 0.055} { 0.052} {} {} {} 
    INST {U3018} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(100.07,44.55) (99.88,44.73)} 
    NET {} {} {} {} {} {n2830} {} { 0.000} { 0.000} {0.006} {1.807} { 0.065} { 0.062} {} {} {} 
    INST {U3019} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.077} { 0.074} {} {1} {(98.67,44.55) (98.66,44.28)} 
    NET {} {} {} {} {} {n1023} {} { 0.000} { 0.000} {0.007} {1.392} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 652
PATH 653
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]4} {CK}
  ENDPT {acc_reg_out_reg[11]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(66.48,93.10) (69.97,92.86)} 
    NET {} {} {} {} {} {acc_out[1><0><11]} {} { 0.000} { 0.000} {0.006} {3.524} { 0.055} { 0.052} {} {} {} 
    INST {U4709} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(68.91,96.00) (68.72,95.63)} 
    NET {} {} {} {} {} {n4352} {} { 0.000} { 0.000} {0.008} {1.862} { 0.072} { 0.069} {} {} {} 
    INST {U4710} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(68.84,94.95) (69.01,95.33)} 
    NET {} {} {} {} {} {n1060} {} { 0.000} { 0.000} {0.004} {1.706} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 653
PATH 654
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]12} {CK}
  ENDPT {acc_reg_out_reg[11]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(11.38,101.50) (14.87,101.27)} 
    NET {} {} {} {} {} {acc_out[3><0><11]} {} { 0.000} { 0.000} {0.006} {3.902} { 0.056} { 0.053} {} {} {} 
    INST {U4731} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(14.69,100.56) (14.88,100.93)} 
    NET {} {} {} {} {} {n4382} {} { 0.000} { 0.000} {0.008} {1.877} { 0.072} { 0.070} {} {} {} 
    INST {U4732} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(14.00,100.56) (13.83,100.93)} 
    NET {} {} {} {} {} {n868} {} { 0.000} { 0.000} {0.003} {1.363} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 654
PATH 655
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]4} {CK}
  ENDPT {acc_reg_out_reg[13]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(65.34,89.46) (68.83,89.70)} 
    NET {} {} {} {} {} {acc_out[1><0><13]} {} { 0.000} { 0.000} {0.006} {3.520} { 0.055} { 0.052} {} {} {} 
    INST {U4797} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.072} { 0.069} {} {1} {(67.01,92.16) (66.82,92.53)} 
    NET {} {} {} {} {} {n4481} {} { 0.000} { 0.000} {0.009} {2.050} { 0.072} { 0.069} {} {} {} 
    INST {U4798} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(66.82,90.41) (66.65,90.03)} 
    NET {} {} {} {} {} {n1058} {} { 0.000} { 0.000} {0.003} {1.351} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 655
PATH 656
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]} {CK}
  ENDPT {acc_reg_out_reg[12]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(113.03,120.26) (116.52,120.50)} 
    NET {} {} {} {} {} {acc_out[0><0><12]} {} { 0.000} { 0.000} {0.006} {3.756} { 0.056} { 0.053} {} {} {} 
    INST {U4749} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(113.94,118.41) (113.75,118.03)} 
    NET {} {} {} {} {} {n4409} {} { 0.000} { 0.000} {0.008} {1.881} { 0.072} { 0.069} {} {} {} 
    INST {U4750} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(112.61,118.41) (112.44,118.03)} 
    NET {} {} {} {} {} {n1155} {} { 0.000} { 0.000} {0.003} {1.437} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 656
PATH 657
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]8} {CK}
  ENDPT {acc_reg_out_reg[9]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(37.23,95.90) (40.71,95.67)} 
    NET {} {} {} {} {} {acc_out[2><0><9]} {} { 0.000} { 0.000} {0.006} {3.666} { 0.056} { 0.052} {} {} {} 
    INST {U4654} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(40.79,97.75) (40.60,98.13)} 
    NET {} {} {} {} {} {n4269} {} { 0.000} { 0.000} {0.008} {1.930} { 0.072} { 0.069} {} {} {} 
    INST {U4655} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(39.46,97.75) (39.29,98.13)} 
    NET {} {} {} {} {} {n966} {} { 0.000} { 0.000} {0.004} {1.603} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 657
PATH 658
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]4} {CK}
  ENDPT {acc_reg_out_reg[5]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(77.12,100.66) (80.61,100.89)} 
    NET {} {} {} {} {} {acc_out[1><0><5]} {} { 0.000} { 0.000} {0.006} {3.708} { 0.056} { 0.053} {} {} {} 
    INST {U4402} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(80.69,101.61) (80.50,101.23)} 
    NET {} {} {} {} {} {n3989} {} { 0.000} { 0.000} {0.008} {1.909} { 0.072} { 0.069} {} {} {} 
    INST {U4403} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(79.55,101.61) (79.38,101.23)} 
    NET {} {} {} {} {} {n1066} {} { 0.000} { 0.000} {0.004} {1.537} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 658
PATH 659
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]11} {CK}
  ENDPT {acc_reg_out_reg[2]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(64.20,14.70) (67.69,14.46)} 
    NET {} {} {} {} {} {acc_out[2><3><2]} {} { 0.000} { 0.000} {0.006} {3.122} { 0.055} { 0.052} {} {} {} 
    INST {U3193} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.064} { 0.061} {} {1} {(67.13,17.61) (67.32,17.43)} 
    NET {} {} {} {} {} {n3025} {} { 0.000} { 0.000} {0.006} {1.785} { 0.064} { 0.061} {} {} {} 
    INST {U3194} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(66.18,17.61) (66.17,17.88)} 
    NET {} {} {} {} {} {n901} {} { 0.000} { 0.000} {0.008} {1.693} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 659
PATH 660
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]} {CK}
  ENDPT {acc_reg_out_reg[6]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.053} {} {2} {(108.67,111.86) (112.15,112.09)} 
    NET {} {} {} {} {} {acc_out[0><0><6]} {} { 0.000} { 0.000} {0.006} {3.958} { 0.056} { 0.053} {} {} {} 
    INST {U4430} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.070} {} {1} {(107.29,111.75) (107.10,112.13)} 
    NET {} {} {} {} {} {n4016} {} { 0.000} { 0.000} {0.008} {1.892} { 0.073} { 0.070} {} {} {} 
    INST {U4431} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.077} { 0.074} {} {1} {(107.98,111.75) (108.15,112.13)} 
    NET {} {} {} {} {} {n1161} {} { 0.000} { 0.000} {0.003} {1.301} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 660
PATH 661
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]15} {CK}
  ENDPT {acc_reg_out_reg[0]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(38.18,19.46) (41.66,19.70)} 
    NET {} {} {} {} {} {acc_out[3><3><0]} {} { 0.000} { 0.000} {0.006} {3.673} { 0.056} { 0.052} {} {} {} 
    INST {U2356} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(39.96,20.41) (40.15,20.23)} 
    NET {} {} {} {} {} {n2119} {} { 0.000} { 0.000} {0.006} {1.759} { 0.065} { 0.062} {} {} {} 
    INST {U2357} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(39.20,20.41) (39.19,20.68)} 
    NET {} {} {} {} {} {n807} {} { 0.000} { 0.000} {0.007} {1.364} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 661
PATH 662
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]4} {CK}
  ENDPT {acc_reg_out_reg[1]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(85.33,95.90) (81.84,95.67)} 
    NET {} {} {} {} {} {acc_out[1><0><1]} {} { 0.000} { 0.000} {0.006} {3.466} { 0.055} { 0.052} {} {} {} 
    INST {U3926} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(81.00,98.81) (81.19,98.43)} 
    NET {} {} {} {} {} {n3685} {} { 0.000} { 0.000} {0.008} {1.872} { 0.072} { 0.069} {} {} {} 
    INST {U3927} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(81.38,97.75) (81.55,98.13)} 
    NET {} {} {} {} {} {n1070} {} { 0.000} { 0.000} {0.004} {1.923} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 662
PATH 663
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]4} {CK}
  ENDPT {acc_reg_out_reg[9]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(73.92,93.10) (70.44,92.86)} 
    NET {} {} {} {} {} {acc_out[1><0><9]} {} { 0.000} { 0.000} {0.006} {3.557} { 0.055} { 0.052} {} {} {} 
    INST {U4628} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(70.55,96.00) (70.74,95.63)} 
    NET {} {} {} {} {} {n4235} {} { 0.000} { 0.000} {0.008} {1.872} { 0.072} { 0.069} {} {} {} 
    INST {U4629} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(70.93,94.95) (71.10,95.33)} 
    NET {} {} {} {} {} {n1062} {} { 0.000} { 0.000} {0.004} {1.794} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 663
PATH 664
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]4} {CK}
  ENDPT {acc_reg_out_reg[2]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(82.06,97.86) (85.55,98.09)} 
    NET {} {} {} {} {} {acc_out[1><0><2]} {} { 0.000} { 0.000} {0.006} {3.727} { 0.056} { 0.052} {} {} {} 
    INST {U3712} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(82.97,98.81) (82.78,98.43)} 
    NET {} {} {} {} {} {n3570} {} { 0.000} { 0.000} {0.008} {1.945} { 0.072} { 0.069} {} {} {} 
    INST {U3713} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(83.85,98.81) (84.02,98.43)} 
    NET {} {} {} {} {} {n1069} {} { 0.000} { 0.000} {0.004} {1.486} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 664
PATH 665
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]8} {CK}
  ENDPT {acc_reg_out_reg[4]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(58.54,97.86) (55.05,98.09)} 
    NET {} {} {} {} {} {acc_out[2><0><4]} {} { 0.000} { 0.000} {0.006} {3.649} { 0.056} { 0.052} {} {} {} 
    INST {U4322} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.073} { 0.069} {} {1} {(56.68,100.56) (56.87,100.93)} 
    NET {} {} {} {} {} {n3927} {} { 0.000} { 0.000} {0.009} {2.079} { 0.073} { 0.069} {} {} {} 
    INST {U4323} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(56.87,98.81) (57.04,98.43)} 
    NET {} {} {} {} {} {n971} {} { 0.000} { 0.000} {0.004} {1.375} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 665
PATH 666
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]8} {CK}
  ENDPT {acc_reg_out_reg[12]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(45.43,98.70) (41.94,98.47)} 
    NET {} {} {} {} {} {acc_out[2><0><12]} {} { 0.000} { 0.000} {0.006} {3.690} { 0.056} { 0.052} {} {} {} 
    INST {U4770} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(40.15,98.81) (40.34,98.43)} 
    NET {} {} {} {} {} {n4445} {} { 0.000} { 0.000} {0.008} {1.916} { 0.072} { 0.069} {} {} {} 
    INST {U4771} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(41.48,98.81) (41.65,98.43)} 
    NET {} {} {} {} {} {n963} {} { 0.000} { 0.000} {0.004} {1.590} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 666
PATH 667
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]8} {CK}
  ENDPT {acc_reg_out_reg[3]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(62.15,101.50) (58.66,101.27)} 
    NET {} {} {} {} {} {acc_out[2><0><3]} {} { 0.000} { 0.000} {0.006} {3.685} { 0.056} { 0.052} {} {} {} 
    INST {U3983} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.073} { 0.070} {} {1} {(58.65,100.56) (58.46,100.93)} 
    NET {} {} {} {} {} {n3724} {} { 0.000} { 0.000} {0.009} {2.161} { 0.073} { 0.070} {} {} {} 
    INST {U3984} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.078} { 0.074} {} {1} {(61.43,100.56) (61.60,100.93)} 
    NET {} {} {} {} {} {n972} {} { 0.000} { 0.000} {0.003} {1.232} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 667
PATH 668
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]3} {CK}
  ENDPT {acc_reg_out_reg[1]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(122.73,20.30) (126.21,20.07)} 
    NET {} {} {} {} {} {acc_out[0><3><1]} {} { 0.000} { 0.000} {0.006} {3.631} { 0.056} { 0.052} {} {} {} 
    INST {U2528} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(122.87,19.36) (122.68,19.53)} 
    NET {} {} {} {} {} {n2306} {} { 0.000} { 0.000} {0.006} {1.869} { 0.065} { 0.062} {} {} {} 
    INST {U2529} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(121.73,20.41) (121.75,20.68)} 
    NET {} {} {} {} {} {n1094} {} { 0.000} { 0.000} {0.007} {1.335} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 668
PATH 669
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]7} {CK}
  ENDPT {acc_reg_out_reg[1]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(102.62,16.66) (99.13,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><1]} {} { 0.000} { 0.000} {0.006} {3.029} { 0.055} { 0.052} {} {} {} 
    INST {U3348} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(99.05,17.61) (99.24,17.43)} 
    NET {} {} {} {} {} {n3197} {} { 0.000} { 0.000} {0.006} {2.036} { 0.065} { 0.061} {} {} {} 
    INST {U3349} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(100.07,19.36) (100.09,19.08)} 
    NET {} {} {} {} {} {n998} {} { 0.000} { 0.000} {0.008} {1.691} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 669
PATH 670
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]11} {CK}
  ENDPT {acc_reg_out_reg[0]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(68.39,19.46) (71.87,19.70)} 
    NET {} {} {} {} {} {acc_out[2><3><0]} {} { 0.000} { 0.000} {0.006} {3.710} { 0.056} { 0.052} {} {} {} 
    INST {U3186} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(70.17,20.41) (70.36,20.23)} 
    NET {} {} {} {} {} {n3013} {} { 0.000} { 0.000} {0.006} {1.784} { 0.065} { 0.062} {} {} {} 
    INST {U3187} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(69.22,20.41) (69.20,20.68)} 
    NET {} {} {} {} {} {n903} {} { 0.000} { 0.000} {0.007} {1.447} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 670
PATH 671
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]6} {CK}
  ENDPT {acc_reg_out_reg[2]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(99.00,39.90) (95.52,39.66)} 
    NET {} {} {} {} {} {acc_out[1><2><2]} {} { 0.000} { 0.000} {0.006} {3.190} { 0.055} { 0.052} {} {} {} 
    INST {U3026} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.064} { 0.061} {} {1} {(96.58,41.76) (96.77,41.93)} 
    NET {} {} {} {} {} {n2842} {} { 0.000} { 0.000} {0.006} {1.769} { 0.064} { 0.061} {} {} {} 
    INST {U3027} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.014} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(96.77,42.80) (96.75,43.08)} 
    NET {} {} {} {} {} {n1021} {} { 0.000} { 0.000} {0.008} {1.863} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 671
PATH 672
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]4} {CK}
  ENDPT {acc_reg_out_reg[6]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(81.11,100.66) (84.60,100.89)} 
    NET {} {} {} {} {} {acc_out[1><0><6]} {} { 0.000} { 0.000} {0.006} {3.942} { 0.056} { 0.052} {} {} {} 
    INST {U4442} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.069} {} {1} {(82.21,101.61) (82.02,101.23)} 
    NET {} {} {} {} {} {n4031} {} { 0.000} { 0.000} {0.008} {1.935} { 0.073} { 0.069} {} {} {} 
    INST {U4443} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(83.09,101.61) (83.26,101.23)} 
    NET {} {} {} {} {} {n1065} {} { 0.000} { 0.000} {0.004} {1.477} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 672
PATH 673
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]10} {CK}
  ENDPT {acc_reg_out_reg[1]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(72.98,44.66) (69.49,44.90)} 
    NET {} {} {} {} {} {acc_out[2><2><1]} {} { 0.000} { 0.000} {0.006} {3.448} { 0.055} { 0.052} {} {} {} 
    INST {U2703} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(70.17,45.61) (70.36,45.44)} 
    NET {} {} {} {} {} {n2488} {} { 0.000} { 0.000} {0.006} {1.746} { 0.065} { 0.061} {} {} {} 
    INST {U2704} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(69.67,45.61) (69.69,45.88)} 
    NET {} {} {} {} {} {n926} {} { 0.000} { 0.000} {0.008} {1.663} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 673
PATH 674
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]10} {CK}
  ENDPT {acc_reg_out_reg[0]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(70.12,42.70) (66.64,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><0]} {} { 0.000} { 0.000} {0.006} {3.440} { 0.055} { 0.052} {} {} {} 
    INST {U2697} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(66.82,44.55) (66.63,44.73)} 
    NET {} {} {} {} {} {n2481} {} { 0.000} { 0.000} {0.006} {1.748} { 0.065} { 0.061} {} {} {} 
    INST {U2699} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(67.32,44.55) (67.31,44.28)} 
    NET {} {} {} {} {} {n927} {} { 0.000} { 0.000} {0.008} {1.674} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 674
PATH 675
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]} {CK}
  ENDPT {acc_reg_out_reg[7]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.053} {} {2} {(109.05,114.66) (112.53,114.89)} 
    NET {} {} {} {} {} {acc_out[0><0><7]} {} { 0.000} { 0.000} {0.007} {4.242} { 0.056} { 0.053} {} {} {} 
    INST {U4520} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.070} {} {1} {(107.67,114.56) (107.48,114.93)} 
    NET {} {} {} {} {} {n4109} {} { 0.000} { 0.000} {0.008} {1.910} { 0.073} { 0.070} {} {} {} 
    INST {U4521} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.078} { 0.074} {} {1} {(108.55,114.56) (108.72,114.93)} 
    NET {} {} {} {} {} {n1160} {} { 0.000} { 0.000} {0.003} {1.251} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 675
PATH 676
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]3} {CK}
  ENDPT {acc_reg_out_reg[0]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(122.92,22.26) (126.40,22.50)} 
    NET {} {} {} {} {} {acc_out[0><3><0]} {} { 0.000} { 0.000} {0.006} {3.788} { 0.056} { 0.052} {} {} {} 
    INST {U2524} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(123.82,23.21) (123.63,23.04)} 
    NET {} {} {} {} {} {n2300} {} { 0.000} { 0.000} {0.006} {1.773} { 0.065} { 0.062} {} {} {} 
    INST {U2525} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(122.68,23.21) (122.70,23.48)} 
    NET {} {} {} {} {} {n1095} {} { 0.000} { 0.000} {0.007} {1.385} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 676
PATH 677
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]6} {CK}
  ENDPT {acc_reg_out_reg[1]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(97.84,45.50) (101.32,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><1]} {} { 0.000} { 0.000} {0.006} {3.807} { 0.056} { 0.052} {} {} {} 
    INST {U3022} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(99.24,47.36) (99.43,47.52)} 
    NET {} {} {} {} {} {n2836} {} { 0.000} { 0.000} {0.006} {1.798} { 0.065} { 0.062} {} {} {} 
    INST {U3023} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(98.29,47.36) (98.28,47.08)} 
    NET {} {} {} {} {} {n1022} {} { 0.000} { 0.000} {0.007} {1.356} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 677
PATH 678
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]12} {CK}
  ENDPT {acc_reg_out_reg[7]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(17.46,98.70) (20.95,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><7]} {} { 0.000} { 0.000} {0.006} {3.982} { 0.056} { 0.052} {} {} {} 
    INST {U4502} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.069} {} {1} {(18.75,100.56) (18.56,100.93)} 
    NET {} {} {} {} {} {n4093} {} { 0.000} { 0.000} {0.008} {1.921} { 0.073} { 0.069} {} {} {} 
    INST {U4503} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(17.42,100.56) (17.25,100.93)} 
    NET {} {} {} {} {} {n872} {} { 0.000} { 0.000} {0.004} {1.499} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 678
PATH 679
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]3} {CK}
  ENDPT {acc_reg_out_reg[2]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(119.31,17.50) (122.79,17.27)} 
    NET {} {} {} {} {} {acc_out[0><3><2]} {} { 0.000} { 0.000} {0.006} {3.392} { 0.055} { 0.052} {} {} {} 
    INST {U2532} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(121.35,19.36) (121.16,19.53)} 
    NET {} {} {} {} {} {n2312} {} { 0.000} { 0.000} {0.006} {1.791} { 0.065} { 0.061} {} {} {} 
    INST {U2533} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(120.78,20.41) (120.80,20.68)} 
    NET {} {} {} {} {} {n1093} {} { 0.000} { 0.000} {0.008} {1.670} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.003} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 679
PATH 680
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]} {CK}
  ENDPT {acc_reg_out_reg[3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(98.41,107.10) (101.89,106.87)} 
    NET {} {} {} {} {} {acc_out[0><0><3]} {} { 0.000} { 0.000} {0.006} {3.908} { 0.056} { 0.052} {} {} {} 
    INST {U3970} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(101.78,108.95) (101.59,109.33)} 
    NET {} {} {} {} {} {n3715} {} { 0.000} { 0.000} {0.008} {1.894} { 0.072} { 0.069} {} {} {} 
    INST {U3971} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(100.83,108.95) (100.66,109.33)} 
    NET {} {} {} {} {} {n1164} {} { 0.000} { 0.000} {0.004} {1.726} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 680
PATH 681
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]12} {CK}
  ENDPT {acc_reg_out_reg[10]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.053} {} {2} {(11.01,104.30) (14.49,104.06)} 
    NET {} {} {} {} {} {acc_out[3><0><10]} {} { 0.000} { 0.000} {0.007} {4.337} { 0.056} { 0.053} {} {} {} 
    INST {U4676} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.069} {} {1} {(14.31,103.36) (14.50,103.73)} 
    NET {} {} {} {} {} {n4303} {} { 0.000} { 0.000} {0.008} {1.881} { 0.073} { 0.069} {} {} {} 
    INST {U4677} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.078} { 0.074} {} {1} {(13.43,103.36) (13.26,103.73)} 
    NET {} {} {} {} {} {n869} {} { 0.000} { 0.000} {0.003} {1.346} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 681
PATH 682
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]12} {CK}
  ENDPT {acc_reg_out_reg[1]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(37.26,100.66) (33.77,100.89)} 
    NET {} {} {} {} {} {acc_out[3><0><1]} {} { 0.000} { 0.000} {0.006} {3.670} { 0.056} { 0.052} {} {} {} 
    INST {U3944} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.069} {} {1} {(35.09,98.81) (34.90,98.43)} 
    NET {} {} {} {} {} {n3697} {} { 0.000} { 0.000} {0.008} {1.916} { 0.072} { 0.069} {} {} {} 
    INST {U3945} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(33.76,98.81) (33.59,98.43)} 
    NET {} {} {} {} {} {n878} {} { 0.000} { 0.000} {0.004} {1.995} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 682
PATH 683
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]15} {CK}
  ENDPT {acc_reg_out_reg[1]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.052} {} {2} {(40.11,17.50) (36.62,17.27)} 
    NET {} {} {} {} {} {acc_out[3><3><1]} {} { 0.000} { 0.000} {0.006} {3.434} { 0.055} { 0.052} {} {} {} 
    INST {U2360} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(37.11,19.36) (37.30,19.53)} 
    NET {} {} {} {} {} {n2125} {} { 0.000} { 0.000} {0.006} {1.836} { 0.065} { 0.061} {} {} {} 
    INST {U2361} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(38.06,20.41) (38.05,20.68)} 
    NET {} {} {} {} {} {n806} {} { 0.000} { 0.000} {0.008} {1.759} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 683
PATH 684
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]8} {CK}
  ENDPT {acc_reg_out_reg[10]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.052} {} {2} {(41.59,95.90) (45.08,95.67)} 
    NET {} {} {} {} {} {acc_out[2><0><10]} {} { 0.000} { 0.000} {0.007} {4.135} { 0.056} { 0.052} {} {} {} 
    INST {U4687} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.069} {} {1} {(43.00,97.75) (43.19,98.13)} 
    NET {} {} {} {} {} {n4320} {} { 0.000} { 0.000} {0.008} {1.950} { 0.073} { 0.069} {} {} {} 
    INST {U4688} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.078} { 0.074} {} {1} {(42.12,97.75) (41.95,98.13)} 
    NET {} {} {} {} {} {n965} {} { 0.000} { 0.000} {0.003} {1.436} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 684
PATH 685
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]9} {CK}
  ENDPT {acc_reg_out_reg[0]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(65.53,69.86) (69.02,70.09)} 
    NET {} {} {} {} {} {acc_out[2><1><0]} {} { 0.000} { 0.000} {0.006} {3.546} { 0.056} { 0.052} {} {} {} 
    INST {U2206} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(67.39,70.81) (67.20,70.64)} 
    NET {} {} {} {} {} {n1958} {} { 0.000} { 0.000} {0.006} {2.037} { 0.065} { 0.062} {} {} {} 
    INST {U2207} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(66.18,72.56) (66.17,72.28)} 
    NET {} {} {} {} {} {n951} {} { 0.000} { 0.000} {0.007} {1.530} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 685
PATH 686
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]13} {CK}
  ENDPT {acc_reg_out_reg[0]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(36.09,73.50) (39.57,73.27)} 
    NET {} {} {} {} {} {acc_out[3><1><0]} {} { 0.000} { 0.000} {0.006} {3.720} { 0.056} { 0.052} {} {} {} 
    INST {U1693} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.066} { 0.062} {} {1} {(37.30,70.81) (37.49,70.64)} 
    NET {} {} {} {} {} {n1330} {} { 0.000} { 0.000} {0.006} {2.152} { 0.066} { 0.062} {} {} {} 
    INST {U1692} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.078} { 0.074} {} {1} {(36.23,72.56) (36.24,72.28)} 
    NET {} {} {} {} {} {n855} {} { 0.000} { 0.000} {0.007} {1.334} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 686
PATH 687
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]5} {CK}
  ENDPT {acc_reg_out_reg[2]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.051} {} {2} {(100.72,70.70) (97.23,70.47)} 
    NET {} {} {} {} {} {acc_out[1><1><2]} {} { 0.000} { 0.000} {0.006} {3.123} { 0.055} { 0.051} {} {} {} 
    INST {U1682} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(97.03,70.81) (96.84,70.64)} 
    NET {} {} {} {} {} {n1321} {} { 0.000} { 0.000} {0.006} {1.997} { 0.065} { 0.061} {} {} {} 
    INST {U1681} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.014} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(96.27,72.56) (96.28,72.28)} 
    NET {} {} {} {} {} {n1045} {} { 0.000} { 0.000} {0.008} {1.906} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 687
PATH 688
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]15} {CK}
  ENDPT {acc_reg_out_reg[2]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.051} {} {2} {(33.99,14.70) (37.48,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><2]} {} { 0.000} { 0.000} {0.006} {3.299} { 0.055} { 0.051} {} {} {} 
    INST {U2364} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(35.40,17.61) (35.59,17.43)} 
    NET {} {} {} {} {} {n2131} {} { 0.000} { 0.000} {0.006} {1.964} { 0.065} { 0.061} {} {} {} 
    INST {U2365} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.078} { 0.075} {} {1} {(35.21,19.36) (35.20,19.08)} 
    NET {} {} {} {} {} {n805} {} { 0.000} { 0.000} {0.008} {1.802} { 0.078} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 688
PATH 689
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]4} {CK}
  ENDPT {acc_reg_out_reg[4]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.052} {} {2} {(88.75,103.46) (85.26,103.70)} 
    NET {} {} {} {} {} {acc_out[1><0><4]} {} { 0.000} { 0.000} {0.007} {4.118} { 0.056} { 0.052} {} {} {} 
    INST {U4335} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.069} {} {1} {(83.92,103.36) (83.73,103.73)} 
    NET {} {} {} {} {} {n3938} {} { 0.000} { 0.000} {0.008} {1.902} { 0.073} { 0.069} {} {} {} 
    INST {U4336} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(84.61,103.36) (84.78,103.73)} 
    NET {} {} {} {} {} {n1067} {} { 0.000} { 0.000} {0.004} {1.632} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 689
PATH 690
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]5} {CK}
  ENDPT {acc_reg_out_reg[1]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(96.16,73.50) (92.67,73.27)} 
    NET {} {} {} {} {} {acc_out[1><1><1]} {} { 0.000} { 0.000} {0.006} {3.947} { 0.056} { 0.052} {} {} {} 
    INST {U1679} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.065} { 0.061} {} {1} {(95.13,72.56) (94.94,72.73)} 
    NET {} {} {} {} {} {n1319} {} { 0.000} { 0.000} {0.006} {1.775} { 0.065} { 0.061} {} {} {} 
    INST {U1678} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.079} { 0.074} {} {1} {(93.99,72.56) (94.00,72.28)} 
    NET {} {} {} {} {} {n1046} {} { 0.000} { 0.000} {0.007} {1.585} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 690
PATH 691
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]4} {CK}
  ENDPT {acc_reg_out_reg[8]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.052} {} {2} {(72.59,92.26) (69.11,92.50)} 
    NET {} {} {} {} {} {acc_out[1><0><8]} {} { 0.000} { 0.000} {0.006} {3.932} { 0.056} { 0.052} {} {} {} 
    INST {U4586} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.018} { 0.000} {0.009} {} { 0.074} { 0.069} {} {1} {(72.07,96.00) (72.26,95.63)} 
    NET {} {} {} {} {} {n4182} {} { 0.000} { 0.000} {0.009} {2.368} { 0.074} { 0.069} {} {} {} 
    INST {U4587} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.074} {} {1} {(72.83,92.16) (73.00,92.53)} 
    NET {} {} {} {} {} {n1063} {} { 0.000} { 0.000} {0.004} {1.316} { 0.078} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 691
PATH 692
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]2} {CK}
  ENDPT {weight_reg_reg[0]2} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]2} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.067} { 0.000} {0.027} {} { 0.067} { 0.063} {} {12} {(101.84,65.27) (103.33,64.86)} 
    NET {} {} {} {} {} {n2weight_reg[0]} {} { 0.000} { 0.000} {0.027} {18.134} { 0.067} { 0.063} {} {} {} 
    INST {U5367} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.079} { 0.075} {} {1} {(102.16,68.00) (101.97,67.87)} 
    NET {} {} {} {} {} {n5583} {} { 0.000} { 0.000} {0.009} {1.754} { 0.079} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 692
PATH 693
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]10} {CK}
  ENDPT {acc_reg_out_reg[2]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.051} {} {2} {(70.70,41.86) (67.21,42.09)} 
    NET {} {} {} {} {} {acc_out[2><2><2]} {} { 0.000} { 0.000} {0.006} {3.502} { 0.055} { 0.051} {} {} {} 
    INST {U2707} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.065} { 0.060} {} {1} {(68.27,44.55) (68.46,44.73)} 
    NET {} {} {} {} {} {n2494} {} { 0.000} { 0.000} {0.006} {1.774} { 0.065} { 0.060} {} {} {} 
    INST {U2708} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.014} { 0.000} {0.008} {} { 0.079} { 0.075} {} {1} {(68.53,45.61) (68.55,45.88)} 
    NET {} {} {} {} {} {n925} {} { 0.000} { 0.000} {0.008} {2.053} { 0.079} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.004} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 693
PATH 694
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]7} {CK}
  ENDPT {acc_reg_out_reg[12]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(73.14,16.66) (76.62,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><12]} {} { 0.000} { 0.000} {0.006} {3.022} { 0.055} { 0.050} {} {} {} 
    INST {U5097} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(76.25,17.61) (76.44,17.23)} 
    NET {} {} {} {} {} {n4930} {} { 0.000} { 0.000} {0.008} {1.793} { 0.071} { 0.066} {} {} {} 
    INST {U5098} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(75.25,17.61) (75.11,17.43)} 
    NET {} {} {} {} {} {n987} {} { 0.000} { 0.000} {0.005} {1.398} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 694
PATH 695
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]7} {CK}
  ENDPT {acc_reg_out_reg[8]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(82.25,16.66) (85.74,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><8]} {} { 0.000} { 0.000} {0.006} {3.304} { 0.055} { 0.050} {} {} {} 
    INST {U5085} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(83.85,17.61) (84.04,17.23)} 
    NET {} {} {} {} {} {n4909} {} { 0.000} { 0.000} {0.008} {1.763} { 0.071} { 0.066} {} {} {} 
    INST {U5086} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(83.03,17.61) (82.90,17.43)} 
    NET {} {} {} {} {} {n991} {} { 0.000} { 0.000} {0.005} {1.251} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 695
PATH 696
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]4} {CK}
  ENDPT {acc_reg_out_reg[3]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.052} {} {2} {(83.20,104.30) (86.69,104.06)} 
    NET {} {} {} {} {} {acc_out[1><0><3]} {} { 0.000} { 0.000} {0.007} {5.268} { 0.057} { 0.052} {} {} {} 
    INST {U3957} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.074} { 0.069} {} {1} {(82.59,103.36) (82.40,103.73)} 
    NET {} {} {} {} {} {n3706} {} { 0.000} { 0.000} {0.008} {1.854} { 0.074} { 0.069} {} {} {} 
    INST {U3958} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.079} { 0.074} {} {1} {(82.33,104.41) (82.50,104.03)} 
    NET {} {} {} {} {} {n1068} {} { 0.000} { 0.000} {0.003} {1.324} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 696
PATH 697
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]2} {CK}
  ENDPT {acc_reg_out_reg[4]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(113.42,56.70) (116.90,56.47)} 
    NET {} {} {} {} {} {acc_out[0><2><4]} {} { 0.000} { 0.000} {0.006} {3.152} { 0.055} { 0.050} {} {} {} 
    INST {U4902} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(115.65,58.55) (115.46,58.93)} 
    NET {} {} {} {} {} {n4604} {} { 0.000} { 0.000} {0.008} {1.802} { 0.071} { 0.066} {} {} {} 
    INST {U4903} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(114.20,58.55) (114.06,58.73)} 
    NET {} {} {} {} {} {n1115} {} { 0.000} { 0.000} {0.005} {1.419} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 697
PATH 698
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]7} {CK}
  ENDPT {acc_reg_out_reg[4]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(91.00,16.66) (94.48,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><4]} {} { 0.000} { 0.000} {0.006} {3.224} { 0.055} { 0.050} {} {} {} 
    INST {U5072} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(93.54,17.61) (93.73,17.23)} 
    NET {} {} {} {} {} {n4888} {} { 0.000} { 0.000} {0.008} {1.769} { 0.071} { 0.066} {} {} {} 
    INST {U5073} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(92.73,17.61) (92.59,17.43)} 
    NET {} {} {} {} {} {n995} {} { 0.000} { 0.000} {0.005} {1.368} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 698
PATH 699
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]13} {CK}
  ENDPT {acc_reg_out_reg[6]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(21.84,69.86) (25.32,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><6]} {} { 0.000} { 0.000} {0.006} {3.217} { 0.055} { 0.050} {} {} {} 
    INST {U5255} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(24.26,70.81) (24.07,70.43)} 
    NET {} {} {} {} {} {n5207} {} { 0.000} { 0.000} {0.008} {1.816} { 0.071} { 0.066} {} {} {} 
    INST {U5256} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(22.80,70.81) (22.67,70.64)} 
    NET {} {} {} {} {} {n849} {} { 0.000} { 0.000} {0.005} {1.304} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 699
PATH 700
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]6} {CK}
  ENDPT {acc_reg_out_reg[3]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(94.23,44.66) (97.71,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><3]} {} { 0.000} { 0.000} {0.006} {3.228} { 0.055} { 0.050} {} {} {} 
    INST {U5033} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(96.20,45.61) (96.39,45.23)} 
    NET {} {} {} {} {} {n4822} {} { 0.000} { 0.000} {0.008} {1.828} { 0.071} { 0.066} {} {} {} 
    INST {U5034} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(95.20,45.61) (95.06,45.44)} 
    NET {} {} {} {} {} {n1020} {} { 0.000} { 0.000} {0.005} {1.302} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 700
PATH 701
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]15} {CK}
  ENDPT {acc_reg_out_reg[5]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(28.11,16.66) (31.59,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><5]} {} { 0.000} { 0.000} {0.006} {3.331} { 0.055} { 0.050} {} {} {} 
    INST {U5336} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(29.70,17.61) (29.89,17.23)} 
    NET {} {} {} {} {} {n5346} {} { 0.000} { 0.000} {0.008} {1.788} { 0.071} { 0.066} {} {} {} 
    INST {U5337} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(28.70,17.61) (28.56,17.43)} 
    NET {} {} {} {} {} {n802} {} { 0.000} { 0.000} {0.005} {1.246} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 701
PATH 702
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]13} {CK}
  ENDPT {acc_reg_out_reg[13]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(13.88,67.90) (10.40,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><13]} {} { 0.000} { 0.000} {0.006} {3.400} { 0.055} { 0.050} {} {} {} 
    INST {U5276} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(12.60,70.81) (12.79,70.43)} 
    NET {} {} {} {} {} {n5243} {} { 0.000} { 0.000} {0.008} {1.713} { 0.071} { 0.066} {} {} {} 
    INST {U5277} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(12.72,69.75) (12.86,69.92)} 
    NET {} {} {} {} {} {n842} {} { 0.000} { 0.000} {0.005} {1.369} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 702
PATH 703
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]13} {CK}
  ENDPT {acc_reg_out_reg[4]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(26.02,69.86) (29.50,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><4]} {} { 0.000} { 0.000} {0.006} {3.007} { 0.055} { 0.050} {} {} {} 
    INST {U5249} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(29.20,70.81) (29.01,70.43)} 
    NET {} {} {} {} {} {n5196} {} { 0.000} { 0.000} {0.008} {2.022} { 0.071} { 0.066} {} {} {} 
    INST {U5250} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(26.41,70.81) (26.28,70.64)} 
    NET {} {} {} {} {} {n851} {} { 0.000} { 0.000} {0.005} {1.262} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 703
PATH 704
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]14} {CK}
  ENDPT {acc_reg_out_reg[4]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(30.00,44.66) (33.49,44.90)} 
    NET {} {} {} {} {} {acc_out[3><2><4]} {} { 0.000} { 0.000} {0.006} {3.414} { 0.055} { 0.050} {} {} {} 
    INST {U5293} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(31.86,45.61) (31.67,45.23)} 
    NET {} {} {} {} {} {n5270} {} { 0.000} { 0.000} {0.008} {1.794} { 0.071} { 0.066} {} {} {} 
    INST {U5294} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(30.59,45.61) (30.46,45.44)} 
    NET {} {} {} {} {} {n827} {} { 0.000} { 0.000} {0.005} {1.259} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 704
PATH 705
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]2} {CK}
  ENDPT {acc_reg_out_reg[3]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(109.23,56.70) (112.72,56.47)} 
    NET {} {} {} {} {} {acc_out[0><2><3]} {} { 0.000} { 0.000} {0.006} {3.060} { 0.055} { 0.050} {} {} {} 
    INST {U4898} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(111.97,58.55) (112.16,58.93)} 
    NET {} {} {} {} {} {n4599} {} { 0.000} { 0.000} {0.008} {1.783} { 0.071} { 0.066} {} {} {} 
    INST {U4899} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(111.16,58.55) (111.02,58.73)} 
    NET {} {} {} {} {} {n1116} {} { 0.000} { 0.000} {0.005} {1.576} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 705
PATH 706
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]7} {CK}
  ENDPT {acc_reg_out_reg[9]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(79.98,14.70) (83.46,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><9]} {} { 0.000} { 0.000} {0.006} {3.340} { 0.055} { 0.050} {} {} {} 
    INST {U5088} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(81.38,17.61) (81.57,17.23)} 
    NET {} {} {} {} {} {n4914} {} { 0.000} { 0.000} {0.008} {1.763} { 0.071} { 0.066} {} {} {} 
    INST {U5089} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(80.56,17.61) (80.43,17.43)} 
    NET {} {} {} {} {} {n990} {} { 0.000} { 0.000} {0.005} {1.437} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 706
PATH 707
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]2} {CK}
  ENDPT {acc_reg_out_reg[10]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(125.20,56.70) (128.68,56.47)} 
    NET {} {} {} {} {} {acc_out[0><2><10]} {} { 0.000} { 0.000} {0.006} {3.311} { 0.055} { 0.050} {} {} {} 
    INST {U4921} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(127.05,58.55) (126.86,58.93)} 
    NET {} {} {} {} {} {n4636} {} { 0.000} { 0.000} {0.008} {1.757} { 0.071} { 0.066} {} {} {} 
    INST {U4922} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(125.78,58.55) (125.65,58.73)} 
    NET {} {} {} {} {} {n1109} {} { 0.000} { 0.000} {0.005} {1.405} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 707
PATH 708
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]14} {CK}
  ENDPT {acc_reg_out_reg[5]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(27.16,42.70) (30.64,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><5]} {} { 0.000} { 0.000} {0.006} {3.200} { 0.055} { 0.050} {} {} {} 
    INST {U5297} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(29.01,44.55) (28.82,44.93)} 
    NET {} {} {} {} {} {n5276} {} { 0.000} { 0.000} {0.008} {1.810} { 0.071} { 0.066} {} {} {} 
    INST {U5298} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(27.55,44.55) (27.42,44.73)} 
    NET {} {} {} {} {} {n826} {} { 0.000} { 0.000} {0.005} {1.392} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 708
PATH 709
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]2} {CK}
  ENDPT {acc_reg_out_reg[5]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(117.59,56.70) (121.08,56.47)} 
    NET {} {} {} {} {} {acc_out[0><2><5]} {} { 0.000} { 0.000} {0.006} {3.341} { 0.055} { 0.050} {} {} {} 
    INST {U4906} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(119.45,58.55) (119.26,58.93)} 
    NET {} {} {} {} {} {n4610} {} { 0.000} { 0.000} {0.008} {1.780} { 0.071} { 0.066} {} {} {} 
    INST {U4907} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.079} { 0.074} {} {1} {(118.19,58.55) (118.05,58.73)} 
    NET {} {} {} {} {} {n1114} {} { 0.000} { 0.000} {0.005} {1.405} { 0.079} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 709
PATH 710
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]15} {CK}
  ENDPT {acc_reg_out_reg[3]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(32.29,16.66) (35.77,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><3]} {} { 0.000} { 0.000} {0.006} {3.372} { 0.055} { 0.050} {} {} {} 
    INST {U5329} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(34.26,17.61) (34.45,17.23)} 
    NET {} {} {} {} {} {n5335} {} { 0.000} { 0.000} {0.008} {1.774} { 0.071} { 0.066} {} {} {} 
    INST {U5330} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(33.45,17.61) (33.31,17.43)} 
    NET {} {} {} {} {} {n804} {} { 0.000} { 0.000} {0.005} {1.304} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 710
PATH 711
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]7} {CK}
  ENDPT {acc_reg_out_reg[10]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(77.70,16.66) (81.18,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><10]} {} { 0.000} { 0.000} {0.006} {3.483} { 0.055} { 0.050} {} {} {} 
    INST {U5091} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(78.91,17.61) (79.10,17.23)} 
    NET {} {} {} {} {} {n4920} {} { 0.000} { 0.000} {0.008} {1.771} { 0.072} { 0.066} {} {} {} 
    INST {U5092} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(78.09,17.61) (77.96,17.43)} 
    NET {} {} {} {} {} {n989} {} { 0.000} { 0.000} {0.005} {1.236} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 711
PATH 712
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]10} {CK}
  ENDPT {acc_reg_out_reg[6]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(60.25,42.70) (56.76,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><6]} {} { 0.000} { 0.000} {0.006} {3.039} { 0.055} { 0.050} {} {} {} 
    INST {U5169} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(56.94,44.55) (56.75,44.93)} 
    NET {} {} {} {} {} {n5056} {} { 0.000} { 0.000} {0.008} {1.815} { 0.071} { 0.066} {} {} {} 
    INST {U5170} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(57.95,44.55) (58.08,44.73)} 
    NET {} {} {} {} {} {n921} {} { 0.000} { 0.000} {0.005} {1.638} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 712
PATH 713
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]10} {CK}
  ENDPT {acc_reg_out_reg[14]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(39.88,42.70) (43.37,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><14]} {} { 0.000} { 0.000} {0.006} {3.025} { 0.055} { 0.050} {} {} {} 
    INST {U5193} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.071} { 0.066} {} {1} {(43.45,44.55) (43.26,44.93)} 
    NET {} {} {} {} {} {n5099} {} { 0.000} { 0.000} {0.007} {1.787} { 0.071} { 0.066} {} {} {} 
    INST {U5194} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(42.18,44.55) (42.31,44.73)} 
    NET {} {} {} {} {} {n913} {} { 0.000} { 0.000} {0.005} {1.656} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 713
PATH 714
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]15} {CK}
  ENDPT {acc_reg_out_reg[6]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(24.12,16.66) (27.60,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><6]} {} { 0.000} { 0.000} {0.006} {3.298} { 0.055} { 0.050} {} {} {} 
    INST {U5340} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(27.23,17.61) (27.42,17.23)} 
    NET {} {} {} {} {} {n5352} {} { 0.000} { 0.000} {0.008} {1.764} { 0.071} { 0.066} {} {} {} 
    INST {U5341} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(26.41,17.61) (26.28,17.43)} 
    NET {} {} {} {} {} {n801} {} { 0.000} { 0.000} {0.005} {1.454} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 714
PATH 715
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]10} {CK}
  ENDPT {acc_reg_out_reg[7]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(51.86,42.70) (55.34,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><7]} {} { 0.000} { 0.000} {0.006} {3.197} { 0.055} { 0.050} {} {} {} 
    INST {U5172} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(54.02,44.55) (54.21,44.93)} 
    NET {} {} {} {} {} {n5061} {} { 0.000} { 0.000} {0.008} {1.809} { 0.071} { 0.066} {} {} {} 
    INST {U5173} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(53.02,44.55) (52.88,44.73)} 
    NET {} {} {} {} {} {n920} {} { 0.000} { 0.000} {0.005} {1.459} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 715
PATH 716
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]6} {CK}
  ENDPT {acc_reg_out_reg[11]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(75.61,42.70) (79.09,42.47)} 
    NET {} {} {} {} {} {acc_out[1><2><11]} {} { 0.000} { 0.000} {0.006} {3.434} { 0.055} { 0.050} {} {} {} 
    INST {U5059} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(77.27,44.55) (77.08,44.93)} 
    NET {} {} {} {} {} {n4863} {} { 0.000} { 0.000} {0.008} {1.759} { 0.071} { 0.066} {} {} {} 
    INST {U5060} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(76.20,44.55) (76.06,44.73)} 
    NET {} {} {} {} {} {n1012} {} { 0.000} { 0.000} {0.005} {1.394} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 716
PATH 717
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]7} {CK}
  ENDPT {acc_reg_out_reg[11]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(77.31,19.46) (80.80,19.70)} 
    NET {} {} {} {} {} {acc_out[1><3><11]} {} { 0.000} { 0.000} {0.006} {3.591} { 0.055} { 0.050} {} {} {} 
    INST {U5094} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(78.79,20.41) (78.60,20.03)} 
    NET {} {} {} {} {} {n4925} {} { 0.000} { 0.000} {0.008} {1.771} { 0.072} { 0.066} {} {} {} 
    INST {U5095} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(77.53,20.41) (77.39,20.23)} 
    NET {} {} {} {} {} {n988} {} { 0.000} { 0.000} {0.005} {1.258} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 717
PATH 718
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]14} {CK}
  ENDPT {acc_reg_out_reg[0]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(35.70,42.70) (39.19,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><0]} {} { 0.000} { 0.000} {0.006} {3.022} { 0.055} { 0.049} {} {} {} 
    INST {U5283} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(39.58,44.55) (39.77,44.93)} 
    NET {} {} {} {} {} {n5254} {} { 0.000} { 0.000} {0.008} {1.809} { 0.071} { 0.066} {} {} {} 
    INST {U5284} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(38.58,44.55) (38.44,44.73)} 
    NET {} {} {} {} {} {n831} {} { 0.000} { 0.000} {0.005} {1.694} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 718
PATH 719
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]15} {CK}
  ENDPT {acc_reg_out_reg[4]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(29.62,14.70) (33.11,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><4]} {} { 0.000} { 0.000} {0.006} {3.254} { 0.055} { 0.050} {} {} {} 
    INST {U5332} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(31.79,17.61) (31.98,17.23)} 
    NET {} {} {} {} {} {n5341} {} { 0.000} { 0.000} {0.008} {1.774} { 0.071} { 0.066} {} {} {} 
    INST {U5333} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(30.98,17.61) (30.84,17.43)} 
    NET {} {} {} {} {} {n803} {} { 0.000} { 0.000} {0.005} {1.563} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 719
PATH 720
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]14} {CK}
  ENDPT {acc_reg_out_reg[14]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(13.88,42.70) (10.40,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><14]} {} { 0.000} { 0.000} {0.006} {3.424} { 0.055} { 0.050} {} {} {} 
    INST {U5324} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(12.79,44.55) (12.98,44.93)} 
    NET {} {} {} {} {} {n5327} {} { 0.000} { 0.000} {0.008} {1.766} { 0.071} { 0.066} {} {} {} 
    INST {U5325} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(11.78,44.55) (11.91,44.73)} 
    NET {} {} {} {} {} {n817} {} { 0.000} { 0.000} {0.005} {1.454} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 720
PATH 721
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]10} {CK}
  ENDPT {acc_reg_out_reg[4]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(61.55,42.70) (65.03,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><4]} {} { 0.000} { 0.000} {0.006} {3.349} { 0.055} { 0.050} {} {} {} 
    INST {U5161} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(62.76,44.55) (62.95,44.93)} 
    NET {} {} {} {} {} {n5045} {} { 0.000} { 0.000} {0.008} {1.815} { 0.071} { 0.066} {} {} {} 
    INST {U5162} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(61.76,44.55) (61.62,44.73)} 
    NET {} {} {} {} {} {n923} {} { 0.000} { 0.000} {0.005} {1.472} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 721
PATH 722
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]9} {CK}
  ENDPT {acc_reg_out_reg[4]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(57.75,69.86) (61.23,70.09)} 
    NET {} {} {} {} {} {acc_out[2><1><4]} {} { 0.000} { 0.000} {0.006} {3.370} { 0.055} { 0.050} {} {} {} 
    INST {U5122} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(60.55,70.81) (60.36,70.43)} 
    NET {} {} {} {} {} {n4978} {} { 0.000} { 0.000} {0.008} {1.786} { 0.071} { 0.066} {} {} {} 
    INST {U5123} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(59.29,70.81) (59.15,70.64)} 
    NET {} {} {} {} {} {n947} {} { 0.000} { 0.000} {0.005} {1.394} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 722
PATH 723
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]7} {CK}
  ENDPT {acc_reg_out_reg[5]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(88.53,14.70) (92.01,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><5]} {} { 0.000} { 0.000} {0.006} {3.202} { 0.055} { 0.050} {} {} {} 
    INST {U5076} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(91.07,17.61) (91.26,17.23)} 
    NET {} {} {} {} {} {n4894} {} { 0.000} { 0.000} {0.008} {1.769} { 0.071} { 0.066} {} {} {} 
    INST {U5077} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(90.25,17.61) (90.12,17.43)} 
    NET {} {} {} {} {} {n994} {} { 0.000} { 0.000} {0.005} {1.624} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 723
PATH 724
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]7} {CK}
  ENDPT {acc_reg_out_reg[7]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(84.34,14.70) (87.83,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><7]} {} { 0.000} { 0.000} {0.006} {3.292} { 0.055} { 0.050} {} {} {} 
    INST {U5082} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(86.32,17.61) (86.51,17.23)} 
    NET {} {} {} {} {} {n4904} {} { 0.000} { 0.000} {0.008} {1.800} { 0.071} { 0.066} {} {} {} 
    INST {U5083} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(85.31,17.61) (85.18,17.43)} 
    NET {} {} {} {} {} {n992} {} { 0.000} { 0.000} {0.005} {1.504} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 724
PATH 725
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]9} {CK}
  ENDPT {acc_reg_out_reg[3]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(63.66,67.90) (60.18,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><3]} {} { 0.000} { 0.000} {0.006} {3.405} { 0.055} { 0.050} {} {} {} 
    INST {U5120} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.071} { 0.066} {} {1} {(62.26,70.81) (62.07,70.43)} 
    NET {} {} {} {} {} {n4973} {} { 0.000} { 0.000} {0.007} {1.732} { 0.071} { 0.066} {} {} {} 
    INST {U5121} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(62.12,69.75) (62.26,69.92)} 
    NET {} {} {} {} {} {n948} {} { 0.000} { 0.000} {0.005} {1.539} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 725
PATH 726
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]7} {CK}
  ENDPT {acc_reg_out_reg[6]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(90.08,16.66) (86.59,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><6]} {} { 0.000} { 0.000} {0.006} {3.371} { 0.055} { 0.050} {} {} {} 
    INST {U5079} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(88.79,17.61) (88.98,17.23)} 
    NET {} {} {} {} {} {n4899} {} { 0.000} { 0.000} {0.008} {1.800} { 0.071} { 0.066} {} {} {} 
    INST {U5080} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(87.78,17.61) (87.65,17.43)} 
    NET {} {} {} {} {} {n993} {} { 0.000} { 0.000} {0.005} {1.466} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 726
PATH 727
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]15} {CK}
  ENDPT {acc_reg_out_reg[10]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(21.87,19.46) (18.38,19.70)} 
    NET {} {} {} {} {} {acc_out[3><3><10]} {} { 0.000} { 0.000} {0.006} {3.403} { 0.055} { 0.050} {} {} {} 
    INST {U5352} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(18.18,20.41) (17.99,20.03)} 
    NET {} {} {} {} {} {n5374} {} { 0.000} { 0.000} {0.008} {1.786} { 0.071} { 0.066} {} {} {} 
    INST {U5353} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(19.18,20.41) (19.32,20.23)} 
    NET {} {} {} {} {} {n797} {} { 0.000} { 0.000} {0.005} {1.477} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.005} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 727
PATH 728
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]11} {CK}
  ENDPT {acc_reg_out_reg[10]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(52.27,17.50) (48.78,17.27)} 
    NET {} {} {} {} {} {acc_out[2><3><10]} {} { 0.000} { 0.000} {0.006} {3.382} { 0.055} { 0.050} {} {} {} 
    INST {U5218} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(49.15,19.36) (48.96,19.73)} 
    NET {} {} {} {} {} {n5140} {} { 0.000} { 0.000} {0.008} {1.762} { 0.071} { 0.066} {} {} {} 
    INST {U5219} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(49.97,19.36) (50.10,19.53)} 
    NET {} {} {} {} {} {n893} {} { 0.000} { 0.000} {0.005} {1.604} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 728
PATH 729
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]9} {CK}
  ENDPT {acc_reg_out_reg[5]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(54.70,67.90) (58.19,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><5]} {} { 0.000} { 0.000} {0.006} {3.216} { 0.055} { 0.049} {} {} {} 
    INST {U5126} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(57.70,70.81) (57.51,70.43)} 
    NET {} {} {} {} {} {n4983} {} { 0.000} { 0.000} {0.008} {1.863} { 0.071} { 0.066} {} {} {} 
    INST {U5127} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(56.44,69.75) (56.30,69.92)} 
    NET {} {} {} {} {} {n946} {} { 0.000} { 0.000} {0.005} {1.580} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 729
PATH 730
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]5} {CK}
  ENDPT {acc_reg_out_reg[5]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(86.06,70.70) (89.54,70.47)} 
    NET {} {} {} {} {} {acc_out[1><1><5]} {} { 0.000} { 0.000} {0.006} {3.521} { 0.055} { 0.050} {} {} {} 
    INST {U5001} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(87.46,72.56) (87.65,72.93)} 
    NET {} {} {} {} {} {n4767} {} { 0.000} { 0.000} {0.008} {1.784} { 0.072} { 0.066} {} {} {} 
    INST {U5002} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(86.64,72.56) (86.51,72.73)} 
    NET {} {} {} {} {} {n1042} {} { 0.000} { 0.000} {0.005} {1.403} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 730
PATH 731
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]11} {CK}
  ENDPT {acc_reg_out_reg[5]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(58.88,17.50) (62.37,17.27)} 
    NET {} {} {} {} {} {acc_out[2><3><5]} {} { 0.000} { 0.000} {0.006} {3.548} { 0.055} { 0.050} {} {} {} 
    INST {U5203} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(60.67,19.36) (60.86,19.73)} 
    NET {} {} {} {} {} {n5115} {} { 0.000} { 0.000} {0.008} {1.768} { 0.072} { 0.066} {} {} {} 
    INST {U5204} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(59.86,19.36) (59.72,19.53)} 
    NET {} {} {} {} {} {n898} {} { 0.000} { 0.000} {0.005} {1.407} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 731
PATH 732
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]7} {CK}
  ENDPT {acc_reg_out_reg[13]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(72.95,19.46) (76.43,19.70)} 
    NET {} {} {} {} {} {acc_out[1><3><13]} {} { 0.000} { 0.000} {0.006} {3.524} { 0.055} { 0.050} {} {} {} 
    INST {U5100} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(75.68,20.41) (75.87,20.03)} 
    NET {} {} {} {} {} {n4935} {} { 0.000} { 0.000} {0.008} {1.829} { 0.072} { 0.066} {} {} {} 
    INST {U5101} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(74.48,20.41) (74.61,20.23)} 
    NET {} {} {} {} {} {n986} {} { 0.000} { 0.000} {0.005} {1.362} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 732
PATH 733
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]6} {CK}
  ENDPT {acc_reg_out_reg[10]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(76.56,41.86) (80.04,42.09)} 
    NET {} {} {} {} {} {acc_out[1><2><10]} {} { 0.000} { 0.000} {0.006} {3.299} { 0.055} { 0.049} {} {} {} 
    INST {U5056} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(79.36,44.55) (79.17,44.93)} 
    NET {} {} {} {} {} {n4858} {} { 0.000} { 0.000} {0.008} {1.782} { 0.071} { 0.066} {} {} {} 
    INST {U5057} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(78.09,44.55) (77.96,44.73)} 
    NET {} {} {} {} {} {n1013} {} { 0.000} { 0.000} {0.005} {1.674} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 733
PATH 734
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]14} {CK}
  ENDPT {acc_reg_out_reg[3]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(31.53,42.70) (35.01,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><3]} {} { 0.000} { 0.000} {0.006} {3.401} { 0.055} { 0.050} {} {} {} 
    INST {U5289} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(33.69,45.61) (33.88,45.23)} 
    NET {} {} {} {} {} {n5264} {} { 0.000} { 0.000} {0.008} {1.760} { 0.071} { 0.066} {} {} {} 
    INST {U5290} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(33.06,45.61) (32.93,45.44)} 
    NET {} {} {} {} {} {n828} {} { 0.000} { 0.000} {0.005} {1.627} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 734
PATH 735
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]13} {CK}
  ENDPT {acc_reg_out_reg[14]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(14.08,67.06) (10.59,67.30)} 
    NET {} {} {} {} {} {acc_out[3><1><14]} {} { 0.000} { 0.000} {0.006} {3.386} { 0.055} { 0.050} {} {} {} 
    INST {U5279} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(11.08,70.81) (11.27,70.43)} 
    NET {} {} {} {} {} {n5249} {} { 0.000} { 0.000} {0.008} {1.736} { 0.071} { 0.066} {} {} {} 
    INST {U5280} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(11.78,69.75) (11.91,69.92)} 
    NET {} {} {} {} {} {n841} {} { 0.000} { 0.000} {0.005} {1.593} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 735
PATH 736
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]14} {CK}
  ENDPT {acc_reg_out_reg[7]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(19.18,42.70) (22.66,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><7]} {} { 0.000} { 0.000} {0.006} {3.459} { 0.055} { 0.050} {} {} {} 
    INST {U5303} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(22.10,44.55) (22.29,44.93)} 
    NET {} {} {} {} {} {n5286} {} { 0.000} { 0.000} {0.008} {1.771} { 0.071} { 0.066} {} {} {} 
    INST {U5304} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(21.29,44.55) (21.15,44.73)} 
    NET {} {} {} {} {} {n824} {} { 0.000} { 0.000} {0.005} {1.558} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 736
PATH 737
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]5} {CK}
  ENDPT {acc_reg_out_reg[4]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(90.23,70.70) (93.72,70.47)} 
    NET {} {} {} {} {} {acc_out[1><1><4]} {} { 0.000} { 0.000} {0.006} {3.601} { 0.055} { 0.050} {} {} {} 
    INST {U4997} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(92.47,72.56) (92.28,72.93)} 
    NET {} {} {} {} {} {n4762} {} { 0.000} { 0.000} {0.008} {1.793} { 0.072} { 0.066} {} {} {} 
    INST {U4998} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(91.20,72.56) (91.07,72.73)} 
    NET {} {} {} {} {} {n1043} {} { 0.000} { 0.000} {0.005} {1.443} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 737
PATH 738
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]14} {CK}
  ENDPT {acc_reg_out_reg[12]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(14.23,42.70) (17.72,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><12]} {} { 0.000} { 0.000} {0.006} {3.670} { 0.056} { 0.050} {} {} {} 
    INST {U5318} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(15.83,44.55) (16.02,44.93)} 
    NET {} {} {} {} {} {n5312} {} { 0.000} { 0.000} {0.008} {1.748} { 0.072} { 0.066} {} {} {} 
    INST {U5319} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(15.21,44.55) (15.07,44.73)} 
    NET {} {} {} {} {} {n819} {} { 0.000} { 0.000} {0.005} {1.422} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 738
PATH 739
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]9} {CK}
  ENDPT {acc_reg_out_reg[2]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(64.39,67.90) (67.88,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><2]} {} { 0.000} { 0.000} {0.006} {3.535} { 0.055} { 0.050} {} {} {} 
    INST {U5118} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(65.30,70.81) (65.11,70.43)} 
    NET {} {} {} {} {} {n4968} {} { 0.000} { 0.000} {0.008} {1.756} { 0.072} { 0.066} {} {} {} 
    INST {U5119} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(64.80,69.75) (64.66,69.92)} 
    NET {} {} {} {} {} {n949} {} { 0.000} { 0.000} {0.005} {1.489} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 739
PATH 740
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]11} {CK}
  ENDPT {acc_reg_out_reg[12]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(47.90,17.50) (44.41,17.27)} 
    NET {} {} {} {} {} {acc_out[2><3><12]} {} { 0.000} { 0.000} {0.006} {3.609} { 0.056} { 0.050} {} {} {} 
    INST {U5224} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(46.04,20.41) (46.23,20.03)} 
    NET {} {} {} {} {} {n5150} {} { 0.000} { 0.000} {0.008} {1.716} { 0.072} { 0.066} {} {} {} 
    INST {U5225} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(46.36,19.36) (46.49,19.53)} 
    NET {} {} {} {} {} {n891} {} { 0.000} { 0.000} {0.005} {1.463} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 740
PATH 741
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]15} {CK}
  ENDPT {acc_reg_out_reg[7]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(23.73,14.70) (27.22,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><7]} {} { 0.000} { 0.000} {0.006} {3.471} { 0.055} { 0.050} {} {} {} 
    INST {U5343} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(25.40,17.61) (25.21,17.23)} 
    NET {} {} {} {} {} {n5358} {} { 0.000} { 0.000} {0.008} {1.831} { 0.072} { 0.066} {} {} {} 
    INST {U5344} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(23.95,17.61) (23.81,17.43)} 
    NET {} {} {} {} {} {n800} {} { 0.000} { 0.000} {0.005} {1.481} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 741
PATH 742
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]11} {CK}
  ENDPT {acc_reg_out_reg[14]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(44.29,22.26) (40.80,22.50)} 
    NET {} {} {} {} {} {acc_out[2><3><14]} {} { 0.000} { 0.000} {0.006} {3.931} { 0.056} { 0.050} {} {} {} 
    INST {U5230} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.066} {} {1} {(44.52,23.21) (44.71,22.83)} 
    NET {} {} {} {} {} {n5162} {} { 0.000} { 0.000} {0.007} {1.739} { 0.072} { 0.066} {} {} {} 
    INST {U5231} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(45.04,22.16) (44.90,22.32)} 
    NET {} {} {} {} {} {n889} {} { 0.000} { 0.000} {0.005} {1.265} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 742
PATH 743
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]6} {CK}
  ENDPT {weight_reg_reg[2]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]6} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.056} {} {5} {(103.19,62.30) (99.70,62.07)} 
    NET {} {} {} {} {} {n6weight_reg[2]} {} { 0.000} { 0.000} {0.009} {4.566} { 0.062} { 0.056} {} {} {} 
    INST {U4081} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.072} { 0.067} {} {1} {(99.81,61.36) (100.00,61.49)} 
    NET {} {} {} {} {} {n3775} {} { 0.000} { 0.000} {0.005} {1.825} { 0.072} { 0.067} {} {} {} 
    INST {U4082} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.079} { 0.073} {} {1} {(101.52,61.36) (101.69,61.73)} 
    NET {} {} {} {} {} {n725} {} { 0.000} { 0.000} {0.004} {1.412} { 0.079} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 743
PATH 744
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]11} {CK}
  ENDPT {acc_reg_out_reg[9]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(49.77,16.66) (53.25,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><9]} {} { 0.000} { 0.000} {0.006} {3.510} { 0.055} { 0.050} {} {} {} 
    INST {U5215} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(52.57,19.36) (52.38,19.73)} 
    NET {} {} {} {} {} {n5135} {} { 0.000} { 0.000} {0.008} {1.770} { 0.072} { 0.066} {} {} {} 
    INST {U5216} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(51.30,19.36) (51.17,19.53)} 
    NET {} {} {} {} {} {n894} {} { 0.000} { 0.000} {0.005} {1.609} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 744
PATH 745
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]13} {CK}
  ENDPT {acc_reg_out_reg[10]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(14.43,67.90) (17.91,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><10]} {} { 0.000} { 0.000} {0.006} {3.615} { 0.056} { 0.050} {} {} {} 
    INST {U5267} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(15.90,70.81) (15.71,70.43)} 
    NET {} {} {} {} {} {n5227} {} { 0.000} { 0.000} {0.008} {1.732} { 0.072} { 0.066} {} {} {} 
    INST {U5268} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(15.77,69.75) (15.90,69.92)} 
    NET {} {} {} {} {} {n845} {} { 0.000} { 0.000} {0.005} {1.511} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 745
PATH 746
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]6} {CK}
  ENDPT {acc_reg_out_reg[7]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(83.39,45.50) (86.88,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><7]} {} { 0.000} { 0.000} {0.006} {3.578} { 0.055} { 0.050} {} {} {} 
    INST {U5047} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(85.82,47.36) (85.63,47.73)} 
    NET {} {} {} {} {} {n4843} {} { 0.000} { 0.000} {0.008} {1.828} { 0.072} { 0.066} {} {} {} 
    INST {U5048} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(84.36,47.36) (84.23,47.52)} 
    NET {} {} {} {} {} {n1016} {} { 0.000} { 0.000} {0.005} {1.446} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 746
PATH 747
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]11} {CK}
  ENDPT {acc_reg_out_reg[13]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(41.98,19.46) (45.46,19.70)} 
    NET {} {} {} {} {} {acc_out[2><3><13]} {} { 0.000} { 0.000} {0.006} {3.663} { 0.056} { 0.050} {} {} {} 
    INST {U5227} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(44.52,20.41) (44.71,20.03)} 
    NET {} {} {} {} {} {n5155} {} { 0.000} { 0.000} {0.008} {1.792} { 0.072} { 0.066} {} {} {} 
    INST {U5228} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(43.51,20.41) (43.64,20.23)} 
    NET {} {} {} {} {} {n890} {} { 0.000} { 0.000} {0.005} {1.365} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 747
PATH 748
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]11} {CK}
  ENDPT {acc_reg_out_reg[7]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(57.59,16.66) (54.10,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><7]} {} { 0.000} { 0.000} {0.006} {3.477} { 0.055} { 0.050} {} {} {} 
    INST {U5209} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(55.35,19.36) (55.54,19.73)} 
    NET {} {} {} {} {} {n5125} {} { 0.000} { 0.000} {0.008} {1.899} { 0.072} { 0.066} {} {} {} 
    INST {U5210} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(55.66,17.61) (55.80,17.43)} 
    NET {} {} {} {} {} {n896} {} { 0.000} { 0.000} {0.005} {1.385} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 748
PATH 749
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]1} {CK}
  ENDPT {acc_reg_out_reg[4]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(113.80,84.70) (117.28,84.47)} 
    NET {} {} {} {} {} {acc_out[0><1><4]} {} { 0.000} { 0.000} {0.006} {3.742} { 0.056} { 0.050} {} {} {} 
    INST {U4851} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(113.37,86.56) (113.18,86.93)} 
    NET {} {} {} {} {} {n4533} {} { 0.000} { 0.000} {0.008} {1.768} { 0.072} { 0.066} {} {} {} 
    INST {U4852} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(114.19,86.56) (114.32,86.73)} 
    NET {} {} {} {} {} {n1139} {} { 0.000} { 0.000} {0.005} {1.396} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 749
PATH 750
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]13} {CK}
  ENDPT {weight_reg_reg[2]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]13} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.056} {} {5} {(28.11,93.10) (31.59,92.86)} 
    NET {} {} {} {} {} {n13weight_reg[2]} {} { 0.000} { 0.000} {0.009} {4.395} { 0.062} { 0.056} {} {} {} 
    INST {U4155} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.072} { 0.066} {} {1} {(32.93,93.20) (33.12,93.07)} 
    NET {} {} {} {} {} {n3819} {} { 0.000} { 0.000} {0.005} {1.760} { 0.072} { 0.066} {} {} {} 
    INST {U4156} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.079} { 0.073} {} {1} {(32.24,93.20) (32.07,92.83)} 
    NET {} {} {} {} {} {n637} {} { 0.000} { 0.000} {0.004} {1.699} { 0.079} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 750
PATH 751
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]10} {CK}
  ENDPT {acc_reg_out_reg[5]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(57.75,41.86) (61.23,42.09)} 
    NET {} {} {} {} {} {acc_out[2><2><5]} {} { 0.000} { 0.000} {0.006} {3.347} { 0.055} { 0.049} {} {} {} 
    INST {U5165} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.065} {} {1} {(60.74,44.55) (60.55,44.93)} 
    NET {} {} {} {} {} {n5050} {} { 0.000} { 0.000} {0.008} {1.815} { 0.071} { 0.065} {} {} {} 
    INST {U5166} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(59.29,44.55) (59.15,44.73)} 
    NET {} {} {} {} {} {n922} {} { 0.000} { 0.000} {0.005} {1.732} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 751
PATH 752
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]14} {CK}
  ENDPT {acc_reg_out_reg[8]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(18.04,41.86) (21.52,42.09)} 
    NET {} {} {} {} {} {acc_out[3><2><8]} {} { 0.000} { 0.000} {0.006} {3.545} { 0.055} { 0.050} {} {} {} 
    INST {U5306} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(20.01,44.55) (20.20,44.93)} 
    NET {} {} {} {} {} {n5291} {} { 0.000} { 0.000} {0.008} {1.748} { 0.072} { 0.066} {} {} {} 
    INST {U5307} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(19.39,44.55) (19.25,44.73)} 
    NET {} {} {} {} {} {n823} {} { 0.000} { 0.000} {0.005} {1.634} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 752
PATH 753
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]9} {CK}
  ENDPT {acc_reg_out_reg[13]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(41.44,67.90) (37.95,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><13]} {} { 0.000} { 0.000} {0.006} {3.726} { 0.056} { 0.050} {} {} {} 
    INST {U5151} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(40.22,70.81) (40.03,70.43)} 
    NET {} {} {} {} {} {n5025} {} { 0.000} { 0.000} {0.008} {1.731} { 0.072} { 0.066} {} {} {} 
    INST {U5152} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(40.09,69.75) (40.22,69.92)} 
    NET {} {} {} {} {} {n938} {} { 0.000} { 0.000} {0.005} {1.531} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 753
PATH 754
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]1} {CK}
  ENDPT {acc_reg_out_reg[5]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(113.80,87.50) (117.28,87.27)} 
    NET {} {} {} {} {} {acc_out[0><1><5]} {} { 0.000} { 0.000} {0.006} {3.711} { 0.056} { 0.050} {} {} {} 
    INST {U4855} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.066} {} {1} {(115.58,90.41) (115.77,90.03)} 
    NET {} {} {} {} {} {n4538} {} { 0.000} { 0.000} {0.007} {1.728} { 0.072} { 0.066} {} {} {} 
    INST {U4856} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(115.72,89.36) (115.58,89.53)} 
    NET {} {} {} {} {} {n1138} {} { 0.000} { 0.000} {0.005} {1.541} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 754
PATH 755
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]10} {CK}
  ENDPT {acc_reg_out_reg[11]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(44.06,42.70) (47.55,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><11]} {} { 0.000} { 0.000} {0.006} {3.522} { 0.055} { 0.050} {} {} {} 
    INST {U5184} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(46.04,44.55) (46.23,44.93)} 
    NET {} {} {} {} {} {n5081} {} { 0.000} { 0.000} {0.008} {1.880} { 0.072} { 0.066} {} {} {} 
    INST {U5185} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(44.47,44.55) (44.33,44.73)} 
    NET {} {} {} {} {} {n916} {} { 0.000} { 0.000} {0.005} {1.421} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 755
PATH 756
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]9} {CK}
  ENDPT {acc_reg_out_reg[11]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(42.16,67.90) (45.65,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><11]} {} { 0.000} { 0.000} {0.006} {3.448} { 0.055} { 0.049} {} {} {} 
    INST {U5145} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(45.16,69.75) (44.97,70.13)} 
    NET {} {} {} {} {} {n5014} {} { 0.000} { 0.000} {0.008} {1.910} { 0.072} { 0.066} {} {} {} 
    INST {U5146} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(43.13,69.75) (43.00,69.92)} 
    NET {} {} {} {} {} {n940} {} { 0.000} { 0.000} {0.005} {1.429} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 756
PATH 757
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]2} {CK}
  ENDPT {acc_reg_out_reg[9]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(125.01,59.50) (128.49,59.27)} 
    NET {} {} {} {} {} {acc_out[0><2><9]} {} { 0.000} { 0.000} {0.006} {3.682} { 0.056} { 0.050} {} {} {} 
    INST {U4918} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(126.67,61.36) (126.48,61.73)} 
    NET {} {} {} {} {} {n4631} {} { 0.000} { 0.000} {0.008} {1.811} { 0.072} { 0.066} {} {} {} 
    INST {U4919} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(125.03,61.36) (124.89,61.52)} 
    NET {} {} {} {} {} {n1110} {} { 0.000} { 0.000} {0.005} {1.456} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 757
PATH 758
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]6} {CK}
  ENDPT {acc_reg_out_reg[6]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(88.94,44.66) (85.45,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><6]} {} { 0.000} { 0.000} {0.006} {3.555} { 0.055} { 0.050} {} {} {} 
    INST {U5044} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(87.27,47.36) (87.46,47.73)} 
    NET {} {} {} {} {} {n4838} {} { 0.000} { 0.000} {0.008} {1.974} { 0.072} { 0.066} {} {} {} 
    INST {U5045} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(87.78,45.61) (87.91,45.44)} 
    NET {} {} {} {} {} {n1017} {} { 0.000} { 0.000} {0.005} {1.337} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 758
PATH 759
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]11} {CK}
  ENDPT {acc_reg_out_reg[3]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(66.89,16.66) (63.41,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><3]} {} { 0.000} { 0.000} {0.006} {3.556} { 0.055} { 0.050} {} {} {} 
    INST {U5197} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(65.04,19.36) (65.23,19.73)} 
    NET {} {} {} {} {} {n5105} {} { 0.000} { 0.000} {0.008} {1.908} { 0.072} { 0.066} {} {} {} 
    INST {U5198} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(65.17,17.61) (65.30,17.43)} 
    NET {} {} {} {} {} {n900} {} { 0.000} { 0.000} {0.005} {1.366} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 759
PATH 760
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]15} {CK}
  ENDPT {acc_reg_out_reg[8]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(23.20,16.66) (19.71,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><8]} {} { 0.000} { 0.000} {0.006} {3.658} { 0.056} { 0.050} {} {} {} 
    INST {U5346} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(22.86,19.36) (23.05,19.73)} 
    NET {} {} {} {} {} {n5363} {} { 0.000} { 0.000} {0.008} {1.898} { 0.072} { 0.066} {} {} {} 
    INST {U5347} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(23.00,17.61) (22.86,17.43)} 
    NET {} {} {} {} {} {n799} {} { 0.000} { 0.000} {0.005} {1.330} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 760
PATH 761
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]14} {CK}
  ENDPT {acc_reg_out_reg[13]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(12.14,48.30) (15.63,48.06)} 
    NET {} {} {} {} {} {acc_out[3><2><13]} {} { 0.000} { 0.000} {0.006} {4.017} { 0.056} { 0.050} {} {} {} 
    INST {U5321} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(14.38,47.36) (14.19,47.73)} 
    NET {} {} {} {} {} {n5319} {} { 0.000} { 0.000} {0.008} {1.744} { 0.072} { 0.066} {} {} {} 
    INST {U5322} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(13.12,47.36) (12.98,47.52)} 
    NET {} {} {} {} {} {n818} {} { 0.000} { 0.000} {0.005} {1.226} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 761
PATH 762
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]10} {CK}
  ENDPT {acc_reg_out_reg[10]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(44.26,41.86) (47.74,42.09)} 
    NET {} {} {} {} {} {acc_out[2><2><10]} {} { 0.000} { 0.000} {0.006} {3.321} { 0.055} { 0.049} {} {} {} 
    INST {U5181} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(47.18,44.55) (47.37,44.93)} 
    NET {} {} {} {} {} {n5076} {} { 0.000} { 0.000} {0.008} {1.903} { 0.072} { 0.066} {} {} {} 
    INST {U5182} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(45.41,44.55) (45.28,44.73)} 
    NET {} {} {} {} {} {n917} {} { 0.000} { 0.000} {0.005} {1.678} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 762
PATH 763
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]11} {CK}
  ENDPT {acc_reg_out_reg[11]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(45.59,16.66) (49.07,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><11]} {} { 0.000} { 0.000} {0.006} {3.609} { 0.056} { 0.050} {} {} {} 
    INST {U5221} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(47.56,20.41) (47.75,20.03)} 
    NET {} {} {} {} {} {n5145} {} { 0.000} { 0.000} {0.008} {1.738} { 0.072} { 0.066} {} {} {} 
    INST {U5222} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(47.51,19.36) (47.37,19.53)} 
    NET {} {} {} {} {} {n892} {} { 0.000} { 0.000} {0.005} {1.653} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 763
PATH 764
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]6} {CK}
  ENDPT {acc_reg_out_reg[9]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(75.98,45.50) (79.47,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><9]} {} { 0.000} { 0.000} {0.006} {3.725} { 0.056} { 0.050} {} {} {} 
    INST {U5053} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(78.72,47.36) (78.91,47.73)} 
    NET {} {} {} {} {} {n4853} {} { 0.000} { 0.000} {0.008} {1.773} { 0.072} { 0.066} {} {} {} 
    INST {U5054} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(77.91,47.36) (77.77,47.52)} 
    NET {} {} {} {} {} {n1014} {} { 0.000} { 0.000} {0.005} {1.546} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 764
PATH 765
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]13} {CK}
  ENDPT {acc_reg_out_reg[5]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(24.88,67.90) (28.36,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><5]} {} { 0.000} { 0.000} {0.006} {3.208} { 0.055} { 0.049} {} {} {} 
    INST {U5252} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(27.68,70.81) (27.49,70.43)} 
    NET {} {} {} {} {} {n5202} {} { 0.000} { 0.000} {0.008} {2.064} { 0.072} { 0.066} {} {} {} 
    INST {U5253} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(25.28,70.81) (25.14,70.64)} 
    NET {} {} {} {} {} {n850} {} { 0.000} { 0.000} {0.005} {1.498} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 765
PATH 766
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]6} {CK}
  ENDPT {acc_reg_out_reg[5]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(89.28,45.50) (92.77,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><5]} {} { 0.000} { 0.000} {0.006} {3.607} { 0.056} { 0.050} {} {} {} 
    INST {U5041} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(91.07,47.36) (91.26,47.73)} 
    NET {} {} {} {} {} {n4833} {} { 0.000} { 0.000} {0.008} {1.818} { 0.072} { 0.066} {} {} {} 
    INST {U5042} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(90.06,47.36) (89.93,47.52)} 
    NET {} {} {} {} {} {n1018} {} { 0.000} { 0.000} {0.005} {1.525} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 766
PATH 767
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]1} {CK}
  ENDPT {acc_reg_out_reg[7]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(121.23,87.50) (117.75,87.27)} 
    NET {} {} {} {} {} {acc_out[0><1><7]} {} { 0.000} { 0.000} {0.006} {3.712} { 0.056} { 0.050} {} {} {} 
    INST {U4862} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(118.81,90.41) (119.00,90.03)} 
    NET {} {} {} {} {} {n4549} {} { 0.000} { 0.000} {0.008} {1.728} { 0.072} { 0.066} {} {} {} 
    INST {U4863} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(119.12,89.36) (119.26,89.53)} 
    NET {} {} {} {} {} {n1136} {} { 0.000} { 0.000} {0.005} {1.562} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 767
PATH 768
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]6} {CK}
  ENDPT {acc_reg_out_reg[8]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(80.36,44.66) (83.84,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><8]} {} { 0.000} { 0.000} {0.006} {3.825} { 0.056} { 0.050} {} {} {} 
    INST {U5050} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.009} {} { 0.072} { 0.066} {} {1} {(81.76,45.61) (81.95,45.23)} 
    NET {} {} {} {} {} {n4848} {} { 0.000} { 0.000} {0.009} {1.782} { 0.072} { 0.066} {} {} {} 
    INST {U5051} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(80.95,45.61) (80.81,45.44)} 
    NET {} {} {} {} {} {n1015} {} { 0.000} { 0.000} {0.005} {1.251} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 768
PATH 769
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]15} {CK}
  ENDPT {acc_reg_out_reg[14]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(10.81,23.10) (14.30,22.87)} 
    NET {} {} {} {} {} {acc_out[3><3><14]} {} { 0.000} { 0.000} {0.006} {3.882} { 0.056} { 0.050} {} {} {} 
    INST {U5364} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(13.55,24.96) (13.74,25.33)} 
    NET {} {} {} {} {} {n5400} {} { 0.000} { 0.000} {0.008} {1.759} { 0.072} { 0.066} {} {} {} 
    INST {U5365} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(12.54,24.96) (12.41,25.12)} 
    NET {} {} {} {} {} {n793} {} { 0.000} { 0.000} {0.005} {1.428} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 769
PATH 770
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]15} {CK}
  ENDPT {acc_reg_out_reg[13]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(10.62,20.30) (14.11,20.07)} 
    NET {} {} {} {} {} {acc_out[3><3><13]} {} { 0.000} { 0.000} {0.006} {3.825} { 0.056} { 0.050} {} {} {} 
    INST {U5361} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(13.55,22.16) (13.74,22.53)} 
    NET {} {} {} {} {} {n5392} {} { 0.000} { 0.000} {0.008} {1.759} { 0.072} { 0.066} {} {} {} 
    INST {U5362} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(12.54,22.16) (12.41,22.32)} 
    NET {} {} {} {} {} {n794} {} { 0.000} { 0.000} {0.005} {1.446} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 770
PATH 771
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]5} {CK}
  ENDPT {acc_reg_out_reg[6]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(83.39,69.86) (86.88,70.09)} 
    NET {} {} {} {} {} {acc_out[1><1><6]} {} { 0.000} { 0.000} {0.006} {3.472} { 0.055} { 0.049} {} {} {} 
    INST {U5005} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(85.18,72.56) (85.37,72.93)} 
    NET {} {} {} {} {} {n4773} {} { 0.000} { 0.000} {0.008} {1.968} { 0.072} { 0.066} {} {} {} 
    INST {U5006} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(85.11,70.81) (85.25,70.64)} 
    NET {} {} {} {} {} {n1041} {} { 0.000} { 0.000} {0.005} {1.434} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 771
PATH 772
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]5} {CK}
  ENDPT {acc_reg_out_reg[13]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(71.84,67.90) (68.35,67.67)} 
    NET {} {} {} {} {} {acc_out[1><1><13]} {} { 0.000} { 0.000} {0.006} {3.918} { 0.056} { 0.050} {} {} {} 
    INST {U5026} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(71.69,70.81) (71.88,70.43)} 
    NET {} {} {} {} {} {n4809} {} { 0.000} { 0.000} {0.008} {1.762} { 0.072} { 0.066} {} {} {} 
    INST {U5027} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(71.64,69.75) (71.50,69.92)} 
    NET {} {} {} {} {} {n1034} {} { 0.000} { 0.000} {0.005} {1.397} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 772
PATH 773
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]14} {CK}
  ENDPT {acc_reg_out_reg[6]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(23.16,42.70) (26.65,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><6]} {} { 0.000} { 0.000} {0.006} {3.791} { 0.056} { 0.050} {} {} {} 
    INST {U5300} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(24.95,44.55) (25.14,44.93)} 
    NET {} {} {} {} {} {n5281} {} { 0.000} { 0.000} {0.008} {1.802} { 0.072} { 0.066} {} {} {} 
    INST {U5301} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(23.95,44.55) (23.81,44.73)} 
    NET {} {} {} {} {} {n825} {} { 0.000} { 0.000} {0.005} {1.399} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 773
PATH 774
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]1} {CK}
  ENDPT {acc_reg_out_reg[14]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(122.75,86.66) (119.27,86.89)} 
    NET {} {} {} {} {} {acc_out[0><1><14]} {} { 0.000} { 0.000} {0.006} {3.485} { 0.055} { 0.049} {} {} {} 
    INST {U4883} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(121.16,89.36) (120.97,89.73)} 
    NET {} {} {} {} {} {n4587} {} { 0.000} { 0.000} {0.008} {2.057} { 0.072} { 0.066} {} {} {} 
    INST {U4884} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(122.17,87.61) (122.30,87.44)} 
    NET {} {} {} {} {} {n1129} {} { 0.000} { 0.000} {0.005} {1.252} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 774
PATH 775
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[1]} {CK}
  ENDPT {cycle_reg[1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {3} {(107.75,20.30) (104.26,20.07)} 
    NET {} {} {} {} {} {cycle[1]} {} { 0.000} { 0.000} {0.006} {3.937} { 0.056} { 0.050} {} {} {} 
    INST {U4811} {S} {F} {Z} {F} {} {MUX2_X1} { 0.025} { 0.000} {0.006} {} { 0.080} { 0.074} {} {1} {(106.08,22.16) (107.20,22.49)} 
    NET {} {} {} {} {} {n1177} {} { 0.000} { 0.000} {0.006} {1.384} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 775
PATH 776
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]15} {CK}
  ENDPT {acc_reg_out_reg[11]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(14.23,17.50) (17.72,17.27)} 
    NET {} {} {} {} {} {acc_out[3><3><11]} {} { 0.000} { 0.000} {0.006} {3.423} { 0.055} { 0.049} {} {} {} 
    INST {U5355} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(16.59,22.16) (16.78,22.53)} 
    NET {} {} {} {} {} {n5379} {} { 0.000} { 0.000} {0.008} {1.898} { 0.072} { 0.066} {} {} {} 
    INST {U5356} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(16.73,20.41) (16.59,20.23)} 
    NET {} {} {} {} {} {n796} {} { 0.000} { 0.000} {0.005} {1.669} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 776
PATH 777
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]10} {CK}
  ENDPT {acc_reg_out_reg[3]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(63.07,41.86) (66.55,42.09)} 
    NET {} {} {} {} {} {acc_out[2><2><3]} {} { 0.000} { 0.000} {0.006} {3.552} { 0.055} { 0.049} {} {} {} 
    INST {U5158} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(65.23,44.55) (65.42,44.93)} 
    NET {} {} {} {} {} {n5038} {} { 0.000} { 0.000} {0.008} {1.792} { 0.072} { 0.066} {} {} {} 
    INST {U5159} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(64.42,44.55) (64.28,44.73)} 
    NET {} {} {} {} {} {n924} {} { 0.000} { 0.000} {0.005} {1.695} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 777
PATH 778
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]1} {CK}
  ENDPT {acc_reg_out_reg[8]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(126.37,89.46) (122.88,89.70)} 
    NET {} {} {} {} {} {acc_out[0><1><8]} {} { 0.000} { 0.000} {0.006} {3.574} { 0.055} { 0.049} {} {} {} 
    INST {U4865} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(121.16,90.41) (120.97,90.03)} 
    NET {} {} {} {} {} {n4554} {} { 0.000} { 0.000} {0.008} {1.797} { 0.072} { 0.066} {} {} {} 
    INST {U4866} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(122.17,90.41) (122.30,90.23)} 
    NET {} {} {} {} {} {n1135} {} { 0.000} { 0.000} {0.005} {1.658} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 778
PATH 779
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]11} {CK}
  ENDPT {acc_reg_out_reg[8]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(55.50,14.70) (52.01,14.46)} 
    NET {} {} {} {} {} {acc_out[2><3><8]} {} { 0.000} { 0.000} {0.006} {3.463} { 0.055} { 0.049} {} {} {} 
    INST {U5212} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(53.45,19.36) (53.64,19.73)} 
    NET {} {} {} {} {} {n5130} {} { 0.000} { 0.000} {0.008} {1.900} { 0.072} { 0.066} {} {} {} 
    INST {U5213} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(53.58,17.61) (53.71,17.43)} 
    NET {} {} {} {} {} {n895} {} { 0.000} { 0.000} {0.005} {1.597} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 779
PATH 780
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]2} {CK}
  ENDPT {acc_reg_out_reg[6]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(119.88,55.86) (123.36,56.09)} 
    NET {} {} {} {} {} {acc_out[0><2><6]} {} { 0.000} { 0.000} {0.006} {3.686} { 0.056} { 0.049} {} {} {} 
    INST {U4909} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(121.73,58.55) (121.54,58.93)} 
    NET {} {} {} {} {} {n4615} {} { 0.000} { 0.000} {0.008} {1.780} { 0.072} { 0.066} {} {} {} 
    INST {U4910} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(120.47,58.55) (120.33,58.73)} 
    NET {} {} {} {} {} {n1113} {} { 0.000} { 0.000} {0.005} {1.627} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 780
PATH 781
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]10} {CK}
  ENDPT {acc_reg_out_reg[9]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(48.44,41.86) (51.92,42.09)} 
    NET {} {} {} {} {} {acc_out[2><2><9]} {} { 0.000} { 0.000} {0.006} {3.649} { 0.056} { 0.049} {} {} {} 
    INST {U5178} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(50.67,44.55) (50.48,44.93)} 
    NET {} {} {} {} {} {n5071} {} { 0.000} { 0.000} {0.008} {1.786} { 0.072} { 0.066} {} {} {} 
    INST {U5179} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(49.41,44.55) (49.27,44.73)} 
    NET {} {} {} {} {} {n918} {} { 0.000} { 0.000} {0.005} {1.637} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 781
PATH 782
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]14} {CK}
  ENDPT {acc_reg_out_reg[10]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(13.86,41.86) (17.34,42.09)} 
    NET {} {} {} {} {} {acc_out[3><2><10]} {} { 0.000} { 0.000} {0.006} {3.402} { 0.055} { 0.049} {} {} {} 
    INST {U5312} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(16.97,44.55) (17.16,44.93)} 
    NET {} {} {} {} {} {n5301} {} { 0.000} { 0.000} {0.008} {1.983} { 0.072} { 0.066} {} {} {} 
    INST {U5313} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(14.45,44.55) (14.31,44.73)} 
    NET {} {} {} {} {} {n821} {} { 0.000} { 0.000} {0.005} {1.543} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 782
PATH 783
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]9} {CK}
  ENDPT {acc_reg_out_reg[10]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(43.30,67.06) (46.79,67.30)} 
    NET {} {} {} {} {} {acc_out[2><1><10]} {} { 0.000} { 0.000} {0.006} {3.460} { 0.055} { 0.049} {} {} {} 
    INST {U5142} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(46.30,69.75) (46.11,70.13)} 
    NET {} {} {} {} {} {n5009} {} { 0.000} { 0.000} {0.008} {1.937} { 0.072} { 0.066} {} {} {} 
    INST {U5143} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(44.09,69.75) (43.95,69.92)} 
    NET {} {} {} {} {} {n941} {} { 0.000} { 0.000} {0.005} {1.558} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 783
PATH 784
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]5} {CK}
  ENDPT {acc_reg_out_reg[9]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(75.23,69.86) (78.71,70.09)} 
    NET {} {} {} {} {} {acc_out[1><1><9]} {} { 0.000} { 0.000} {0.006} {3.596} { 0.055} { 0.049} {} {} {} 
    INST {U5014} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(77.20,72.56) (77.39,72.93)} 
    NET {} {} {} {} {} {n4788} {} { 0.000} { 0.000} {0.008} {1.954} { 0.072} { 0.066} {} {} {} 
    INST {U5015} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(77.34,70.81) (77.20,70.64)} 
    NET {} {} {} {} {} {n1038} {} { 0.000} { 0.000} {0.005} {1.453} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 784
PATH 785
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]10} {CK}
  ENDPT {acc_reg_out_reg[8]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(48.05,42.70) (51.54,42.47)} 
    NET {} {} {} {} {} {acc_out[2><2><8]} {} { 0.000} { 0.000} {0.006} {3.436} { 0.055} { 0.049} {} {} {} 
    INST {U5175} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(51.55,44.55) (51.74,44.93)} 
    NET {} {} {} {} {} {n5066} {} { 0.000} { 0.000} {0.008} {2.035} { 0.072} { 0.066} {} {} {} 
    INST {U5176} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(48.65,44.55) (48.51,44.73)} 
    NET {} {} {} {} {} {n919} {} { 0.000} { 0.000} {0.005} {1.397} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 785
PATH 786
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]9} {CK}
  ENDPT {acc_reg_out_reg[9]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(46.16,67.90) (49.64,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><9]} {} { 0.000} { 0.000} {0.006} {3.821} { 0.056} { 0.050} {} {} {} 
    INST {U5139} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(47.25,70.81) (47.06,70.43)} 
    NET {} {} {} {} {} {n5004} {} { 0.000} { 0.000} {0.008} {1.777} { 0.072} { 0.066} {} {} {} 
    INST {U5140} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(47.30,69.75) (47.44,69.92)} 
    NET {} {} {} {} {} {n942} {} { 0.000} { 0.000} {0.005} {1.492} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 786
PATH 787
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]6} {CK}
  ENDPT {acc_reg_out_reg[12]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(71.05,42.70) (74.53,42.47)} 
    NET {} {} {} {} {} {acc_out[1><2><12]} {} { 0.000} { 0.000} {0.006} {3.443} { 0.055} { 0.049} {} {} {} 
    INST {U5062} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(74.92,44.55) (75.11,44.93)} 
    NET {} {} {} {} {} {n4869} {} { 0.000} { 0.000} {0.008} {1.819} { 0.072} { 0.065} {} {} {} 
    INST {U5063} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.081} { 0.074} {} {1} {(73.91,44.55) (74.04,44.73)} 
    NET {} {} {} {} {} {n1011} {} { 0.000} { 0.000} {0.006} {1.796} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 787
PATH 788
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]13} {CK}
  ENDPT {acc_reg_out_reg[9]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(15.19,67.06) (18.67,67.30)} 
    NET {} {} {} {} {} {acc_out[3><1><9]} {} { 0.000} { 0.000} {0.006} {3.555} { 0.055} { 0.049} {} {} {} 
    INST {U5264} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(17.61,70.81) (17.42,70.43)} 
    NET {} {} {} {} {} {n5222} {} { 0.000} { 0.000} {0.008} {1.780} { 0.072} { 0.065} {} {} {} 
    INST {U5265} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(16.91,69.75) (16.78,69.92)} 
    NET {} {} {} {} {} {n846} {} { 0.000} { 0.000} {0.005} {1.763} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 788
PATH 789
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]6} {CK}
  ENDPT {acc_reg_out_reg[4]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(89.86,44.66) (93.34,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><4]} {} { 0.000} { 0.000} {0.006} {3.329} { 0.055} { 0.049} {} {} {} 
    INST {U5037} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(93.35,47.36) (93.54,47.73)} 
    NET {} {} {} {} {} {n4827} {} { 0.000} { 0.000} {0.008} {1.949} { 0.072} { 0.065} {} {} {} 
    INST {U5038} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(93.67,45.61) (93.54,45.44)} 
    NET {} {} {} {} {} {n1019} {} { 0.000} { 0.000} {0.005} {1.708} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 789
PATH 790
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]1} {CK}
  ENDPT {acc_reg_out_reg[6]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(115.12,86.66) (118.61,86.89)} 
    NET {} {} {} {} {} {acc_out[0><1><6]} {} { 0.000} { 0.000} {0.006} {3.638} { 0.056} { 0.049} {} {} {} 
    INST {U4859} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.065} {} {1} {(117.55,90.41) (117.36,90.03)} 
    NET {} {} {} {} {} {n4544} {} { 0.000} { 0.000} {0.007} {1.730} { 0.072} { 0.065} {} {} {} 
    INST {U4860} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(117.42,89.36) (117.29,89.53)} 
    NET {} {} {} {} {} {n1137} {} { 0.000} { 0.000} {0.005} {1.775} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 790
PATH 791
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]9} {CK}
  ENDPT {acc_reg_out_reg[7]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(48.44,67.06) (51.92,67.30)} 
    NET {} {} {} {} {} {acc_out[2><1><7]} {} { 0.000} { 0.000} {0.006} {3.403} { 0.055} { 0.049} {} {} {} 
    INST {U5133} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(51.55,69.75) (51.74,70.13)} 
    NET {} {} {} {} {} {n4994} {} { 0.000} { 0.000} {0.008} {1.987} { 0.072} { 0.066} {} {} {} 
    INST {U5134} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(49.59,69.75) (49.46,69.92)} 
    NET {} {} {} {} {} {n944} {} { 0.000} { 0.000} {0.005} {1.611} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 791
PATH 792
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]5} {CK}
  ENDPT {acc_reg_out_reg[14]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(72.03,67.06) (68.54,67.30)} 
    NET {} {} {} {} {} {acc_out[1><1><14]} {} { 0.000} { 0.000} {0.006} {3.647} { 0.056} { 0.049} {} {} {} 
    INST {U5029} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(69.98,70.81) (70.17,70.43)} 
    NET {} {} {} {} {} {n4816} {} { 0.000} { 0.000} {0.008} {1.762} { 0.072} { 0.066} {} {} {} 
    INST {U5030} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(70.48,69.75) (70.62,69.92)} 
    NET {} {} {} {} {} {n1033} {} { 0.000} { 0.000} {0.005} {1.671} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 792
PATH 793
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]9} {CK}
  ENDPT {acc_reg_out_reg[14]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(37.41,72.66) (40.90,72.89)} 
    NET {} {} {} {} {} {acc_out[2><1><14]} {} { 0.000} { 0.000} {0.006} {3.857} { 0.056} { 0.050} {} {} {} 
    INST {U5154} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(40.91,73.61) (41.10,73.23)} 
    NET {} {} {} {} {} {n5032} {} { 0.000} { 0.000} {0.008} {1.753} { 0.072} { 0.066} {} {} {} 
    INST {U5155} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(41.41,72.56) (41.55,72.73)} 
    NET {} {} {} {} {} {n937} {} { 0.000} { 0.000} {0.005} {1.593} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 793
PATH 794
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]14} {CK}
  ENDPT {acc_reg_out_reg[11]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(14.04,45.50) (17.53,45.27)} 
    NET {} {} {} {} {} {acc_out[3><2><11]} {} { 0.000} { 0.000} {0.006} {3.908} { 0.056} { 0.050} {} {} {} 
    INST {U5315} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(16.85,47.36) (16.66,47.73)} 
    NET {} {} {} {} {} {n5306} {} { 0.000} { 0.000} {0.008} {1.756} { 0.072} { 0.066} {} {} {} 
    INST {U5316} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(15.78,47.36) (15.64,47.52)} 
    NET {} {} {} {} {} {n820} {} { 0.000} { 0.000} {0.005} {1.512} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 794
PATH 795
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]13} {CK}
  ENDPT {acc_reg_out_reg[7]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(17.84,69.86) (21.33,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><7]} {} { 0.000} { 0.000} {0.006} {3.560} { 0.055} { 0.049} {} {} {} 
    INST {U5258} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(21.15,70.81) (21.34,70.43)} 
    NET {} {} {} {} {} {n5212} {} { 0.000} { 0.000} {0.008} {2.112} { 0.072} { 0.066} {} {} {} 
    INST {U5259} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.080} { 0.074} {} {1} {(18.82,70.81) (18.68,70.64)} 
    NET {} {} {} {} {} {n848} {} { 0.000} { 0.000} {0.005} {1.304} { 0.080} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 795
PATH 796
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]9} {CK}
  ENDPT {acc_reg_out_reg[12]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(38.94,67.06) (42.42,67.30)} 
    NET {} {} {} {} {} {acc_out[2><1><12]} {} { 0.000} { 0.000} {0.006} {3.492} { 0.055} { 0.049} {} {} {} 
    INST {U5148} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(41.74,70.81) (41.55,70.43)} 
    NET {} {} {} {} {} {n5019} {} { 0.000} { 0.000} {0.008} {1.794} { 0.072} { 0.065} {} {} {} 
    INST {U5149} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.081} { 0.074} {} {1} {(41.62,69.75) (41.48,69.92)} 
    NET {} {} {} {} {} {n939} {} { 0.000} { 0.000} {0.006} {1.844} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 796
PATH 797
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]6} {CK}
  ENDPT {acc_reg_out_reg[13]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(71.61,45.50) (75.10,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><13]} {} { 0.000} { 0.000} {0.006} {3.582} { 0.055} { 0.049} {} {} {} 
    INST {U5065} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(75.87,47.36) (76.06,47.73)} 
    NET {} {} {} {} {} {n4875} {} { 0.000} { 0.000} {0.008} {1.773} { 0.072} { 0.065} {} {} {} 
    INST {U5066} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(75.06,47.36) (74.92,47.52)} 
    NET {} {} {} {} {} {n1010} {} { 0.000} { 0.000} {0.005} {1.778} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 797
PATH 798
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]5} {CK}
  ENDPT {acc_reg_out_reg[7]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(80.36,70.70) (83.84,70.47)} 
    NET {} {} {} {} {} {acc_out[1><1><7]} {} { 0.000} { 0.000} {0.006} {3.475} { 0.055} { 0.049} {} {} {} 
    INST {U5008} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(83.47,72.56) (83.66,72.93)} 
    NET {} {} {} {} {} {n4778} {} { 0.000} { 0.000} {0.008} {2.099} { 0.072} { 0.066} {} {} {} 
    INST {U5009} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(80.95,72.56) (80.81,72.73)} 
    NET {} {} {} {} {} {n1040} {} { 0.000} { 0.000} {0.005} {1.413} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 798
PATH 799
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]9} {CK}
  ENDPT {acc_reg_out_reg[6]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(50.52,67.90) (54.01,67.67)} 
    NET {} {} {} {} {} {acc_out[2><1><6]} {} { 0.000} { 0.000} {0.006} {3.601} { 0.055} { 0.049} {} {} {} 
    INST {U5130} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(53.07,69.75) (53.26,70.13)} 
    NET {} {} {} {} {} {n4989} {} { 0.000} { 0.000} {0.008} {2.009} { 0.072} { 0.066} {} {} {} 
    INST {U5131} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(50.55,69.75) (50.41,69.92)} 
    NET {} {} {} {} {} {n945} {} { 0.000} { 0.000} {0.005} {1.447} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 799
PATH 800
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]10} {CK}
  ENDPT {acc_reg_out_reg[12]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(44.45,45.50) (47.93,45.27)} 
    NET {} {} {} {} {} {acc_out[2><2><12]} {} { 0.000} { 0.000} {0.006} {4.036} { 0.056} { 0.050} {} {} {} 
    INST {U5187} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(45.85,47.36) (46.04,47.73)} 
    NET {} {} {} {} {} {n5086} {} { 0.000} { 0.000} {0.008} {1.754} { 0.072} { 0.066} {} {} {} 
    INST {U5188} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(45.23,47.36) (45.09,47.52)} 
    NET {} {} {} {} {} {n915} {} { 0.000} { 0.000} {0.005} {1.431} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 800
PATH 801
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]1} {CK}
  ENDPT {acc_reg_out_reg[13]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(123.30,86.66) (126.78,86.89)} 
    NET {} {} {} {} {} {acc_out[0><1><13]} {} { 0.000} { 0.000} {0.006} {3.720} { 0.056} { 0.049} {} {} {} 
    INST {U4880} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(123.63,90.41) (123.44,90.03)} 
    NET {} {} {} {} {} {n4580} {} { 0.000} { 0.000} {0.008} {1.996} { 0.072} { 0.066} {} {} {} 
    INST {U4881} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(123.31,87.61) (123.18,87.44)} 
    NET {} {} {} {} {} {n1130} {} { 0.000} { 0.000} {0.005} {1.358} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 801
PATH 802
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]2} {CK}
  ENDPT {acc_reg_out_reg[8]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(124.25,55.86) (127.73,56.09)} 
    NET {} {} {} {} {} {acc_out[0><2><8]} {} { 0.000} { 0.000} {0.006} {3.753} { 0.056} { 0.049} {} {} {} 
    INST {U4915} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(124.58,58.55) (124.39,58.93)} 
    NET {} {} {} {} {} {n4625} {} { 0.000} { 0.000} {0.008} {1.966} { 0.072} { 0.066} {} {} {} 
    INST {U4916} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(124.08,56.80) (123.94,56.63)} 
    NET {} {} {} {} {} {n1111} {} { 0.000} { 0.000} {0.005} {1.339} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 802
PATH 803
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]7} {CK}
  ENDPT {acc_reg_out_reg[14]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.050} {} {2} {(73.92,22.26) (70.44,22.50)} 
    NET {} {} {} {} {} {acc_out[1><3><14]} {} { 0.000} { 0.000} {0.007} {4.140} { 0.056} { 0.050} {} {} {} 
    INST {U5103} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(75.68,22.16) (75.87,22.53)} 
    NET {} {} {} {} {} {n4942} {} { 0.000} { 0.000} {0.008} {1.785} { 0.072} { 0.066} {} {} {} 
    INST {U5104} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(74.67,22.16) (74.54,22.32)} 
    NET {} {} {} {} {} {n985} {} { 0.000} { 0.000} {0.005} {1.267} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 803
PATH 804
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[3]} {CK}
  ENDPT {cycle_reg[3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {3} {(111.73,23.10) (108.25,22.87)} 
    NET {} {} {} {} {} {cycle[3]} {} { 0.000} { 0.000} {0.006} {3.824} { 0.056} { 0.049} {} {} {} 
    INST {U4816} {S} {F} {Z} {F} {} {MUX2_X1} { 0.025} { 0.000} {0.006} {} { 0.081} { 0.074} {} {1} {(107.79,24.96) (108.91,25.29)} 
    NET {} {} {} {} {} {n1181} {} { 0.000} { 0.000} {0.006} {1.641} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 804
PATH 805
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]3} {CK}
  ENDPT {weight_reg_reg[2]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.010} {} { 0.062} { 0.056} {} {5} {(102.97,37.10) (106.45,36.87)} 
    NET {} {} {} {} {} {n3weight_reg[2]} {} { 0.000} { 0.000} {0.010} {4.989} { 0.062} { 0.056} {} {} {} 
    INST {U4025} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.073} { 0.067} {} {1} {(101.40,37.20) (101.21,37.07)} 
    NET {} {} {} {} {} {n3743} {} { 0.000} { 0.000} {0.005} {1.806} { 0.073} { 0.067} {} {} {} 
    INST {U4026} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.080} { 0.073} {} {1} {(102.47,37.20) (102.64,36.83)} 
    NET {} {} {} {} {} {n765} {} { 0.000} { 0.000} {0.004} {1.326} { 0.080} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 805
PATH 806
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]11} {CK}
  ENDPT {acc_reg_out_reg[4]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(59.08,16.66) (62.56,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><4]} {} { 0.000} { 0.000} {0.006} {3.345} { 0.055} { 0.049} {} {} {} 
    INST {U5200} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(62.38,19.36) (62.57,19.73)} 
    NET {} {} {} {} {} {n5110} {} { 0.000} { 0.000} {0.008} {2.034} { 0.072} { 0.065} {} {} {} 
    INST {U5201} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(63.45,17.61) (63.59,17.43)} 
    NET {} {} {} {} {} {n899} {} { 0.000} { 0.000} {0.005} {1.714} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 806
PATH 807
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]10} {CK}
  ENDPT {acc_reg_out_reg[13]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(40.08,45.50) (43.56,45.27)} 
    NET {} {} {} {} {} {acc_out[2><2><13]} {} { 0.000} { 0.000} {0.006} {3.740} { 0.056} { 0.049} {} {} {} 
    INST {U5190} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(43.95,47.36) (44.14,47.73)} 
    NET {} {} {} {} {} {n5092} {} { 0.000} { 0.000} {0.008} {1.754} { 0.072} { 0.065} {} {} {} 
    INST {U5191} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(43.33,47.36) (43.19,47.52)} 
    NET {} {} {} {} {} {n914} {} { 0.000} { 0.000} {0.005} {1.759} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 807
PATH 808
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]11} {CK}
  ENDPT {acc_reg_out_reg[6]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(56.98,14.70) (60.47,14.46)} 
    NET {} {} {} {} {} {acc_out[2><3><6]} {} { 0.000} { 0.000} {0.006} {3.640} { 0.056} { 0.049} {} {} {} 
    INST {U5206} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(58.20,19.36) (58.39,19.73)} 
    NET {} {} {} {} {} {n5120} {} { 0.000} { 0.000} {0.008} {1.945} { 0.072} { 0.066} {} {} {} 
    INST {U5207} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(57.95,17.61) (58.08,17.43)} 
    NET {} {} {} {} {} {n897} {} { 0.000} { 0.000} {0.005} {1.568} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 808
PATH 809
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]13} {CK}
  ENDPT {acc_reg_out_reg[1]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(38.40,69.86) (34.91,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><1]} {} { 0.000} { 0.000} {0.006} {3.984} { 0.056} { 0.050} {} {} {} 
    INST {U5243} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(35.47,70.81) (35.28,70.43)} 
    NET {} {} {} {} {} {n5186} {} { 0.000} { 0.000} {0.008} {1.833} { 0.072} { 0.066} {} {} {} 
    INST {U5244} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(36.68,70.81) (36.54,70.64)} 
    NET {} {} {} {} {} {n854} {} { 0.000} { 0.000} {0.005} {1.428} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 809
PATH 810
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]2} {CK}
  ENDPT {acc_reg_out_reg[1]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(106.20,55.86) (109.68,56.09)} 
    NET {} {} {} {} {} {acc_out[0><2><1]} {} { 0.000} { 0.000} {0.006} {3.704} { 0.056} { 0.049} {} {} {} 
    INST {U4895} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(107.48,58.55) (107.29,58.93)} 
    NET {} {} {} {} {} {n4594} {} { 0.000} { 0.000} {0.008} {1.994} { 0.072} { 0.066} {} {} {} 
    INST {U4896} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(107.73,56.80) (107.86,56.63)} 
    NET {} {} {} {} {} {n1118} {} { 0.000} { 0.000} {0.005} {1.409} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 810
PATH 811
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]14} {CK}
  ENDPT {acc_reg_out_reg[9]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(20.34,39.90) (16.86,39.66)} 
    NET {} {} {} {} {} {acc_out[3><2><9]} {} { 0.000} { 0.000} {0.006} {3.522} { 0.055} { 0.049} {} {} {} 
    INST {U5309} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(18.11,44.55) (18.30,44.93)} 
    NET {} {} {} {} {} {n5296} {} { 0.000} { 0.000} {0.008} {1.924} { 0.072} { 0.065} {} {} {} 
    INST {U5310} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(18.23,42.80) (18.37,42.63)} 
    NET {} {} {} {} {} {n822} {} { 0.000} { 0.000} {0.005} {1.729} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 811
PATH 812
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]13} {CK}
  ENDPT {acc_reg_out_reg[2]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.050} {} {2} {(32.09,67.90) (35.58,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><2]} {} { 0.000} { 0.000} {0.007} {4.130} { 0.056} { 0.050} {} {} {} 
    INST {U5246} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(33.50,70.81) (33.69,70.43)} 
    NET {} {} {} {} {} {n5191} {} { 0.000} { 0.000} {0.008} {1.731} { 0.072} { 0.066} {} {} {} 
    INST {U5247} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(33.81,69.75) (33.95,69.92)} 
    NET {} {} {} {} {} {n853} {} { 0.000} { 0.000} {0.005} {1.570} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 812
PATH 813
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]13} {CK}
  ENDPT {acc_reg_out_reg[12]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.050} {} {2} {(13.86,72.66) (17.34,72.89)} 
    NET {} {} {} {} {} {acc_out[3><1><12]} {} { 0.000} { 0.000} {0.006} {4.035} { 0.056} { 0.050} {} {} {} 
    INST {U5273} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(14.57,70.81) (14.38,70.43)} 
    NET {} {} {} {} {} {n5237} {} { 0.000} { 0.000} {0.008} {1.757} { 0.072} { 0.066} {} {} {} 
    INST {U5274} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(14.62,69.75) (14.76,69.92)} 
    NET {} {} {} {} {} {n843} {} { 0.000} { 0.000} {0.005} {1.536} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 813
PATH 814
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]1} {CK}
  ENDPT {acc_reg_out_reg[10]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(126.75,93.10) (123.26,92.86)} 
    NET {} {} {} {} {} {acc_out[0><1><10]} {} { 0.000} { 0.000} {0.006} {3.978} { 0.056} { 0.049} {} {} {} 
    INST {U4871} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(121.54,93.20) (121.35,92.83)} 
    NET {} {} {} {} {} {n4564} {} { 0.000} { 0.000} {0.008} {1.820} { 0.072} { 0.066} {} {} {} 
    INST {U4872} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(122.75,93.20) (122.61,93.03)} 
    NET {} {} {} {} {} {n1133} {} { 0.000} { 0.000} {0.005} {1.527} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 814
PATH 815
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]15} {CK}
  ENDPT {acc_reg_out_reg[12]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.049} {} {2} {(13.29,19.46) (16.77,19.70)} 
    NET {} {} {} {} {} {acc_out[3><3><12]} {} { 0.000} { 0.000} {0.007} {4.029} { 0.056} { 0.049} {} {} {} 
    INST {U5358} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(15.52,22.16) (15.33,22.53)} 
    NET {} {} {} {} {} {n5385} {} { 0.000} { 0.000} {0.008} {1.912} { 0.072} { 0.066} {} {} {} 
    INST {U5359} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(15.39,20.41) (15.26,20.23)} 
    NET {} {} {} {} {} {n795} {} { 0.000} { 0.000} {0.005} {1.395} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 815
PATH 816
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]13} {CK}
  ENDPT {acc_reg_out_reg[11]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.050} {} {2} {(13.47,75.46) (16.96,75.70)} 
    NET {} {} {} {} {} {acc_out[3><1><11]} {} { 0.000} { 0.000} {0.007} {4.250} { 0.056} { 0.050} {} {} {} 
    INST {U5270} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(14.69,73.61) (14.88,73.23)} 
    NET {} {} {} {} {} {n5232} {} { 0.000} { 0.000} {0.008} {1.787} { 0.073} { 0.066} {} {} {} 
    INST {U5271} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(13.88,73.61) (13.74,73.44)} 
    NET {} {} {} {} {} {n844} {} { 0.000} { 0.000} {0.005} {1.338} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.006} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 816
PATH 817
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]2} {CK}
  ENDPT {acc_reg_out_reg[14]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(118.92,61.46) (122.41,61.70)} 
    NET {} {} {} {} {} {acc_out[0><2><14]} {} { 0.000} { 0.000} {0.006} {4.035} { 0.056} { 0.049} {} {} {} 
    INST {U4933} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(122.23,62.41) (122.42,62.03)} 
    NET {} {} {} {} {} {n4659} {} { 0.000} { 0.000} {0.008} {1.780} { 0.072} { 0.066} {} {} {} 
    INST {U4934} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(121.42,62.41) (121.28,62.23)} 
    NET {} {} {} {} {} {n1105} {} { 0.000} { 0.000} {0.005} {1.548} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 817
PATH 818
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]1} {CK}
  ENDPT {acc_reg_out_reg[12]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(126.56,92.26) (123.07,92.50)} 
    NET {} {} {} {} {} {acc_out[0><1><12]} {} { 0.000} { 0.000} {0.006} {4.068} { 0.056} { 0.049} {} {} {} 
    INST {U4877} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(121.35,92.16) (121.16,92.53)} 
    NET {} {} {} {} {} {n4574} {} { 0.000} { 0.000} {0.008} {1.776} { 0.072} { 0.066} {} {} {} 
    INST {U4878} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(122.17,92.16) (122.30,92.33)} 
    NET {} {} {} {} {} {n1131} {} { 0.000} { 0.000} {0.005} {1.574} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 818
PATH 819
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]2} {CK}
  ENDPT {acc_reg_out_reg[7]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(125.03,53.90) (121.55,53.66)} 
    NET {} {} {} {} {} {acc_out[0><2><7]} {} { 0.000} { 0.000} {0.006} {3.620} { 0.056} { 0.049} {} {} {} 
    INST {U4912} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(123.06,58.55) (122.87,58.93)} 
    NET {} {} {} {} {} {n4620} {} { 0.000} { 0.000} {0.008} {1.944} { 0.072} { 0.065} {} {} {} 
    INST {U4913} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(122.92,56.80) (123.06,56.63)} 
    NET {} {} {} {} {} {n1112} {} { 0.000} { 0.000} {0.005} {1.737} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 819
PATH 820
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]3} {CK}
  ENDPT {acc_reg_out_reg[12]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(114.78,16.66) (111.29,16.89)} 
    NET {} {} {} {} {} {acc_out[0><3><12]} {} { 0.000} { 0.000} {0.006} {3.956} { 0.056} { 0.049} {} {} {} 
    INST {U4974} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(112.92,20.41) (113.11,20.03)} 
    NET {} {} {} {} {} {n4716} {} { 0.000} { 0.000} {0.008} {1.780} { 0.072} { 0.066} {} {} {} 
    INST {U4975} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(114.19,20.41) (114.32,20.23)} 
    NET {} {} {} {} {} {n1083} {} { 0.000} { 0.000} {0.005} {1.626} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 820
PATH 821
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]5} {CK}
  ENDPT {acc_reg_out_reg[8]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(79.41,69.86) (82.89,70.09)} 
    NET {} {} {} {} {} {acc_out[1><1><8]} {} { 0.000} { 0.000} {0.006} {3.494} { 0.055} { 0.049} {} {} {} 
    INST {U5011} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(82.40,72.56) (82.21,72.93)} 
    NET {} {} {} {} {} {n4783} {} { 0.000} { 0.000} {0.008} {2.137} { 0.072} { 0.066} {} {} {} 
    INST {U5012} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(79.81,72.56) (79.67,72.73)} 
    NET {} {} {} {} {} {n1039} {} { 0.000} { 0.000} {0.005} {1.592} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 821
PATH 822
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]6} {CK}
  ENDPT {acc_reg_out_reg[14]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(70.48,47.46) (73.96,47.70)} 
    NET {} {} {} {} {} {acc_out[1><2><14]} {} { 0.000} { 0.000} {0.006} {4.002} { 0.056} { 0.049} {} {} {} 
    INST {U5068} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(75.11,48.41) (75.30,48.03)} 
    NET {} {} {} {} {} {n4882} {} { 0.000} { 0.000} {0.008} {1.851} { 0.072} { 0.066} {} {} {} 
    INST {U5069} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(73.72,48.41) (73.85,48.23)} 
    NET {} {} {} {} {} {n1009} {} { 0.000} { 0.000} {0.005} {1.594} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 822
PATH 823
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]7} {CK}
  ENDPT {weight_reg_reg[2]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.010} {} { 0.062} { 0.056} {} {5} {(95.20,34.30) (91.72,34.06)} 
    NET {} {} {} {} {} {n7weight_reg[2]} {} { 0.000} { 0.000} {0.010} {4.865} { 0.062} { 0.056} {} {} {} 
    INST {U4029} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.073} { 0.067} {} {1} {(92.21,36.16) (92.40,36.29)} 
    NET {} {} {} {} {} {n3745} {} { 0.000} { 0.000} {0.005} {1.919} { 0.073} { 0.067} {} {} {} 
    INST {U4030} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.080} { 0.073} {} {1} {(94.30,36.16) (94.47,36.53)} 
    NET {} {} {} {} {} {n717} {} { 0.000} { 0.000} {0.004} {1.543} { 0.080} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 823
PATH 824
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]14} {CK}
  ENDPT {acc_reg_out_reg[1]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(41.62,47.46) (38.14,47.70)} 
    NET {} {} {} {} {} {acc_out[3><2><1]} {} { 0.000} { 0.000} {0.006} {3.895} { 0.056} { 0.049} {} {} {} 
    INST {U5286} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(39.46,45.61) (39.27,45.23)} 
    NET {} {} {} {} {} {n5259} {} { 0.000} { 0.000} {0.008} {1.818} { 0.072} { 0.065} {} {} {} 
    INST {U5287} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(38.01,45.61) (37.87,45.44)} 
    NET {} {} {} {} {} {n830} {} { 0.000} { 0.000} {0.005} {1.803} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 824
PATH 825
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]9} {CK}
  ENDPT {acc_reg_out_reg[1]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(61.73,67.06) (65.22,67.30)} 
    NET {} {} {} {} {} {acc_out[2><1><1]} {} { 0.000} { 0.000} {0.006} {3.987} { 0.056} { 0.049} {} {} {} 
    INST {U5115} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(63.78,70.81) (63.59,70.43)} 
    NET {} {} {} {} {} {n4963} {} { 0.000} { 0.000} {0.008} {1.733} { 0.072} { 0.065} {} {} {} 
    INST {U5116} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(63.66,69.75) (63.52,69.92)} 
    NET {} {} {} {} {} {n950} {} { 0.000} { 0.000} {0.005} {1.786} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 825
PATH 826
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]5} {CK}
  ENDPT {acc_reg_out_reg[3]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(87.58,69.86) (91.06,70.09)} 
    NET {} {} {} {} {} {acc_out[1><1><3]} {} { 0.000} { 0.000} {0.006} {4.043} { 0.056} { 0.049} {} {} {} 
    INST {U4994} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(90.19,72.56) (90.00,72.93)} 
    NET {} {} {} {} {} {n4757} {} { 0.000} { 0.000} {0.008} {1.793} { 0.072} { 0.066} {} {} {} 
    INST {U4995} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(88.92,72.56) (88.79,72.73)} 
    NET {} {} {} {} {} {n1044} {} { 0.000} { 0.000} {0.005} {1.685} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 826
PATH 827
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]2} {CK}
  ENDPT {acc_reg_out_reg[13]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.050} {} {2} {(123.89,59.50) (120.41,59.27)} 
    NET {} {} {} {} {} {acc_out[0><2><13]} {} { 0.000} { 0.000} {0.007} {4.433} { 0.056} { 0.050} {} {} {} 
    INST {U4930} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(123.75,62.41) (123.94,62.03)} 
    NET {} {} {} {} {} {n4652} {} { 0.000} { 0.000} {0.008} {1.746} { 0.073} { 0.066} {} {} {} 
    INST {U4931} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(123.70,61.36) (123.56,61.52)} 
    NET {} {} {} {} {} {n1106} {} { 0.000} { 0.000} {0.005} {1.412} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 827
PATH 828
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]3} {CK}
  ENDPT {acc_reg_out_reg[9]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.050} {} {2} {(121.81,22.26) (118.32,22.50)} 
    NET {} {} {} {} {} {acc_out[0><3><9]} {} { 0.000} { 0.000} {0.007} {4.497} { 0.056} { 0.050} {} {} {} 
    INST {U4965} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(120.40,23.21) (120.21,22.83)} 
    NET {} {} {} {} {} {n4701} {} { 0.000} { 0.000} {0.008} {1.794} { 0.073} { 0.066} {} {} {} 
    INST {U4966} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(121.41,23.21) (121.54,23.04)} 
    NET {} {} {} {} {} {n1086} {} { 0.000} { 0.000} {0.005} {1.250} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 828
PATH 829
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]9} {CK}
  ENDPT {acc_reg_out_reg[8]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(45.97,65.10) (49.45,64.86)} 
    NET {} {} {} {} {} {acc_out[2><1><8]} {} { 0.000} { 0.000} {0.006} {3.614} { 0.056} { 0.049} {} {} {} 
    INST {U5136} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.065} {} {1} {(48.77,70.81) (48.58,70.43)} 
    NET {} {} {} {} {} {n4999} {} { 0.000} { 0.000} {0.007} {1.735} { 0.072} { 0.065} {} {} {} 
    INST {U5137} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.081} { 0.074} {} {1} {(48.45,69.75) (48.32,69.92)} 
    NET {} {} {} {} {} {n943} {} { 0.000} { 0.000} {0.006} {2.169} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 829
PATH 830
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]3} {CK}
  ENDPT {acc_reg_out_reg[4]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(115.31,17.50) (118.80,17.27)} 
    NET {} {} {} {} {} {acc_out[0><3><4]} {} { 0.000} { 0.000} {0.006} {3.685} { 0.056} { 0.049} {} {} {} 
    INST {U4948} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(118.50,23.21) (118.31,22.83)} 
    NET {} {} {} {} {} {n4675} {} { 0.000} { 0.000} {0.008} {1.986} { 0.072} { 0.065} {} {} {} 
    INST {U4949} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.081} { 0.074} {} {1} {(118.38,20.41) (118.24,20.23)} 
    NET {} {} {} {} {} {n1091} {} { 0.000} { 0.000} {0.006} {1.764} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 830
PATH 831
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {global_state_reg[0]} {CK}
  ENDPT {global_state_reg[0]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[1]} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.038} { 0.000} {0.008} {} { 0.038} { 0.031} {} {3} {(107.75,20.30) (104.64,20.28)} 
    NET {} {} {} {} {} {n5560} {} { 0.000} { 0.000} {0.008} {2.188} { 0.038} { 0.031} {} {} {} 
    INST {U1739} {A} {F} {ZN} {R} {} {OAI221_X1} { 0.018} { 0.000} {0.013} {} { 0.056} { 0.049} {} {3} {(106.27,23.21) (106.25,23.53)} 
    NET {} {} {} {} {} {n4499} {} { 0.000} { 0.000} {0.013} {5.861} { 0.056} { 0.049} {} {} {} 
    INST {U1744} {C2} {R} {ZN} {F} {} {OAI211_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(106.27,28.80) (106.46,28.57)} 
    NET {} {} {} {} {} {n1469} {} { 0.000} { 0.000} {0.008} {1.708} { 0.073} { 0.066} {} {} {} 
    INST {U1745} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.081} { 0.074} {} {1} {(105.96,28.80) (105.79,28.43)} 
    NET {} {} {} {} {} {n5408} {} { 0.000} { 0.000} {0.004} {1.529} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 831
PATH 832
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]3} {CK}
  ENDPT {acc_reg_out_reg[13]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(112.12,19.46) (108.63,19.70)} 
    NET {} {} {} {} {} {acc_out[0><3><13]} {} { 0.000} { 0.000} {0.006} {4.021} { 0.056} { 0.049} {} {} {} 
    INST {U4977} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(114.63,23.21) (114.82,22.83)} 
    NET {} {} {} {} {} {n4722} {} { 0.000} { 0.000} {0.008} {1.875} { 0.072} { 0.065} {} {} {} 
    INST {U4978} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(113.44,22.16) (113.30,22.32)} 
    NET {} {} {} {} {} {n1082} {} { 0.000} { 0.000} {0.005} {1.689} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 832
PATH 833
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]5} {CK}
  ENDPT {acc_reg_out_reg[12]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(72.38,67.90) (75.86,67.67)} 
    NET {} {} {} {} {} {acc_out[1><1><12]} {} { 0.000} { 0.000} {0.006} {4.047} { 0.056} { 0.049} {} {} {} 
    INST {U5023} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(73.28,72.56) (73.09,72.93)} 
    NET {} {} {} {} {} {n4803} {} { 0.000} { 0.000} {0.008} {1.970} { 0.073} { 0.066} {} {} {} 
    INST {U5024} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(73.14,70.81) (73.28,70.64)} 
    NET {} {} {} {} {} {n1035} {} { 0.000} { 0.000} {0.005} {1.548} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 833
PATH 834
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]13} {CK}
  ENDPT {acc_reg_out_reg[8]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(21.87,67.90) (18.38,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><8]} {} { 0.000} { 0.000} {0.006} {3.734} { 0.056} { 0.049} {} {} {} 
    INST {U5261} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(18.68,72.56) (18.87,72.93)} 
    NET {} {} {} {} {} {n5217} {} { 0.000} { 0.000} {0.008} {2.069} { 0.072} { 0.065} {} {} {} 
    INST {U5262} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(19.95,70.81) (20.08,70.64)} 
    NET {} {} {} {} {} {n847} {} { 0.000} { 0.000} {0.005} {1.656} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 834
PATH 835
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]15} {CK}
  ENDPT {acc_reg_out_reg[9]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(18.41,17.50) (21.90,17.27)} 
    NET {} {} {} {} {} {acc_out[3><3><9]} {} { 0.000} { 0.000} {0.006} {3.856} { 0.056} { 0.049} {} {} {} 
    INST {U5349} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(20.20,20.41) (20.39,20.03)} 
    NET {} {} {} {} {} {n5368} {} { 0.000} { 0.000} {0.008} {2.181} { 0.073} { 0.066} {} {} {} 
    INST {U5350} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.081} { 0.074} {} {1} {(17.87,19.36) (17.73,19.53)} 
    NET {} {} {} {} {} {n798} {} { 0.000} { 0.000} {0.005} {1.480} { 0.081} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 835
PATH 836
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]5} {CK}
  ENDPT {acc_reg_out_reg[10]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(79.81,67.90) (76.33,67.67)} 
    NET {} {} {} {} {} {acc_out[1><1><10]} {} { 0.000} { 0.000} {0.006} {3.732} { 0.056} { 0.049} {} {} {} 
    INST {U5017} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(76.13,72.56) (75.94,72.93)} 
    NET {} {} {} {} {} {n4793} {} { 0.000} { 0.000} {0.008} {1.954} { 0.072} { 0.065} {} {} {} 
    INST {U5018} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.082} { 0.074} {} {1} {(76.00,70.81) (76.13,70.64)} 
    NET {} {} {} {} {} {n1037} {} { 0.000} { 0.000} {0.006} {1.939} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 836
PATH 837
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]5} {CK}
  ENDPT {acc_reg_out_reg[11]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.049} {} {2} {(76.20,67.06) (72.72,67.30)} 
    NET {} {} {} {} {} {acc_out[1><1><11]} {} { 0.000} { 0.000} {0.006} {3.896} { 0.056} { 0.049} {} {} {} 
    INST {U5020} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.065} {} {1} {(74.16,72.56) (74.35,72.93)} 
    NET {} {} {} {} {} {n4798} {} { 0.000} { 0.000} {0.008} {1.970} { 0.072} { 0.065} {} {} {} 
    INST {U5021} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.082} { 0.074} {} {1} {(74.48,70.81) (74.61,70.64)} 
    NET {} {} {} {} {} {n1036} {} { 0.000} { 0.000} {0.006} {1.798} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 837
PATH 838
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]1} {CK}
  ENDPT {acc_reg_out_reg[11]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(126.56,95.06) (123.07,95.30)} 
    NET {} {} {} {} {} {acc_out[0><1><11]} {} { 0.000} { 0.000} {0.007} {4.613} { 0.057} { 0.049} {} {} {} 
    INST {U4874} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(121.16,94.95) (120.97,95.33)} 
    NET {} {} {} {} {} {n4569} {} { 0.000} { 0.000} {0.008} {1.768} { 0.073} { 0.066} {} {} {} 
    INST {U4875} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(121.98,94.95) (122.11,95.12)} 
    NET {} {} {} {} {} {n1132} {} { 0.000} { 0.000} {0.005} {1.581} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 838
PATH 839
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]2} {CK}
  ENDPT {acc_reg_out_reg[12]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(125.20,62.30) (128.68,62.07)} 
    NET {} {} {} {} {} {acc_out[0><2><12]} {} { 0.000} { 0.000} {0.007} {4.702} { 0.057} { 0.049} {} {} {} 
    INST {U4927} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(126.22,64.16) (126.41,64.53)} 
    NET {} {} {} {} {} {n4646} {} { 0.000} { 0.000} {0.008} {1.804} { 0.073} { 0.066} {} {} {} 
    INST {U4928} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(125.03,64.16) (124.89,64.33)} 
    NET {} {} {} {} {} {n1107} {} { 0.000} { 0.000} {0.005} {1.479} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 839
PATH 840
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]4} {CK}
  ENDPT {weight_reg_reg[6]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]4} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.056} {} {5} {(60.41,109.06) (63.89,109.30)} 
    NET {} {} {} {} {} {n4weight_reg[6]} {} { 0.000} { 0.000} {0.011} {5.700} { 0.063} { 0.056} {} {} {} 
    INST {U4065} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.074} { 0.067} {} {1} {(63.02,110.00) (62.83,109.87)} 
    NET {} {} {} {} {} {n3769} {} { 0.000} { 0.000} {0.005} {1.735} { 0.074} { 0.067} {} {} {} 
    INST {U4066} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(62.07,110.00) (61.90,109.63)} 
    NET {} {} {} {} {} {n737} {} { 0.000} { 0.000} {0.004} {1.435} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.007} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 840
PATH 841
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]3} {CK}
  ENDPT {acc_reg_out_reg[5]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(116.45,19.46) (119.94,19.70)} 
    NET {} {} {} {} {} {acc_out[0><3><5]} {} { 0.000} { 0.000} {0.007} {4.693} { 0.057} { 0.049} {} {} {} 
    INST {U4952} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.074} { 0.066} {} {1} {(116.79,23.21) (116.60,22.83)} 
    NET {} {} {} {} {} {n4680} {} { 0.000} { 0.000} {0.008} {2.032} { 0.074} { 0.066} {} {} {} 
    INST {U4953} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(117.23,20.41) (117.36,20.23)} 
    NET {} {} {} {} {} {n1090} {} { 0.000} { 0.000} {0.005} {1.288} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 841
PATH 842
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]3} {CK}
  ENDPT {acc_reg_out_reg[3]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.049} {} {2} {(115.31,16.66) (118.80,16.89)} 
    NET {} {} {} {} {} {acc_out[0><3><3]} {} { 0.000} { 0.000} {0.007} {4.314} { 0.056} { 0.049} {} {} {} 
    INST {U4945} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.065} {} {1} {(116.60,22.16) (116.41,22.53)} 
    NET {} {} {} {} {} {n4669} {} { 0.000} { 0.000} {0.008} {1.975} { 0.073} { 0.065} {} {} {} 
    INST {U4946} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(116.48,20.41) (116.34,20.23)} 
    NET {} {} {} {} {} {n1092} {} { 0.000} { 0.000} {0.005} {1.686} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 842
PATH 843
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]1} {CK}
  ENDPT {acc_reg_out_reg[9]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(126.56,97.86) (123.07,98.09)} 
    NET {} {} {} {} {} {acc_out[0><1><9]} {} { 0.000} { 0.000} {0.007} {4.633} { 0.057} { 0.049} {} {} {} 
    INST {U4868} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.073} { 0.066} {} {1} {(122.30,96.00) (122.11,95.63)} 
    NET {} {} {} {} {} {n4559} {} { 0.000} { 0.000} {0.008} {1.864} { 0.073} { 0.066} {} {} {} 
    INST {U4869} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(123.89,96.00) (123.75,95.84)} 
    NET {} {} {} {} {} {n1134} {} { 0.000} { 0.000} {0.005} {1.558} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 843
PATH 844
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]15} {CK}
  ENDPT {weight_reg_reg[2]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.056} {} {5} {(31.14,39.06) (34.63,39.30)} 
    NET {} {} {} {} {} {n15weight_reg[2]} {} { 0.000} { 0.000} {0.011} {5.552} { 0.063} { 0.056} {} {} {} 
    INST {U4173} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.075} { 0.067} {} {1} {(32.55,40.01) (32.74,39.87)} 
    NET {} {} {} {} {} {n3826} {} { 0.000} { 0.000} {0.006} {1.947} { 0.075} { 0.067} {} {} {} 
    INST {U4174} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(31.86,40.01) (31.69,39.63)} 
    NET {} {} {} {} {} {n621} {} { 0.000} { 0.000} {0.004} {1.312} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 844
PATH 845
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]3} {CK}
  ENDPT {acc_reg_out_reg[6]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(118.36,25.06) (121.84,25.30)} 
    NET {} {} {} {} {} {acc_out[0><3><6]} {} { 0.000} { 0.000} {0.007} {4.865} { 0.057} { 0.049} {} {} {} 
    INST {U4956} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.074} { 0.066} {} {1} {(120.59,27.75) (120.40,28.13)} 
    NET {} {} {} {} {} {n4686} {} { 0.000} { 0.000} {0.008} {1.937} { 0.074} { 0.066} {} {} {} 
    INST {U4957} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(120.09,26.00) (119.95,25.84)} 
    NET {} {} {} {} {} {n1089} {} { 0.000} { 0.000} {0.005} {1.380} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 845
PATH 846
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]8} {CK}
  ENDPT {weight_reg_reg[2]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]8} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.011} {} { 0.064} { 0.056} {} {5} {(54.73,109.90) (51.25,109.67)} 
    NET {} {} {} {} {} {n8weight_reg[2]} {} { 0.000} { 0.000} {0.011} {5.739} { 0.064} { 0.056} {} {} {} 
    INST {U4232} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.074} { 0.066} {} {1} {(50.29,110.00) (50.10,109.87)} 
    NET {} {} {} {} {} {n3864} {} { 0.000} { 0.000} {0.005} {1.733} { 0.074} { 0.066} {} {} {} 
    INST {U4233} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(50.79,110.00) (50.96,109.63)} 
    NET {} {} {} {} {} {n693} {} { 0.000} { 0.000} {0.004} {1.659} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 846
PATH 847
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]4} {CK}
  ENDPT {weight_reg_reg[2]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]4} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.056} {} {5} {(83.42,111.86) (79.94,112.09)} 
    NET {} {} {} {} {} {n4weight_reg[2]} {} { 0.000} { 0.000} {0.011} {5.666} { 0.063} { 0.056} {} {} {} 
    INST {U4069} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.074} { 0.066} {} {1} {(80.62,110.00) (80.81,109.87)} 
    NET {} {} {} {} {} {n3771} {} { 0.000} { 0.000} {0.005} {1.771} { 0.074} { 0.066} {} {} {} 
    INST {U4070} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(81.76,110.00) (81.93,109.63)} 
    NET {} {} {} {} {} {n741} {} { 0.000} { 0.000} {0.004} {1.651} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 847
PATH 848
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]4} {CK}
  ENDPT {weight_reg_reg[4]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]4} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.056} {} {5} {(60.79,112.70) (64.27,112.47)} 
    NET {} {} {} {} {} {n4weight_reg[4]} {} { 0.000} { 0.000} {0.011} {5.807} { 0.063} { 0.056} {} {} {} 
    INST {U4067} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.074} { 0.066} {} {1} {(63.40,114.56) (63.21,114.69)} 
    NET {} {} {} {} {} {n3770} {} { 0.000} { 0.000} {0.005} {1.769} { 0.074} { 0.066} {} {} {} 
    INST {U4068} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(62.26,114.56) (62.09,114.93)} 
    NET {} {} {} {} {} {n739} {} { 0.000} { 0.000} {0.004} {1.596} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 848
PATH 849
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]1} {CK}
  ENDPT {acc_reg_out_reg[1]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.008} {} { 0.058} { 0.051} {} {2} {(112.50,81.90) (109.01,81.67)} 
    NET {} {} {} {} {} {acc_out[0><1><1]} {} { 0.000} { 0.000} {0.008} {6.182} { 0.058} { 0.051} {} {} {} 
    INST {U2862} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.069} { 0.061} {} {1} {(109.69,84.81) (109.88,84.64)} 
    NET {} {} {} {} {} {n2659} {} { 0.000} { 0.000} {0.006} {1.793} { 0.069} { 0.061} {} {} {} 
    INST {U2863} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.082} { 0.075} {} {1} {(110.90,84.81) (110.92,85.08)} 
    NET {} {} {} {} {} {n1142} {} { 0.000} { 0.000} {0.008} {1.757} { 0.082} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 849
PATH 850
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]3} {CK}
  ENDPT {acc_reg_out_reg[11]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.048} {} {2} {(114.59,17.50) (111.10,17.27)} 
    NET {} {} {} {} {} {acc_out[0><3><11]} {} { 0.000} { 0.000} {0.007} {4.131} { 0.056} { 0.048} {} {} {} 
    INST {U4971} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.073} { 0.065} {} {1} {(114.44,22.16) (114.63,22.53)} 
    NET {} {} {} {} {} {n4711} {} { 0.000} { 0.000} {0.009} {2.170} { 0.073} { 0.065} {} {} {} 
    INST {U4972} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(115.14,20.41) (115.27,20.23)} 
    NET {} {} {} {} {} {n1084} {} { 0.000} { 0.000} {0.005} {1.594} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 850
PATH 851
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]8} {CK}
  ENDPT {weight_reg_reg[6]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]8} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.011} {} { 0.064} { 0.056} {} {5} {(39.70,121.10) (43.18,120.87)} 
    NET {} {} {} {} {} {n8weight_reg[6]} {} { 0.000} { 0.000} {0.011} {5.830} { 0.064} { 0.056} {} {} {} 
    INST {U4254} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.075} { 0.067} {} {1} {(40.79,117.36) (40.60,117.49)} 
    NET {} {} {} {} {} {n3876} {} { 0.000} { 0.000} {0.006} {1.947} { 0.075} { 0.067} {} {} {} 
    INST {U4255} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(40.41,120.16) (40.24,120.53)} 
    NET {} {} {} {} {} {n689} {} { 0.000} { 0.000} {0.004} {1.263} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 851
PATH 852
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]2} {CK}
  ENDPT {acc_reg_out_reg[11]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(125.01,67.06) (128.49,67.30)} 
    NET {} {} {} {} {} {acc_out[0><2><11]} {} { 0.000} { 0.000} {0.007} {5.121} { 0.057} { 0.049} {} {} {} 
    INST {U4924} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.074} { 0.066} {} {1} {(126.22,65.20) (126.41,64.83)} 
    NET {} {} {} {} {} {n4641} {} { 0.000} { 0.000} {0.008} {1.804} { 0.074} { 0.066} {} {} {} 
    INST {U4925} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.082} { 0.074} {} {1} {(125.03,65.20) (124.89,65.03)} 
    NET {} {} {} {} {} {n1108} {} { 0.000} { 0.000} {0.005} {1.435} { 0.082} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 852
PATH 853
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]1} {CK}
  ENDPT {acc_reg_out_reg[0]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.051} {} {2} {(108.50,81.90) (105.02,81.67)} 
    NET {} {} {} {} {} {acc_out[0><1><0]} {} { 0.000} { 0.000} {0.008} {6.293} { 0.059} { 0.051} {} {} {} 
    INST {U2858} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.011} { 0.000} {0.006} {} { 0.069} { 0.061} {} {1} {(107.29,83.75) (107.10,83.92)} 
    NET {} {} {} {} {} {n2653} {} { 0.000} { 0.000} {0.006} {1.970} { 0.069} { 0.061} {} {} {} 
    INST {U2859} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.083} { 0.074} {} {1} {(108.24,84.81) (108.25,85.08)} 
    NET {} {} {} {} {} {n1143} {} { 0.000} { 0.000} {0.008} {1.622} { 0.083} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 853
PATH 854
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]12} {CK}
  ENDPT {weight_reg_reg[2]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]12} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.011} {} { 0.064} { 0.055} {} {5} {(36.88,106.26) (33.39,106.50)} 
    NET {} {} {} {} {} {n12weight_reg[2]} {} { 0.000} { 0.000} {0.011} {5.777} { 0.064} { 0.055} {} {} {} 
    INST {U4240} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.075} { 0.066} {} {1} {(33.12,104.41) (33.31,104.27)} 
    NET {} {} {} {} {} {n3868} {} { 0.000} { 0.000} {0.006} {1.895} { 0.075} { 0.066} {} {} {} 
    INST {U4241} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(35.40,104.41) (35.57,104.03)} 
    NET {} {} {} {} {} {n645} {} { 0.000} { 0.000} {0.004} {1.583} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 854
PATH 855
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]8} {CK}
  ENDPT {weight_reg_reg[4]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]8} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.055} {} {5} {(45.40,121.10) (48.88,120.87)} 
    NET {} {} {} {} {} {n8weight_reg[4]} {} { 0.000} { 0.000} {0.011} {5.755} { 0.063} { 0.055} {} {} {} 
    INST {U4244} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.075} { 0.066} {} {1} {(46.99,117.36) (47.18,117.49)} 
    NET {} {} {} {} {} {n3870} {} { 0.000} { 0.000} {0.006} {1.972} { 0.075} { 0.066} {} {} {} 
    INST {U4245} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(47.18,120.16) (47.35,120.53)} 
    NET {} {} {} {} {} {n691} {} { 0.000} { 0.000} {0.004} {1.569} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 855
PATH 856
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]12} {CK}
  ENDPT {weight_reg_reg[4]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]12} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.055} {} {5} {(23.36,121.10) (26.84,120.87)} 
    NET {} {} {} {} {} {n12weight_reg[4]} {} { 0.000} { 0.000} {0.011} {5.732} { 0.063} { 0.055} {} {} {} 
    INST {U4238} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.074} { 0.066} {} {1} {(27.04,117.36) (27.23,117.49)} 
    NET {} {} {} {} {} {n3867} {} { 0.000} { 0.000} {0.006} {2.080} { 0.074} { 0.066} {} {} {} 
    INST {U4239} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.081} { 0.073} {} {1} {(27.42,121.20) (27.59,120.83)} 
    NET {} {} {} {} {} {n643} {} { 0.000} { 0.000} {0.004} {1.648} { 0.081} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 856
PATH 857
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]3} {CK}
  ENDPT {acc_reg_out_reg[14]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.048} {} {2} {(111.92,20.30) (108.44,20.07)} 
    NET {} {} {} {} {} {acc_out[0><3><14]} {} { 0.000} { 0.000} {0.007} {4.510} { 0.056} { 0.048} {} {} {} 
    INST {U4980} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.074} { 0.065} {} {1} {(114.06,24.96) (114.25,25.33)} 
    NET {} {} {} {} {} {n4729} {} { 0.000} { 0.000} {0.009} {2.174} { 0.074} { 0.065} {} {} {} 
    INST {U4981} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.083} { 0.074} {} {1} {(113.25,23.21) (113.11,23.04)} 
    NET {} {} {} {} {} {n1081} {} { 0.000} { 0.000} {0.005} {1.633} { 0.083} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 857
PATH 858
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]3} {CK}
  ENDPT {acc_reg_out_reg[7]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.049} {} {2} {(126.75,25.90) (123.26,25.66)} 
    NET {} {} {} {} {} {acc_out[0><3><7]} {} { 0.000} { 0.000} {0.007} {5.120} { 0.057} { 0.049} {} {} {} 
    INST {U4959} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.074} { 0.066} {} {1} {(122.11,27.75) (121.92,28.13)} 
    NET {} {} {} {} {} {n4691} {} { 0.000} { 0.000} {0.008} {1.833} { 0.074} { 0.066} {} {} {} 
    INST {U4960} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.083} { 0.074} {} {1} {(123.31,27.75) (123.18,27.93)} 
    NET {} {} {} {} {} {n1088} {} { 0.000} { 0.000} {0.005} {1.672} { 0.083} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.008} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 858
PATH 859
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]} {CK}
  ENDPT {weight_reg_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.011} {} { 0.064} { 0.056} {} {5} {(90.61,109.06) (94.10,109.30)} 
    NET {} {} {} {} {} {weight_reg[2]} {} { 0.000} { 0.000} {0.011} {6.240} { 0.064} { 0.056} {} {} {} 
    INST {U4140} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.075} { 0.066} {} {1} {(90.38,107.20) (90.19,107.07)} 
    NET {} {} {} {} {} {n3810} {} { 0.000} { 0.000} {0.006} {1.778} { 0.075} { 0.066} {} {} {} 
    INST {U4141} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.082} { 0.073} {} {1} {(91.26,107.20) (91.43,106.83)} 
    NET {} {} {} {} {} {n789} {} { 0.000} { 0.000} {0.004} {1.573} { 0.082} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 859
PATH 860
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]3} {CK}
  ENDPT {acc_reg_out_reg[10]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.007} {} { 0.058} { 0.049} {} {2} {(126.37,25.06) (122.88,25.30)} 
    NET {} {} {} {} {} {acc_out[0><3><10]} {} { 0.000} { 0.000} {0.007} {5.429} { 0.058} { 0.049} {} {} {} 
    INST {U4968} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.074} { 0.066} {} {1} {(121.09,26.00) (121.28,25.63)} 
    NET {} {} {} {} {} {n4706} {} { 0.000} { 0.000} {0.008} {1.803} { 0.074} { 0.066} {} {} {} 
    INST {U4969} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.083} { 0.074} {} {1} {(122.55,26.00) (122.68,25.84)} 
    NET {} {} {} {} {} {n1085} {} { 0.000} { 0.000} {0.005} {1.624} { 0.083} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 860
PATH 861
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]12} {CK}
  ENDPT {weight_reg_reg[6]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]12} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.011} {} { 0.064} { 0.055} {} {5} {(19.37,120.26) (22.85,120.50)} 
    NET {} {} {} {} {} {n12weight_reg[6]} {} { 0.000} { 0.000} {0.011} {5.881} { 0.064} { 0.055} {} {} {} 
    INST {U4242} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.006} {} { 0.075} { 0.066} {} {1} {(25.52,117.36) (25.71,117.49)} 
    NET {} {} {} {} {} {n3869} {} { 0.000} { 0.000} {0.006} {2.214} { 0.075} { 0.066} {} {} {} 
    INST {U4243} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.082} { 0.073} {} {1} {(21.41,118.41) (21.24,118.03)} 
    NET {} {} {} {} {} {n641} {} { 0.000} { 0.000} {0.004} {1.597} { 0.082} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 861
PATH 862
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]} {CK}
  ENDPT {weight_reg_reg[4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.055} {} {5} {(86.25,109.06) (89.73,109.30)} 
    NET {} {} {} {} {} {weight_reg[4]} {} { 0.000} { 0.000} {0.012} {6.500} { 0.064} { 0.055} {} {} {} 
    INST {U4138} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.075} { 0.066} {} {1} {(89.05,107.20) (88.86,107.07)} 
    NET {} {} {} {} {} {n3809} {} { 0.000} { 0.000} {0.006} {1.763} { 0.075} { 0.066} {} {} {} 
    INST {U4139} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.082} { 0.073} {} {1} {(87.91,107.20) (87.74,106.83)} 
    NET {} {} {} {} {} {n787} {} { 0.000} { 0.000} {0.004} {1.675} { 0.082} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 862
PATH 863
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]5} {CK}
  ENDPT {acc_reg_out_reg[0]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.050} {} {3} {(94.42,67.90) (97.90,67.67)} 
    NET {} {} {} {} {} {acc_out[1><1><0]} {} { 0.000} { 0.000} {0.009} {7.186} { 0.060} { 0.050} {} {} {} 
    INST {U1890} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.011} { 0.000} {0.006} {} { 0.070} { 0.061} {} {1} {(97.41,69.75) (97.22,69.92)} 
    NET {} {} {} {} {} {n1626} {} { 0.000} { 0.000} {0.006} {1.902} { 0.070} { 0.061} {} {} {} 
    INST {U1891} {A3} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.084} { 0.074} {} {1} {(95.82,69.75) (96.00,69.48)} 
    NET {} {} {} {} {} {n1047} {} { 0.000} { 0.000} {0.007} {1.540} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 863
PATH 864
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]5} {CK}
  ENDPT {weight_reg_reg[2]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.008} {} { 0.058} { 0.049} {} {7} {(90.81,87.50) (94.29,87.27)} 
    NET {} {} {} {} {} {n5weight_reg[2]} {} { 0.000} { 0.000} {0.008} {6.226} { 0.058} { 0.049} {} {} {} 
    INST {U4009} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.079} { 0.069} {} {1} {(88.98,87.61) (89.17,87.47)} 
    NET {} {} {} {} {} {n3737} {} { 0.000} { 0.000} {0.012} {1.930} { 0.079} { 0.069} {} {} {} 
    INST {U4010} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(90.31,87.61) (90.48,87.23)} 
    NET {} {} {} {} {} {n733} {} { 0.000} { 0.000} {0.004} {1.281} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 864
PATH 865
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]2} {CK}
  ENDPT {weight_reg_reg[2]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {7} {(98.41,67.06) (101.89,67.30)} 
    NET {} {} {} {} {} {n2weight_reg[2]} {} { 0.000} { 0.000} {0.008} {6.311} { 0.059} { 0.049} {} {} {} 
    INST {U4077} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.079} { 0.069} {} {1} {(100.83,68.00) (100.64,67.87)} 
    NET {} {} {} {} {} {n3774} {} { 0.000} { 0.000} {0.012} {1.923} { 0.079} { 0.069} {} {} {} 
    INST {U4078} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(99.31,68.00) (99.14,67.63)} 
    NET {} {} {} {} {} {n773} {} { 0.000} { 0.000} {0.004} {1.274} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 865
PATH 866
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]} {CK}
  ENDPT {weight_reg_reg[6]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(91.95,107.10) (95.43,106.87)} 
    NET {} {} {} {} {} {weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.431} { 0.059} { 0.049} {} {} {} 
    INST {U4136} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(90.95,106.16) (90.76,106.29)} 
    NET {} {} {} {} {} {n3808} {} { 0.000} { 0.000} {0.011} {1.875} { 0.079} { 0.069} {} {} {} 
    INST {U4137} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(91.64,106.16) (91.81,106.53)} 
    NET {} {} {} {} {} {n785} {} { 0.000} { 0.000} {0.004} {1.285} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 866
PATH 867
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]3} {CK}
  ENDPT {acc_reg_out_reg[8]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.008} {} { 0.058} { 0.049} {} {2} {(126.37,30.66) (122.88,30.89)} 
    NET {} {} {} {} {} {acc_out[0><3><8]} {} { 0.000} { 0.000} {0.008} {5.831} { 0.058} { 0.049} {} {} {} 
    INST {U4962} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.075} { 0.065} {} {1} {(121.92,28.80) (121.73,28.43)} 
    NET {} {} {} {} {} {n4696} {} { 0.000} { 0.000} {0.008} {1.792} { 0.075} { 0.065} {} {} {} 
    INST {U4963} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(122.92,28.80) (123.06,28.64)} 
    NET {} {} {} {} {} {n1087} {} { 0.000} { 0.000} {0.005} {1.713} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.009} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 867
PATH 868
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]1} {CK}
  ENDPT {acc_reg_out_reg[3]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.008} {} { 0.058} { 0.049} {} {2} {(108.48,83.86) (111.96,84.09)} 
    NET {} {} {} {} {} {acc_out[0><1><3]} {} { 0.000} { 0.000} {0.008} {6.298} { 0.059} { 0.049} {} {} {} 
    INST {U4848} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.076} { 0.066} {} {1} {(109.57,86.56) (109.38,86.93)} 
    NET {} {} {} {} {} {n4527} {} { 0.000} { 0.000} {0.008} {1.997} { 0.076} { 0.066} {} {} {} 
    INST {U4849} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(109.06,84.81) (108.93,84.64)} 
    NET {} {} {} {} {} {n1140} {} { 0.000} { 0.000} {0.005} {1.270} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 868
PATH 869
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><12]} {CK}
  ENDPT {result_reg_reg[1><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.007} {} { 0.060} { 0.050} {} {2} {(73.14,16.66) (76.62,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><12]} {} { 0.000} { 0.000} {0.007} {3.030} { 0.060} { 0.050} {} {} {} 
    INST {U5396} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.083} { 0.074} {} {1} {(75.87,14.80) (76.80,14.47)} 
    NET {} {} {} {} {} {n699} {} { 0.000} { 0.000} {0.005} {1.494} { 0.083} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 869
PATH 870
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]7} {CK}
  ENDPT {weight_reg_reg[6]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(80.73,41.86) (84.22,42.09)} 
    NET {} {} {} {} {} {n7weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.555} { 0.059} { 0.049} {} {} {} 
    INST {U4027} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(84.04,42.80) (84.23,42.67)} 
    NET {} {} {} {} {} {n3744} {} { 0.000} { 0.000} {0.011} {1.890} { 0.079} { 0.069} {} {} {} 
    INST {U4028} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(83.16,42.80) (82.99,42.43)} 
    NET {} {} {} {} {} {n713} {} { 0.000} { 0.000} {0.004} {1.444} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 870
PATH 871
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]9} {CK}
  ENDPT {weight_reg_reg[2]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(55.47,92.26) (58.95,92.50)} 
    NET {} {} {} {} {} {n9weight_reg[2]} {} { 0.000} { 0.000} {0.008} {6.603} { 0.059} { 0.049} {} {} {} 
    INST {U4163} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.079} { 0.069} {} {1} {(57.13,93.20) (56.94,93.07)} 
    NET {} {} {} {} {} {n3821} {} { 0.000} { 0.000} {0.012} {1.924} { 0.079} { 0.069} {} {} {} 
    INST {U4164} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(55.80,93.20) (55.63,92.83)} 
    NET {} {} {} {} {} {n685} {} { 0.000} { 0.000} {0.004} {1.268} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 871
PATH 872
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]5} {CK}
  ENDPT {weight_reg_reg[6]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(73.89,92.26) (77.38,92.50)} 
    NET {} {} {} {} {} {n5weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.447} { 0.059} { 0.049} {} {} {} 
    INST {U4011} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(77.39,93.20) (77.58,93.07)} 
    NET {} {} {} {} {} {n3738} {} { 0.000} { 0.000} {0.011} {1.923} { 0.079} { 0.069} {} {} {} 
    INST {U4012} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(76.51,93.20) (76.34,92.83)} 
    NET {} {} {} {} {} {n729} {} { 0.000} { 0.000} {0.004} {1.539} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 872
PATH 873
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]3} {CK}
  ENDPT {weight_reg_reg[6]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(103.73,44.66) (107.21,44.90)} 
    NET {} {} {} {} {} {n3weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.748} { 0.059} { 0.049} {} {} {} 
    INST {U4023} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(102.16,44.55) (101.97,44.69)} 
    NET {} {} {} {} {} {n3742} {} { 0.000} { 0.000} {0.011} {1.896} { 0.079} { 0.069} {} {} {} 
    INST {U4024} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(103.04,44.55) (103.21,44.93)} 
    NET {} {} {} {} {} {n761} {} { 0.000} { 0.000} {0.004} {1.289} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 873
PATH 874
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><6]} {CK}
  ENDPT {result_reg_reg[3><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(24.12,16.66) (27.60,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><6]} {} { 0.000} { 0.000} {0.008} {3.306} { 0.060} { 0.050} {} {} {} 
    INST {U5422} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.083} { 0.074} {} {1} {(27.04,12.01) (27.97,11.67)} 
    NET {} {} {} {} {} {n609} {} { 0.000} { 0.000} {0.005} {1.329} { 0.083} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 874
PATH 875
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[0]} {CK}
  ENDPT {cycle_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(101.25,25.90) (104.74,25.66)} 
    NET {} {} {} {} {} {cycle[0]} {} { 0.000} { 0.000} {0.008} {6.312} { 0.059} { 0.049} {} {} {} 
    INST {U4819} {A1} {F} {ZN} {R} {} {NOR3_X1} { 0.020} { 0.000} {0.016} {} { 0.078} { 0.068} {} {1} {(106.91,26.00) (107.12,25.63)} 
    NET {} {} {} {} {} {n4503} {} { 0.000} { 0.000} {0.016} {1.935} { 0.078} { 0.068} {} {} {} 
    INST {U4820} {A1} {R} {ZN} {F} {} {NOR2_X1} { 0.006} { 0.000} {0.006} {} { 0.084} { 0.074} {} {1} {(106.02,26.00) (106.15,25.63)} 
    NET {} {} {} {} {} {n1178} {} { 0.000} { 0.000} {0.006} {1.642} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 875
PATH 876
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><8]} {CK}
  ENDPT {result_reg_reg[1><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(82.25,16.66) (85.74,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><8]} {} { 0.000} { 0.000} {0.008} {3.312} { 0.060} { 0.050} {} {} {} 
    INST {U5392} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(83.66,13.76) (84.59,14.09)} 
    NET {} {} {} {} {} {n703} {} { 0.000} { 0.000} {0.005} {1.467} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 876
PATH 877
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]15} {CK}
  ENDPT {weight_reg_reg[6]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(22.03,41.86) (25.51,42.09)} 
    NET {} {} {} {} {} {n15weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.561} { 0.059} { 0.049} {} {} {} 
    INST {U4159} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(27.04,41.76) (27.23,41.89)} 
    NET {} {} {} {} {} {n3820} {} { 0.000} { 0.000} {0.011} {1.902} { 0.079} { 0.069} {} {} {} 
    INST {U4160} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(26.16,41.76) (25.99,42.13)} 
    NET {} {} {} {} {} {n617} {} { 0.000} { 0.000} {0.004} {1.636} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 877
PATH 878
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><10]} {CK}
  ENDPT {result_reg_reg[3><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(21.87,19.46) (18.38,19.70)} 
    NET {} {} {} {} {} {acc_out[3><3><10]} {} { 0.000} { 0.000} {0.008} {3.411} { 0.060} { 0.050} {} {} {} 
    INST {U5426} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(19.06,14.80) (19.99,14.47)} 
    NET {} {} {} {} {} {n605} {} { 0.000} { 0.000} {0.005} {1.348} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 878
PATH 879
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><4]} {CK}
  ENDPT {result_reg_reg[1><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(91.00,16.66) (94.48,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><4]} {} { 0.000} { 0.000} {0.008} {3.232} { 0.060} { 0.050} {} {} {} 
    INST {U5388} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(93.23,13.76) (92.30,14.09)} 
    NET {} {} {} {} {} {n707} {} { 0.000} { 0.000} {0.005} {1.571} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 879
PATH 880
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><5]} {CK}
  ENDPT {result_reg_reg[1><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(88.53,14.70) (92.01,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><5]} {} { 0.000} { 0.000} {0.008} {3.210} { 0.060} { 0.050} {} {} {} 
    INST {U5389} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(90.95,13.76) (90.02,14.09)} 
    NET {} {} {} {} {} {n706} {} { 0.000} { 0.000} {0.005} {1.569} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 880
PATH 881
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><6]} {CK}
  ENDPT {result_reg_reg[1><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(90.08,16.66) (86.59,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><6]} {} { 0.000} { 0.000} {0.008} {3.379} { 0.060} { 0.050} {} {} {} 
    INST {U5390} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(88.86,13.76) (87.93,14.09)} 
    NET {} {} {} {} {} {n705} {} { 0.000} { 0.000} {0.005} {1.450} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 881
PATH 882
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]9} {CK}
  ENDPT {weight_reg_reg[6]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(46.91,93.10) (50.40,92.86)} 
    NET {} {} {} {} {} {n9weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.502} { 0.059} { 0.049} {} {} {} 
    INST {U4177} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(51.74,93.20) (51.93,93.07)} 
    NET {} {} {} {} {} {n3828} {} { 0.000} { 0.000} {0.011} {1.926} { 0.079} { 0.069} {} {} {} 
    INST {U4178} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(50.86,93.20) (50.69,92.83)} 
    NET {} {} {} {} {} {n681} {} { 0.000} { 0.000} {0.004} {1.662} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 882
PATH 883
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]10} {CK}
  ENDPT {weight_reg_reg[6]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(52.62,67.06) (56.10,67.30)} 
    NET {} {} {} {} {} {n10weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.672} { 0.059} { 0.049} {} {} {} 
    INST {U4256} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(55.42,65.20) (55.23,65.07)} 
    NET {} {} {} {} {} {n3877} {} { 0.000} { 0.000} {0.011} {1.893} { 0.079} { 0.069} {} {} {} 
    INST {U4257} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(54.28,65.20) (54.11,64.83)} 
    NET {} {} {} {} {} {n673} {} { 0.000} { 0.000} {0.004} {1.539} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 883
PATH 884
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]2} {CK}
  ENDPT {weight_reg_reg[6]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(103.73,79.10) (107.21,78.86)} 
    NET {} {} {} {} {} {n2weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.885} { 0.059} { 0.049} {} {} {} 
    INST {U4073} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(104.25,78.16) (104.06,78.29)} 
    NET {} {} {} {} {} {n3772} {} { 0.000} { 0.000} {0.011} {1.915} { 0.079} { 0.069} {} {} {} 
    INST {U4074} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.084} { 0.074} {} {1} {(105.13,78.16) (105.30,78.53)} 
    NET {} {} {} {} {} {n769} {} { 0.000} { 0.000} {0.004} {1.398} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 884
PATH 885
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><2]} {CK}
  ENDPT {result_reg_reg[0><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.051} {} {2} {(119.31,17.50) (122.79,17.27)} 
    NET {} {} {} {} {} {acc_out[0><3><2]} {} { 0.000} { 0.000} {0.008} {3.563} { 0.061} { 0.051} {} {} {} 
    INST {U5370} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(123.44,14.80) (123.08,14.47)} 
    NET {} {} {} {} {} {n757} {} { 0.000} { 0.000} {0.005} {1.356} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 885
PATH 886
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><1]} {CK}
  ENDPT {result_reg_reg[1><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(102.62,16.66) (99.13,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><1]} {} { 0.000} { 0.000} {0.008} {3.194} { 0.060} { 0.050} {} {} {} 
    INST {U5385} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(98.86,13.76) (99.79,14.09)} 
    NET {} {} {} {} {} {n710} {} { 0.000} { 0.000} {0.005} {1.546} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 886
PATH 887
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><11]} {CK}
  ENDPT {result_reg_reg[1><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(77.31,19.46) (80.80,19.70)} 
    NET {} {} {} {} {} {acc_out[1><3><11]} {} { 0.000} { 0.000} {0.008} {3.599} { 0.061} { 0.050} {} {} {} 
    INST {U5395} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(77.96,14.80) (78.89,14.47)} 
    NET {} {} {} {} {} {n700} {} { 0.000} { 0.000} {0.005} {1.346} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 887
PATH 888
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><4]} {CK}
  ENDPT {result_reg_reg[3><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(29.62,14.70) (33.11,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><4]} {} { 0.000} { 0.000} {0.008} {3.263} { 0.060} { 0.050} {} {} {} 
    INST {U5420} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(31.86,13.76) (30.93,14.09)} 
    NET {} {} {} {} {} {n611} {} { 0.000} { 0.000} {0.005} {1.600} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 888
PATH 889
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><7]} {CK}
  ENDPT {result_reg_reg[1><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(84.34,14.70) (87.83,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><7]} {} { 0.000} { 0.000} {0.008} {3.300} { 0.060} { 0.050} {} {} {} 
    INST {U5391} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(85.94,13.76) (86.87,14.09)} 
    NET {} {} {} {} {} {n704} {} { 0.000} { 0.000} {0.005} {1.593} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 889
PATH 890
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><9]} {CK}
  ENDPT {result_reg_reg[2><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(49.77,16.66) (53.25,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><9]} {} { 0.000} { 0.000} {0.008} {3.519} { 0.060} { 0.050} {} {} {} 
    INST {U5409} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(51.36,13.76) (52.29,14.09)} 
    NET {} {} {} {} {} {n654} {} { 0.000} { 0.000} {0.005} {1.462} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 890
PATH 891
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><2]} {CK}
  ENDPT {result_reg_reg[3><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(33.99,14.70) (37.48,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><2]} {} { 0.000} { 0.000} {0.008} {3.465} { 0.060} { 0.050} {} {} {} 
    INST {U5418} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(35.21,13.76) (36.14,14.09)} 
    NET {} {} {} {} {} {n613} {} { 0.000} { 0.000} {0.005} {1.439} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 891
PATH 892
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><10]} {CK}
  ENDPT {result_reg_reg[2><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(52.27,17.50) (48.78,17.27)} 
    NET {} {} {} {} {} {acc_out[2><3><10]} {} { 0.000} { 0.000} {0.008} {3.390} { 0.060} { 0.050} {} {} {} 
    INST {U5410} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(49.27,13.76) (50.20,14.09)} 
    NET {} {} {} {} {} {n653} {} { 0.000} { 0.000} {0.005} {1.518} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 892
PATH 893
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]14} {CK}
  ENDPT {weight_reg_reg[6]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(21.07,67.06) (24.56,67.30)} 
    NET {} {} {} {} {} {n14weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.804} { 0.059} { 0.049} {} {} {} 
    INST {U4228} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(26.09,66.95) (26.28,67.09)} 
    NET {} {} {} {} {} {n3862} {} { 0.000} { 0.000} {0.011} {1.874} { 0.079} { 0.069} {} {} {} 
    INST {U4229} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(25.40,66.95) (25.23,67.33)} 
    NET {} {} {} {} {} {n625} {} { 0.000} { 0.000} {0.004} {1.655} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 893
PATH 894
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><10]} {CK}
  ENDPT {result_reg_reg[1><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(77.70,16.66) (81.18,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><10]} {} { 0.000} { 0.000} {0.008} {3.491} { 0.060} { 0.050} {} {} {} 
    INST {U5394} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(79.93,12.01) (79.00,11.67)} 
    NET {} {} {} {} {} {n701} {} { 0.000} { 0.000} {0.005} {1.431} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 894
PATH 895
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><9]} {CK}
  ENDPT {result_reg_reg[3><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><9]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.051} {} {2} {(18.04,11.06) (21.52,11.29)} 
    NET {} {} {} {} {} {result_flat[57]} {} { 0.000} { 0.000} {0.009} {3.916} { 0.061} { 0.051} {} {} {} 
    INST {U5425} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.073} {} {1} {(19.13,12.01) (18.77,11.67)} 
    NET {} {} {} {} {} {n606} {} { 0.000} { 0.000} {0.005} {1.271} { 0.084} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 895
PATH 896
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><9]} {CK}
  ENDPT {result_reg_reg[1><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(79.98,14.70) (83.46,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><9]} {} { 0.000} { 0.000} {0.008} {3.348} { 0.060} { 0.050} {} {} {} 
    INST {U5393} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.084} { 0.074} {} {1} {(81.57,13.76) (82.50,14.09)} 
    NET {} {} {} {} {} {n702} {} { 0.000} { 0.000} {0.006} {1.619} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 896
PATH 897
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><7]} {CK}
  ENDPT {result_reg_reg[2><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(57.59,16.66) (54.10,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><7]} {} { 0.000} { 0.000} {0.008} {3.485} { 0.060} { 0.050} {} {} {} 
    INST {U5407} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(55.35,13.76) (56.28,14.09)} 
    NET {} {} {} {} {} {n656} {} { 0.000} { 0.000} {0.005} {1.508} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 897
PATH 898
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><7]} {CK}
  ENDPT {result_reg_reg[3><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(23.73,14.70) (27.22,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><7]} {} { 0.000} { 0.000} {0.008} {3.479} { 0.060} { 0.050} {} {} {} 
    INST {U5423} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(25.78,12.01) (24.85,11.67)} 
    NET {} {} {} {} {} {n608} {} { 0.000} { 0.000} {0.005} {1.481} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 898
PATH 899
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]15} {CK}
  ENDPT {weight_reg_reg[4]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {6} {(30.23,36.26) (26.74,36.49)} 
    NET {} {} {} {} {} {n15weight_reg[4]} {} { 0.000} { 0.000} {0.008} {6.695} { 0.059} { 0.049} {} {} {} 
    INST {U4175} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(27.04,37.20) (27.23,37.07)} 
    NET {} {} {} {} {} {n3827} {} { 0.000} { 0.000} {0.011} {1.876} { 0.079} { 0.069} {} {} {} 
    INST {U4176} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(26.35,37.20) (26.18,36.83)} 
    NET {} {} {} {} {} {n619} {} { 0.000} { 0.000} {0.004} {1.739} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 899
PATH 900
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]6} {CK}
  ENDPT {weight_reg_reg[6]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(86.28,67.06) (82.79,67.30)} 
    NET {} {} {} {} {} {n6weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.883} { 0.059} { 0.049} {} {} {} 
    INST {U4087} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.079} { 0.069} {} {1} {(83.92,65.20) (83.73,65.07)} 
    NET {} {} {} {} {} {n3778} {} { 0.000} { 0.000} {0.011} {1.911} { 0.079} { 0.069} {} {} {} 
    INST {U4088} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(84.80,65.20) (84.97,64.83)} 
    NET {} {} {} {} {} {n721} {} { 0.000} { 0.000} {0.004} {1.548} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 900
PATH 901
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><8]} {CK}
  ENDPT {result_reg_reg[3><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(23.20,16.66) (19.71,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><8]} {} { 0.000} { 0.000} {0.008} {3.666} { 0.061} { 0.050} {} {} {} 
    INST {U5424} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(22.67,13.76) (23.60,14.09)} 
    NET {} {} {} {} {} {n607} {} { 0.000} { 0.000} {0.005} {1.385} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 901
PATH 902
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><3]} {CK}
  ENDPT {result_reg_reg[2><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(66.89,16.66) (63.41,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><3]} {} { 0.000} { 0.000} {0.008} {3.564} { 0.061} { 0.050} {} {} {} 
    INST {U5403} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(64.54,13.76) (63.61,14.09)} 
    NET {} {} {} {} {} {n660} {} { 0.000} { 0.000} {0.005} {1.423} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 902
PATH 903
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]11} {CK}
  ENDPT {weight_reg_reg[2]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {7} {(60.41,39.06) (63.89,39.30)} 
    NET {} {} {} {} {} {n11weight_reg[2]} {} { 0.000} { 0.000} {0.009} {7.150} { 0.060} { 0.049} {} {} {} 
    INST {U4179} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(62.64,40.01) (62.45,39.87)} 
    NET {} {} {} {} {} {n3829} {} { 0.000} { 0.000} {0.011} {1.897} { 0.080} { 0.069} {} {} {} 
    INST {U4180} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(61.50,40.01) (61.33,39.63)} 
    NET {} {} {} {} {} {n669} {} { 0.000} { 0.000} {0.004} {1.301} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 903
PATH 904
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><12]} {CK}
  ENDPT {result_reg_reg[3><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><12]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.051} {} {2} {(17.68,11.06) (14.20,11.29)} 
    NET {} {} {} {} {} {result_flat[60]} {} { 0.000} { 0.000} {0.009} {3.900} { 0.061} { 0.051} {} {} {} 
    INST {U5428} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(16.02,12.01) (16.38,11.67)} 
    NET {} {} {} {} {} {n603} {} { 0.000} { 0.000} {0.005} {1.334} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.010} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 904
PATH 905
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><2]} {CK}
  ENDPT {result_reg_reg[2><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(64.20,14.70) (67.69,14.46)} 
    NET {} {} {} {} {} {acc_out[2><3><2]} {} { 0.000} { 0.000} {0.008} {3.288} { 0.060} { 0.050} {} {} {} 
    INST {U5402} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.084} { 0.074} {} {1} {(66.82,13.76) (65.89,14.09)} 
    NET {} {} {} {} {} {n661} {} { 0.000} { 0.000} {0.006} {1.626} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 905
PATH 906
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><4]} {CK}
  ENDPT {result_reg_reg[2><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(59.08,16.66) (62.56,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><4]} {} { 0.000} { 0.000} {0.008} {3.353} { 0.060} { 0.050} {} {} {} 
    INST {U5404} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.084} { 0.074} {} {1} {(62.45,13.76) (61.52,14.09)} 
    NET {} {} {} {} {} {n659} {} { 0.000} { 0.000} {0.006} {1.652} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 906
PATH 907
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><8]} {CK}
  ENDPT {result_reg_reg[2><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(55.50,14.70) (52.01,14.46)} 
    NET {} {} {} {} {} {acc_out[2><3><8]} {} { 0.000} { 0.000} {0.008} {3.471} { 0.060} { 0.050} {} {} {} 
    INST {U5408} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(53.26,13.76) (54.19,14.09)} 
    NET {} {} {} {} {} {n655} {} { 0.000} { 0.000} {0.005} {1.536} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 907
PATH 908
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><11]} {CK}
  ENDPT {result_reg_reg[3><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(14.23,17.50) (17.72,17.27)} 
    NET {} {} {} {} {} {acc_out[3><3><11]} {} { 0.000} { 0.000} {0.008} {3.431} { 0.060} { 0.050} {} {} {} 
    INST {U5427} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(16.85,16.55) (15.92,16.89)} 
    NET {} {} {} {} {} {n604} {} { 0.000} { 0.000} {0.005} {1.584} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 908
PATH 909
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><3]} {CK}
  ENDPT {result_reg_reg[1><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(96.73,14.70) (93.24,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><3]} {} { 0.000} { 0.000} {0.008} {3.359} { 0.060} { 0.050} {} {} {} 
    INST {U5387} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(94.49,13.76) (95.42,14.09)} 
    NET {} {} {} {} {} {n708} {} { 0.000} { 0.000} {0.005} {1.564} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 909
PATH 910
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><11]} {CK}
  ENDPT {result_reg_reg[2><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(45.59,16.66) (49.07,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><11]} {} { 0.000} { 0.000} {0.008} {3.617} { 0.061} { 0.050} {} {} {} 
    INST {U5411} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(47.37,13.76) (48.30,14.09)} 
    NET {} {} {} {} {} {n652} {} { 0.000} { 0.000} {0.005} {1.448} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 910
PATH 911
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><5]} {CK}
  ENDPT {result_reg_reg[2><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(58.88,17.50) (62.37,17.27)} 
    NET {} {} {} {} {} {acc_out[2><3><5]} {} { 0.000} { 0.000} {0.008} {3.557} { 0.061} { 0.050} {} {} {} 
    INST {U5405} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(60.36,13.76) (59.43,14.09)} 
    NET {} {} {} {} {} {n658} {} { 0.000} { 0.000} {0.005} {1.461} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 911
PATH 912
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]1} {CK}
  ENDPT {weight_reg_reg[2]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.049} {} {5} {(98.41,87.50) (101.89,87.27)} 
    NET {} {} {} {} {} {n1weight_reg[2]} {} { 0.000} { 0.000} {0.008} {6.930} { 0.059} { 0.049} {} {} {} 
    INST {U4120} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.080} { 0.069} {} {1} {(100.45,89.36) (100.26,89.49)} 
    NET {} {} {} {} {} {n3798} {} { 0.000} { 0.000} {0.012} {1.909} { 0.080} { 0.069} {} {} {} 
    INST {U4121} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(99.12,89.36) (98.95,89.73)} 
    NET {} {} {} {} {} {n781} {} { 0.000} { 0.000} {0.004} {1.462} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 912
PATH 913
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><13]} {CK}
  ENDPT {result_reg_reg[3><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><13]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(10.44,11.06) (13.92,11.29)} 
    NET {} {} {} {} {} {result_flat[61]} {} { 0.000} { 0.000} {0.008} {3.858} { 0.061} { 0.050} {} {} {} 
    INST {U5429} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(12.48,12.01) (12.12,11.67)} 
    NET {} {} {} {} {} {n602} {} { 0.000} { 0.000} {0.005} {1.382} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 913
PATH 914
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]13} {CK}
  ENDPT {weight_reg_reg[4]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {6} {(28.52,89.46) (25.03,89.70)} 
    NET {} {} {} {} {} {n13weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.174} { 0.060} { 0.049} {} {} {} 
    INST {U4183} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(26.28,90.41) (26.47,90.27)} 
    NET {} {} {} {} {} {n3831} {} { 0.000} { 0.000} {0.011} {1.884} { 0.080} { 0.069} {} {} {} 
    INST {U4184} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(27.42,90.41) (27.59,90.03)} 
    NET {} {} {} {} {} {n635} {} { 0.000} { 0.000} {0.004} {1.292} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 914
PATH 915
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><1]} {CK}
  ENDPT {result_reg_reg[2><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(67.81,16.66) (71.30,16.89)} 
    NET {} {} {} {} {} {acc_out[2><3><1]} {} { 0.000} { 0.000} {0.009} {3.690} { 0.061} { 0.050} {} {} {} 
    INST {U5401} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(68.91,12.01) (67.98,11.67)} 
    NET {} {} {} {} {} {n662} {} { 0.000} { 0.000} {0.005} {1.293} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 915
PATH 916
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><12]} {CK}
  ENDPT {result_reg_reg[0><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.051} {} {2} {(114.78,16.66) (111.29,16.89)} 
    NET {} {} {} {} {} {acc_out[0><3><12]} {} { 0.000} { 0.000} {0.009} {3.970} { 0.061} { 0.051} {} {} {} 
    INST {U5380} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(107.41,14.80) (107.77,14.47)} 
    NET {} {} {} {} {} {n747} {} { 0.000} { 0.000} {0.005} {1.337} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 916
PATH 917
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><4]} {CK}
  ENDPT {result_reg_reg[0><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(115.31,17.50) (118.80,17.27)} 
    NET {} {} {} {} {} {acc_out[0><3><4]} {} { 0.000} { 0.000} {0.008} {3.699} { 0.061} { 0.050} {} {} {} 
    INST {U5372} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(120.40,16.55) (120.04,16.89)} 
    NET {} {} {} {} {} {n755} {} { 0.000} { 0.000} {0.005} {1.576} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 917
PATH 918
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><13]} {CK}
  ENDPT {result_reg_reg[2><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(41.98,19.46) (45.46,19.70)} 
    NET {} {} {} {} {} {acc_out[2><3><13]} {} { 0.000} { 0.000} {0.008} {3.671} { 0.061} { 0.050} {} {} {} 
    INST {U5413} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(43.19,13.76) (44.12,14.09)} 
    NET {} {} {} {} {} {n650} {} { 0.000} { 0.000} {0.005} {1.462} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 918
PATH 919
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><2]} {CK}
  ENDPT {result_reg_reg[1><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(98.62,16.66) (95.14,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><2]} {} { 0.000} { 0.000} {0.008} {3.476} { 0.061} { 0.050} {} {} {} 
    INST {U5386} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(96.77,13.76) (97.70,14.09)} 
    NET {} {} {} {} {} {n709} {} { 0.000} { 0.000} {0.005} {1.509} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 919
PATH 920
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]11} {CK}
  ENDPT {weight_reg_reg[6]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.008} {} { 0.059} { 0.048} {} {5} {(51.29,39.90) (54.77,39.66)} 
    NET {} {} {} {} {} {n11weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.705} { 0.059} { 0.048} {} {} {} 
    INST {U4181} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(55.42,41.76) (55.23,41.89)} 
    NET {} {} {} {} {} {n3830} {} { 0.000} { 0.000} {0.011} {2.032} { 0.080} { 0.069} {} {} {} 
    INST {U4182} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(53.33,41.76) (53.16,42.13)} 
    NET {} {} {} {} {} {n665} {} { 0.000} { 0.000} {0.004} {1.619} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 920
PATH 921
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><3]} {CK}
  ENDPT {result_reg_reg[3><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(32.29,16.66) (35.77,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><3]} {} { 0.000} { 0.000} {0.008} {3.380} { 0.060} { 0.050} {} {} {} 
    INST {U5419} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.084} { 0.074} {} {1} {(33.12,13.76) (34.05,14.09)} 
    NET {} {} {} {} {} {n612} {} { 0.000} { 0.000} {0.006} {1.766} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 921
PATH 922
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><5]} {CK}
  ENDPT {result_reg_reg[3><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.060} { 0.000} {0.008} {} { 0.060} { 0.050} {} {2} {(28.11,16.66) (31.59,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><5]} {} { 0.000} { 0.000} {0.008} {3.339} { 0.060} { 0.050} {} {} {} 
    INST {U5421} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.084} { 0.074} {} {1} {(29.77,13.76) (28.84,14.09)} 
    NET {} {} {} {} {} {n610} {} { 0.000} { 0.000} {0.006} {1.762} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 922
PATH 923
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><6]} {CK}
  ENDPT {result_reg_reg[0><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(121.05,11.06) (117.56,11.29)} 
    NET {} {} {} {} {} {result_flat[6]} {} { 0.000} { 0.000} {0.009} {3.941} { 0.061} { 0.050} {} {} {} 
    INST {U5374} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.073} {} {1} {(119.57,12.01) (120.50,11.67)} 
    NET {} {} {} {} {} {n753} {} { 0.000} { 0.000} {0.005} {1.257} { 0.084} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 923
PATH 924
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><12]} {CK}
  ENDPT {result_reg_reg[2><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(47.90,17.50) (44.41,17.27)} 
    NET {} {} {} {} {} {acc_out[2><3><12]} {} { 0.000} { 0.000} {0.008} {3.617} { 0.061} { 0.050} {} {} {} 
    INST {U5412} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(45.28,13.76) (46.21,14.09)} 
    NET {} {} {} {} {} {n651} {} { 0.000} { 0.000} {0.005} {1.541} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 924
PATH 925
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><13]} {CK}
  ENDPT {result_reg_reg[1><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(72.95,19.46) (76.43,19.70)} 
    NET {} {} {} {} {} {acc_out[1><3><13]} {} { 0.000} { 0.000} {0.008} {3.532} { 0.061} { 0.050} {} {} {} 
    INST {U5397} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(74.16,14.80) (75.09,14.47)} 
    NET {} {} {} {} {} {n698} {} { 0.000} { 0.000} {0.005} {1.582} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 925
PATH 926
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><13]} {CK}
  ENDPT {result_reg_reg[0><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(112.12,19.46) (108.63,19.70)} 
    NET {} {} {} {} {} {acc_out[0><3><13]} {} { 0.000} { 0.000} {0.009} {4.035} { 0.061} { 0.050} {} {} {} 
    INST {U5381} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(109.12,17.61) (109.48,17.27)} 
    NET {} {} {} {} {} {n746} {} { 0.000} { 0.000} {0.005} {1.367} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 926
PATH 927
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><14]} {CK}
  ENDPT {result_reg_reg[3><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(10.81,23.10) (14.30,22.87)} 
    NET {} {} {} {} {} {acc_out[3><3><14]} {} { 0.000} { 0.000} {0.009} {3.890} { 0.061} { 0.050} {} {} {} 
    INST {U5430} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(13.05,14.80) (12.12,14.47)} 
    NET {} {} {} {} {} {n601} {} { 0.000} { 0.000} {0.005} {1.348} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 927
PATH 928
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><0]} {CK}
  ENDPT {result_reg_reg[0><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(122.92,22.26) (126.40,22.50)} 
    NET {} {} {} {} {} {acc_out[0><3><0]} {} { 0.000} { 0.000} {0.009} {3.959} { 0.061} { 0.050} {} {} {} 
    INST {U5368} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(127.81,14.80) (127.45,14.47)} 
    NET {} {} {} {} {} {n759} {} { 0.000} { 0.000} {0.005} {1.323} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 928
PATH 929
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><1]} {CK}
  ENDPT {result_reg_reg[0><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(122.73,20.30) (126.21,20.07)} 
    NET {} {} {} {} {} {acc_out[0><3><1]} {} { 0.000} { 0.000} {0.009} {3.802} { 0.061} { 0.050} {} {} {} 
    INST {U5369} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(125.53,14.80) (125.17,14.47)} 
    NET {} {} {} {} {} {n758} {} { 0.000} { 0.000} {0.005} {1.500} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 929
PATH 930
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]2} {CK}
  ENDPT {weight_reg_reg[4]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {6} {(102.78,75.46) (106.26,75.70)} 
    NET {} {} {} {} {} {n2weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.133} { 0.060} { 0.049} {} {} {} 
    INST {U4085} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(103.49,73.61) (103.30,73.47)} 
    NET {} {} {} {} {} {n3777} {} { 0.000} { 0.000} {0.011} {1.888} { 0.080} { 0.069} {} {} {} 
    INST {U4086} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(104.18,73.61) (104.35,73.23)} 
    NET {} {} {} {} {} {n771} {} { 0.000} { 0.000} {0.004} {1.634} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 930
PATH 931
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]10} {CK}
  ENDPT {weight_reg_reg[4]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {6} {(61.20,62.30) (57.71,62.07)} 
    NET {} {} {} {} {} {n10weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.400} { 0.060} { 0.049} {} {} {} 
    INST {U4252} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(59.03,61.36) (58.84,61.49)} 
    NET {} {} {} {} {} {n3875} {} { 0.000} { 0.000} {0.011} {1.891} { 0.080} { 0.069} {} {} {} 
    INST {U4253} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(59.72,61.36) (59.89,61.73)} 
    NET {} {} {} {} {} {n675} {} { 0.000} { 0.000} {0.004} {1.341} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 931
PATH 932
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><5]} {CK}
  ENDPT {result_reg_reg[0><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><5]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(125.23,11.06) (121.74,11.29)} 
    NET {} {} {} {} {} {result_flat[5]} {} { 0.000} { 0.000} {0.009} {3.879} { 0.061} { 0.050} {} {} {} 
    INST {U5373} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.084} { 0.074} {} {1} {(121.47,12.01) (122.40,11.67)} 
    NET {} {} {} {} {} {n754} {} { 0.000} { 0.000} {0.005} {1.470} { 0.084} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 932
PATH 933
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]3} {CK}
  ENDPT {weight_reg_reg[4]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {6} {(103.73,41.86) (107.21,42.09)} 
    NET {} {} {} {} {} {n3weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.470} { 0.060} { 0.049} {} {} {} 
    INST {U4031} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(102.35,41.76) (102.16,41.89)} 
    NET {} {} {} {} {} {n3746} {} { 0.000} { 0.000} {0.011} {1.877} { 0.080} { 0.069} {} {} {} 
    INST {U4032} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(103.04,41.76) (103.21,42.13)} 
    NET {} {} {} {} {} {n763} {} { 0.000} { 0.000} {0.004} {1.293} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 933
PATH 934
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><6]} {CK}
  ENDPT {result_reg_reg[2><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(56.98,14.70) (60.47,14.46)} 
    NET {} {} {} {} {} {acc_out[2><3><6]} {} { 0.000} { 0.000} {0.008} {3.648} { 0.061} { 0.050} {} {} {} 
    INST {U5406} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.085} { 0.074} {} {1} {(58.27,13.76) (57.34,14.09)} 
    NET {} {} {} {} {} {n657} {} { 0.000} { 0.000} {0.006} {1.689} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 934
PATH 935
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]14} {CK}
  ENDPT {weight_reg_reg[4]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {6} {(30.41,64.26) (26.93,64.50)} 
    NET {} {} {} {} {} {n14weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.425} { 0.060} { 0.049} {} {} {} 
    INST {U4234} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(28.18,62.41) (28.37,62.27)} 
    NET {} {} {} {} {} {n3865} {} { 0.000} { 0.000} {0.011} {1.858} { 0.080} { 0.069} {} {} {} 
    INST {U4235} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(29.13,62.41) (29.30,62.03)} 
    NET {} {} {} {} {} {n627} {} { 0.000} { 0.000} {0.004} {1.481} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 935
PATH 936
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><0]} {CK}
  ENDPT {result_reg_reg[3><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(41.24,11.90) (37.76,11.67)} 
    NET {} {} {} {} {} {result_flat[48]} {} { 0.000} { 0.000} {0.009} {4.188} { 0.061} { 0.050} {} {} {} 
    INST {U5416} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(40.15,13.76) (40.51,14.09)} 
    NET {} {} {} {} {} {n615} {} { 0.000} { 0.000} {0.005} {1.421} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 936
PATH 937
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]14} {CK}
  ENDPT {weight_reg_reg[2]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {7} {(31.34,65.10) (34.82,64.86)} 
    NET {} {} {} {} {} {n14weight_reg[2]} {} { 0.000} { 0.000} {0.009} {7.802} { 0.060} { 0.049} {} {} {} 
    INST {U4246} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(32.74,64.16) (32.93,64.29)} 
    NET {} {} {} {} {} {n3871} {} { 0.000} { 0.000} {0.011} {1.849} { 0.080} { 0.069} {} {} {} 
    INST {U4247} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.085} { 0.074} {} {1} {(32.24,64.16) (32.07,64.53)} 
    NET {} {} {} {} {} {n629} {} { 0.000} { 0.000} {0.004} {1.247} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 937
PATH 938
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><14]} {CK}
  ENDPT {result_reg_reg[1><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><14]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.050} {} {2} {(74.50,13.86) (71.01,14.10)} 
    NET {} {} {} {} {} {result_flat[30]} {} { 0.000} { 0.000} {0.009} {4.282} { 0.062} { 0.050} {} {} {} 
    INST {U5398} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(72.64,14.80) (73.00,14.47)} 
    NET {} {} {} {} {} {n697} {} { 0.000} { 0.000} {0.005} {1.355} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 938
PATH 939
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><1]} {CK}
  ENDPT {result_reg_reg[3><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]15} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.061} { 0.050} {} {2} {(40.11,17.50) (36.62,17.27)} 
    NET {} {} {} {} {} {acc_out[3><3><1]} {} { 0.000} { 0.000} {0.008} {3.599} { 0.061} { 0.050} {} {} {} 
    INST {U5417} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.085} { 0.074} {} {1} {(37.49,13.76) (38.42,14.09)} 
    NET {} {} {} {} {} {n614} {} { 0.000} { 0.000} {0.006} {1.749} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 939
PATH 940
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]11} {CK}
  ENDPT {weight_reg_reg[4]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {6} {(56.23,36.26) (59.71,36.49)} 
    NET {} {} {} {} {} {n11weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.660} { 0.060} { 0.049} {} {} {} 
    INST {U4171} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(57.32,37.20) (57.13,37.07)} 
    NET {} {} {} {} {} {n3825} {} { 0.000} { 0.000} {0.011} {1.870} { 0.080} { 0.069} {} {} {} 
    INST {U4172} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.086} { 0.074} {} {1} {(56.37,37.20) (56.20,36.83)} 
    NET {} {} {} {} {} {n667} {} { 0.000} { 0.000} {0.004} {1.294} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 940
PATH 941
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><0]} {CK}
  ENDPT {result_reg_reg[1><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]7} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(100.31,17.50) (103.79,17.27)} 
    NET {} {} {} {} {} {acc_out[1><3><0]} {} { 0.000} { 0.000} {0.009} {3.635} { 0.061} { 0.050} {} {} {} 
    INST {U5384} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.085} { 0.074} {} {1} {(101.71,13.76) (102.64,14.09)} 
    NET {} {} {} {} {} {n711} {} { 0.000} { 0.000} {0.006} {1.696} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 941
PATH 942
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]1} {CK}
  ENDPT {weight_reg_reg[6]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.049} {} {5} {(104.70,89.46) (101.22,89.70)} 
    NET {} {} {} {} {} {n1weight_reg[6]} {} { 0.000} { 0.000} {0.009} {7.688} { 0.060} { 0.049} {} {} {} 
    INST {U4118} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.080} { 0.069} {} {1} {(103.49,87.61) (103.30,87.47)} 
    NET {} {} {} {} {} {n3797} {} { 0.000} { 0.000} {0.011} {1.883} { 0.080} { 0.069} {} {} {} 
    INST {U4119} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.086} { 0.074} {} {1} {(104.18,87.61) (104.35,87.23)} 
    NET {} {} {} {} {} {n777} {} { 0.000} { 0.000} {0.004} {1.447} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 942
PATH 943
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><3]} {CK}
  ENDPT {result_reg_reg[0><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.050} {} {2} {(115.31,16.66) (118.80,16.89)} 
    NET {} {} {} {} {} {acc_out[0><3><3]} {} { 0.000} { 0.000} {0.009} {4.328} { 0.062} { 0.050} {} {} {} 
    INST {U5371} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(124.51,17.61) (124.87,17.27)} 
    NET {} {} {} {} {} {n756} {} { 0.000} { 0.000} {0.005} {1.358} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 943
PATH 944
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><7]} {CK}
  ENDPT {result_reg_reg[0><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><7]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(118.39,11.90) (114.90,11.67)} 
    NET {} {} {} {} {} {result_flat[7]} {} { 0.000} { 0.000} {0.009} {4.152} { 0.061} { 0.050} {} {} {} 
    INST {U5375} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(117.10,13.76) (118.03,14.09)} 
    NET {} {} {} {} {} {n752} {} { 0.000} { 0.000} {0.005} {1.401} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 944
PATH 945
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><10]} {CK}
  ENDPT {result_reg_reg[0><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><10]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.050} {} {2} {(113.45,13.86) (109.96,14.10)} 
    NET {} {} {} {} {} {result_flat[10]} {} { 0.000} { 0.000} {0.009} {4.292} { 0.062} { 0.050} {} {} {} 
    INST {U5378} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(111.40,14.80) (112.33,14.47)} 
    NET {} {} {} {} {} {n749} {} { 0.000} { 0.000} {0.005} {1.338} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 945
PATH 946
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><14]} {CK}
  ENDPT {result_reg_reg[0><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.051} {} {2} {(111.92,20.30) (108.44,20.07)} 
    NET {} {} {} {} {} {acc_out[0><3><14]} {} { 0.000} { 0.000} {0.009} {4.523} { 0.062} { 0.051} {} {} {} 
    INST {U5382} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(105.89,17.61) (106.25,17.27)} 
    NET {} {} {} {} {} {n745} {} { 0.000} { 0.000} {0.005} {1.282} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 946
PATH 947
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><14]} {CK}
  ENDPT {result_reg_reg[2><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]11} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(44.29,22.26) (40.80,22.50)} 
    NET {} {} {} {} {} {acc_out[2><3><14]} {} { 0.000} { 0.000} {0.009} {3.939} { 0.061} { 0.050} {} {} {} 
    INST {U5414} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.085} { 0.074} {} {1} {(44.02,16.55) (43.09,16.89)} 
    NET {} {} {} {} {} {n649} {} { 0.000} { 0.000} {0.006} {1.650} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.011} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 947
PATH 948
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><8]} {CK}
  ENDPT {result_reg_reg[0><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><8]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(116.87,11.06) (113.38,11.29)} 
    NET {} {} {} {} {} {result_flat[8]} {} { 0.000} { 0.000} {0.009} {4.081} { 0.061} { 0.050} {} {} {} 
    INST {U5376} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(114.82,13.76) (115.75,14.09)} 
    NET {} {} {} {} {} {n751} {} { 0.000} { 0.000} {0.005} {1.578} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 948
PATH 949
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><0]} {CK}
  ENDPT {result_reg_reg[2><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(73.55,11.90) (70.06,11.67)} 
    NET {} {} {} {} {} {result_flat[32]} {} { 0.000} { 0.000} {0.009} {4.117} { 0.061} { 0.050} {} {} {} 
    INST {U5400} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.085} { 0.074} {} {1} {(69.60,13.76) (69.96,14.09)} 
    NET {} {} {} {} {} {n663} {} { 0.000} { 0.000} {0.006} {1.755} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 949
PATH 950
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><11]} {CK}
  ENDPT {result_reg_reg[0><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]3} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.050} {} {2} {(114.59,17.50) (111.10,17.27)} 
    NET {} {} {} {} {} {acc_out[0><3><11]} {} { 0.000} { 0.000} {0.009} {4.145} { 0.061} { 0.050} {} {} {} 
    INST {U5379} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.085} { 0.074} {} {1} {(109.50,14.80) (109.86,14.47)} 
    NET {} {} {} {} {} {n748} {} { 0.000} { 0.000} {0.006} {1.725} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 950
PATH 951
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><9]} {CK}
  ENDPT {result_reg_reg[0><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><9]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.009} {} { 0.062} { 0.050} {} {2} {(114.20,11.90) (110.72,11.67)} 
    NET {} {} {} {} {} {result_flat[9]} {} { 0.000} { 0.000} {0.009} {4.333} { 0.062} { 0.050} {} {} {} 
    INST {U5377} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(113.49,14.80) (114.42,14.47)} 
    NET {} {} {} {} {} {n750} {} { 0.000} { 0.000} {0.005} {1.509} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 951
PATH 952
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]9} {CK}
  ENDPT {weight_reg_reg[4]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.049} {} {6} {(51.48,89.46) (54.96,89.70)} 
    NET {} {} {} {} {} {n9weight_reg[4]} {} { 0.000} { 0.000} {0.009} {8.126} { 0.061} { 0.049} {} {} {} 
    INST {U4165} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.081} { 0.069} {} {1} {(53.14,90.41) (52.95,90.27)} 
    NET {} {} {} {} {} {n3822} {} { 0.000} { 0.000} {0.011} {1.879} { 0.081} { 0.069} {} {} {} 
    INST {U4166} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.086} { 0.074} {} {1} {(52.19,90.41) (52.02,90.03)} 
    NET {} {} {} {} {} {n683} {} { 0.000} { 0.000} {0.004} {1.246} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 952
PATH 953
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]7} {CK}
  ENDPT {weight_reg_reg[4]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.048} {} {6} {(85.48,37.10) (88.97,36.87)} 
    NET {} {} {} {} {} {n7weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.836} { 0.060} { 0.048} {} {} {} 
    INST {U4018} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.081} { 0.069} {} {1} {(86.51,38.95) (86.70,39.09)} 
    NET {} {} {} {} {} {n3740} {} { 0.000} { 0.000} {0.011} {1.897} { 0.081} { 0.069} {} {} {} 
    INST {U4019} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.086} { 0.074} {} {1} {(85.82,38.95) (85.65,39.33)} 
    NET {} {} {} {} {} {n715} {} { 0.000} { 0.000} {0.004} {1.588} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 953
PATH 954
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]6} {CK}
  ENDPT {weight_reg_reg[4]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.049} {} {6} {(87.95,65.10) (91.44,64.86)} 
    NET {} {} {} {} {} {n6weight_reg[4]} {} { 0.000} { 0.000} {0.009} {8.126} { 0.061} { 0.049} {} {} {} 
    INST {U4083} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.081} { 0.069} {} {1} {(86.39,65.20) (86.20,65.07)} 
    NET {} {} {} {} {} {n3776} {} { 0.000} { 0.000} {0.012} {1.937} { 0.081} { 0.069} {} {} {} 
    INST {U4084} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.086} { 0.074} {} {1} {(87.46,65.20) (87.63,64.83)} 
    NET {} {} {} {} {} {n723} {} { 0.000} { 0.000} {0.004} {1.272} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 954
PATH 955
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]5} {CK}
  ENDPT {weight_reg_reg[4]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.048} {} {6} {(85.52,92.26) (82.03,92.50)} 
    NET {} {} {} {} {} {n5weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.945} { 0.060} { 0.048} {} {} {} 
    INST {U4007} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.081} { 0.069} {} {1} {(87.46,93.20) (87.65,93.07)} 
    NET {} {} {} {} {} {n3736} {} { 0.000} { 0.000} {0.011} {1.920} { 0.081} { 0.069} {} {} {} 
    INST {U4008} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.087} { 0.074} {} {1} {(86.58,93.20) (86.41,92.83)} 
    NET {} {} {} {} {} {n731} {} { 0.000} { 0.000} {0.004} {1.610} { 0.087} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 955
PATH 956
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]13} {CK}
  ENDPT {weight_reg_reg[6]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.009} {} { 0.060} { 0.048} {} {5} {(24.34,95.06) (20.85,95.30)} 
    NET {} {} {} {} {} {n13weight_reg[6]} {} { 0.000} { 0.000} {0.009} {7.620} { 0.060} { 0.048} {} {} {} 
    INST {U4167} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.082} { 0.069} {} {1} {(26.47,93.20) (26.66,93.07)} 
    NET {} {} {} {} {} {n3823} {} { 0.000} { 0.000} {0.012} {2.309} { 0.082} { 0.069} {} {} {} 
    INST {U4168} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.086} { 0.074} {} {1} {(24.83,94.95) (24.66,95.33)} 
    NET {} {} {} {} {} {n633} {} { 0.000} { 0.000} {0.004} {1.264} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 956
PATH 957
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]1} {CK}
  ENDPT {weight_reg_reg[4]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.009} {} { 0.061} { 0.048} {} {6} {(103.34,84.70) (106.83,84.47)} 
    NET {} {} {} {} {} {n1weight_reg[4]} {} { 0.000} { 0.000} {0.009} {8.124} { 0.061} { 0.048} {} {} {} 
    INST {U4122} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.082} { 0.069} {} {1} {(103.30,86.56) (103.11,86.69)} 
    NET {} {} {} {} {} {n3799} {} { 0.000} { 0.000} {0.012} {2.057} { 0.082} { 0.069} {} {} {} 
    INST {U4123} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.087} { 0.074} {} {1} {(103.11,84.81) (102.94,84.43)} 
    NET {} {} {} {} {} {n779} {} { 0.000} { 0.000} {0.004} {1.282} { 0.087} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.012} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 957
PATH 958
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]10} {CK}
  ENDPT {weight_reg_reg[2]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.013} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.010} {} { 0.061} { 0.048} {} {5} {(65.19,65.10) (61.70,64.86)} 
    NET {} {} {} {} {} {n10weight_reg[2]} {} { 0.000} { 0.000} {0.010} {8.806} { 0.061} { 0.048} {} {} {} 
    INST {U4250} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.082} { 0.069} {} {1} {(62.76,64.16) (62.95,64.29)} 
    NET {} {} {} {} {} {n3874} {} { 0.000} { 0.000} {0.011} {2.001} { 0.082} { 0.069} {} {} {} 
    INST {U4251} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.087} { 0.074} {} {1} {(63.71,64.16) (63.88,64.53)} 
    NET {} {} {} {} {} {n677} {} { 0.000} { 0.000} {0.004} {1.341} { 0.087} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.013} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 958
PATH 959
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]14} {CK}
  ENDPT {x_reg_out_reg[7]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.014} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.010} {} { 0.062} { 0.048} {} {9} {(40.68,61.46) (37.19,61.70)} 
    NET {} {} {} {} {} {x_out[3><2><7]} {} { 0.000} { 0.000} {0.010} {9.470} { 0.062} { 0.048} {} {} {} 
    INST {U3847} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.083} { 0.069} {} {1} {(39.20,62.41) (39.39,62.27)} 
    NET {} {} {} {} {} {n3641} {} { 0.000} { 0.000} {0.011} {1.883} { 0.083} { 0.069} {} {} {} 
    INST {U3848} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.088} { 0.074} {} {1} {(40.34,62.41) (40.51,62.03)} 
    NET {} {} {} {} {} {n832} {} { 0.000} { 0.000} {0.004} {1.261} { 0.088} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.014} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 959
PATH 960
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]12} {CK}
  ENDPT {x_reg_out_reg[7]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.014} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.010} {} { 0.062} { 0.048} {} {9} {(36.49,118.30) (33.01,118.06)} 
    NET {} {} {} {} {} {x_out[3><0><7]} {} { 0.000} { 0.000} {0.010} {9.844} { 0.062} { 0.048} {} {} {} 
    INST {U3741} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.084} { 0.069} {} {1} {(38.06,118.41) (38.25,118.27)} 
    NET {} {} {} {} {} {n3590} {} { 0.000} { 0.000} {0.011} {1.892} { 0.084} { 0.069} {} {} {} 
    INST {U3742} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.089} { 0.074} {} {1} {(37.18,118.41) (37.01,118.03)} 
    NET {} {} {} {} {} {n880} {} { 0.000} { 0.000} {0.004} {1.258} { 0.089} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.014} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 960
PATH 961
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]13} {CK}
  ENDPT {x_reg_out_reg[7]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.014} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.048} {} {9} {(38.97,90.30) (35.48,90.06)} 
    NET {} {} {} {} {} {x_out[3><1><7]} {} { 0.000} { 0.000} {0.011} {10.079} { 0.063} { 0.048} {} {} {} 
    INST {U3753} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.084} { 0.069} {} {1} {(37.30,89.36) (37.49,89.49)} 
    NET {} {} {} {} {} {n3594} {} { 0.000} { 0.000} {0.011} {1.892} { 0.084} { 0.069} {} {} {} 
    INST {U3754} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.089} { 0.074} {} {1} {(38.44,89.36) (38.61,89.73)} 
    NET {} {} {} {} {} {n856} {} { 0.000} { 0.000} {0.004} {1.225} { 0.089} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.014} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 961
PATH 962
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]13} {CK}
  ENDPT {x_reg_out_reg[2]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.011} {} { 0.062} { 0.048} {} {9} {(38.02,81.90) (34.53,81.67)} 
    NET {} {} {} {} {} {x_out[3><1><2]} {} { 0.000} { 0.000} {0.011} {10.021} { 0.062} { 0.048} {} {} {} 
    INST {U3899} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.084} { 0.069} {} {1} {(38.44,82.00) (38.63,81.87)} 
    NET {} {} {} {} {} {n3667} {} { 0.000} { 0.000} {0.012} {1.866} { 0.084} { 0.069} {} {} {} 
    INST {U3900} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.089} { 0.074} {} {1} {(39.58,82.00) (39.75,81.63)} 
    NET {} {} {} {} {} {n861} {} { 0.000} { 0.000} {0.004} {1.439} { 0.089} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 962
PATH 963
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]15} {CK}
  ENDPT {x_reg_out_reg[7]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.048} {} {9} {(40.48,34.30) (37.00,34.06)} 
    NET {} {} {} {} {} {x_out[3><3><7]} {} { 0.000} { 0.000} {0.011} {10.157} { 0.063} { 0.048} {} {} {} 
    INST {U3767} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.084} { 0.069} {} {1} {(40.72,36.16) (40.91,36.29)} 
    NET {} {} {} {} {} {n3601} {} { 0.000} { 0.000} {0.011} {1.917} { 0.084} { 0.069} {} {} {} 
    INST {U3768} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.089} { 0.074} {} {1} {(39.84,36.16) (39.67,36.53)} 
    NET {} {} {} {} {} {n808} {} { 0.000} { 0.000} {0.004} {1.480} { 0.089} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 963
PATH 964
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]12} {CK}
  ENDPT {x_reg_out_reg[5]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.011} {} { 0.063} { 0.048} {} {9} {(36.30,117.46) (32.82,117.70)} 
    NET {} {} {} {} {} {x_out[3><0><5]} {} { 0.000} { 0.000} {0.011} {10.502} { 0.063} { 0.048} {} {} {} 
    INST {U3763} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.084} { 0.069} {} {1} {(38.06,117.36) (38.25,117.49)} 
    NET {} {} {} {} {} {n3599} {} { 0.000} { 0.000} {0.011} {1.892} { 0.084} { 0.069} {} {} {} 
    INST {U3764} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.089} { 0.074} {} {1} {(37.18,117.36) (37.01,117.73)} 
    NET {} {} {} {} {} {n882} {} { 0.000} { 0.000} {0.004} {1.315} { 0.089} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 964
PATH 965
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]8} {CK}
  ENDPT {x_reg_out_reg[7]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.050} {} {10} {(66.89,120.26) (63.41,120.50)} 
    NET {} {} {} {} {} {x_out[1><0><7]} {} { 0.000} { 0.000} {0.013} {12.779} { 0.065} { 0.050} {} {} {} 
    INST {U3803} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.085} { 0.069} {} {1} {(58.91,121.20) (58.58,121.07)} 
    NET {} {} {} {} {} {n3619} {} { 0.000} { 0.000} {0.011} {1.934} { 0.085} { 0.069} {} {} {} 
    INST {U3804} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(57.32,121.20) (57.15,120.83)} 
    NET {} {} {} {} {} {n976} {} { 0.000} { 0.000} {0.004} {1.328} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 965
PATH 966
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]14} {CK}
  ENDPT {x_reg_out_reg[2]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.012} {} { 0.063} { 0.048} {} {9} {(40.87,56.70) (37.38,56.47)} 
    NET {} {} {} {} {} {x_out[3><2><2]} {} { 0.000} { 0.000} {0.012} {10.491} { 0.063} { 0.048} {} {} {} 
    INST {U3747} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.085} { 0.069} {} {1} {(42.81,56.80) (43.00,56.67)} 
    NET {} {} {} {} {} {n3592} {} { 0.000} { 0.000} {0.012} {1.983} { 0.085} { 0.069} {} {} {} 
    INST {U3748} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(41.36,56.80) (41.19,56.43)} 
    NET {} {} {} {} {} {n837} {} { 0.000} { 0.000} {0.004} {1.243} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 966
PATH 967
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]8} {CK}
  ENDPT {x_reg_out_reg[5]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.050} {} {10} {(66.89,121.10) (63.41,120.87)} 
    NET {} {} {} {} {} {x_out[1><0><5]} {} { 0.000} { 0.000} {0.013} {12.554} { 0.066} { 0.050} {} {} {} 
    INST {U3729} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.085} { 0.069} {} {1} {(61.57,114.56) (61.24,114.69)} 
    NET {} {} {} {} {} {n3584} {} { 0.000} { 0.000} {0.011} {1.908} { 0.085} { 0.069} {} {} {} 
    INST {U3730} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(60.17,114.56) (60.00,114.93)} 
    NET {} {} {} {} {} {n978} {} { 0.000} { 0.000} {0.004} {1.293} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 967
PATH 968
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]5} {CK}
  ENDPT {x_reg_out_reg[7]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.049} {} {10} {(96.31,104.30) (99.80,104.06)} 
    NET {} {} {} {} {} {x_out[0><1><7]} {} { 0.000} { 0.000} {0.013} {12.236} { 0.065} { 0.050} {} {} {} 
    INST {U3875} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.085} { 0.069} {} {1} {(89.30,100.56) (89.62,100.69)} 
    NET {} {} {} {} {} {n3655} {} { 0.000} { 0.000} {0.012} {2.129} { 0.085} { 0.069} {} {} {} 
    INST {U3876} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(88.86,98.81) (88.69,98.43)} 
    NET {} {} {} {} {} {n1048} {} { 0.000} { 0.000} {0.004} {1.287} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.015} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 968
PATH 969
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]5} {CK}
  ENDPT {x_reg_out_reg[3]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.050} {} {10} {(92.14,100.66) (95.62,100.89)} 
    NET {} {} {} {} {} {x_out[0><1><3]} {} { 0.000} { 0.000} {0.013} {12.534} { 0.065} { 0.050} {} {} {} 
    INST {U3739} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.085} { 0.069} {} {1} {(91.78,96.00) (91.45,95.87)} 
    NET {} {} {} {} {} {n3589} {} { 0.000} { 0.000} {0.011} {1.928} { 0.085} { 0.069} {} {} {} 
    INST {U3740} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(91.52,94.95) (91.35,95.33)} 
    NET {} {} {} {} {} {n1052} {} { 0.000} { 0.000} {0.004} {1.518} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 969
PATH 970
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]4} {CK}
  ENDPT {x_reg_out_reg[5]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.013} {} { 0.066} { 0.050} {} {10} {(75.80,123.06) (79.28,123.30)} 
    NET {} {} {} {} {} {x_out[0><0><5]} {} { 0.000} { 0.000} {0.013} {13.010} { 0.066} { 0.050} {} {} {} 
    INST {U3761} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.085} { 0.069} {} {1} {(68.98,121.20) (68.65,121.07)} 
    NET {} {} {} {} {} {n3598} {} { 0.000} { 0.000} {0.011} {1.908} { 0.085} { 0.069} {} {} {} 
    INST {U3762} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(67.58,121.20) (67.41,120.83)} 
    NET {} {} {} {} {} {n1074} {} { 0.000} { 0.000} {0.004} {1.292} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 970
PATH 971
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]10} {CK}
  ENDPT {x_reg_out_reg[7]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.013} {} { 0.066} { 0.050} {} {10} {(92.36,64.26) (88.87,64.50)} 
    NET {} {} {} {} {} {x_out[1><2><7]} {} { 0.001} { 0.000} {0.013} {13.174} { 0.066} { 0.050} {} {} {} 
    INST {U3815} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.086} { 0.069} {} {1} {(70.11,64.16) (69.79,64.29)} 
    NET {} {} {} {} {} {n3625} {} { 0.000} { 0.000} {0.011} {1.947} { 0.086} { 0.069} {} {} {} 
    INST {U3816} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(68.53,64.16) (68.36,64.53)} 
    NET {} {} {} {} {} {n928} {} { 0.000} { 0.000} {0.004} {1.308} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 971
PATH 972
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]5} {CK}
  ENDPT {x_reg_out_reg[5]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.014} {} { 0.066} { 0.050} {} {11} {(92.14,103.46) (95.62,103.70)} 
    NET {} {} {} {} {} {x_out[0><1><5]} {} { 0.000} { 0.000} {0.014} {13.769} { 0.067} { 0.050} {} {} {} 
    INST {U3830} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.086} { 0.069} {} {1} {(90.25,98.81) (90.57,98.67)} 
    NET {} {} {} {} {} {n3632} {} { 0.000} { 0.000} {0.011} {1.875} { 0.086} { 0.069} {} {} {} 
    INST {U3831} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(89.62,98.81) (89.45,98.43)} 
    NET {} {} {} {} {} {n1050} {} { 0.000} { 0.000} {0.004} {1.256} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 972
PATH 973
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]13} {CK}
  ENDPT {x_reg_out_reg[5]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.048} {} {10} {(39.16,87.50) (35.67,87.27)} 
    NET {} {} {} {} {} {x_out[3><1><5]} {} { 0.000} { 0.000} {0.012} {11.436} { 0.064} { 0.048} {} {} {} 
    INST {U3893} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(37.49,86.56) (37.68,86.69)} 
    NET {} {} {} {} {} {n3664} {} { 0.000} { 0.000} {0.012} {1.882} { 0.086} { 0.069} {} {} {} 
    INST {U3894} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(38.63,86.56) (38.80,86.93)} 
    NET {} {} {} {} {} {n858} {} { 0.000} { 0.000} {0.004} {1.225} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 973
PATH 974
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]12} {CK}
  ENDPT {x_reg_out_reg[1]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(35.93,109.06) (32.44,109.30)} 
    NET {} {} {} {} {} {x_out[3><0><1]} {} { 0.000} { 0.000} {0.012} {11.360} { 0.064} { 0.048} {} {} {} 
    INST {U3889} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(37.49,108.95) (37.68,109.09)} 
    NET {} {} {} {} {} {n3662} {} { 0.000} { 0.000} {0.012} {1.891} { 0.086} { 0.069} {} {} {} 
    INST {U3890} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(36.61,108.95) (36.44,109.33)} 
    NET {} {} {} {} {} {n886} {} { 0.000} { 0.000} {0.004} {1.301} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.016} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 974
PATH 975
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]12} {CK}
  ENDPT {x_reg_out_reg[6]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.048} {} {10} {(36.49,115.50) (33.01,115.27)} 
    NET {} {} {} {} {} {x_out[3><0><6]} {} { 0.000} { 0.000} {0.012} {11.706} { 0.064} { 0.048} {} {} {} 
    INST {U3891} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(38.06,115.61) (38.25,115.47)} 
    NET {} {} {} {} {} {n3663} {} { 0.000} { 0.000} {0.012} {1.892} { 0.086} { 0.069} {} {} {} 
    INST {U3892} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(37.18,115.61) (37.01,115.23)} 
    NET {} {} {} {} {} {n881} {} { 0.000} { 0.000} {0.004} {1.258} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 975
PATH 976
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]12} {CK}
  ENDPT {x_reg_out_reg[2]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(35.93,109.90) (32.44,109.67)} 
    NET {} {} {} {} {} {x_out[3><0><2]} {} { 0.000} { 0.000} {0.012} {11.286} { 0.064} { 0.048} {} {} {} 
    INST {U3901} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(37.68,110.00) (37.87,109.87)} 
    NET {} {} {} {} {} {n3668} {} { 0.000} { 0.000} {0.012} {1.891} { 0.086} { 0.069} {} {} {} 
    INST {U3902} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(36.80,110.00) (36.63,109.63)} 
    NET {} {} {} {} {} {n885} {} { 0.000} { 0.000} {0.004} {1.303} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 976
PATH 977
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]7} {CK}
  ENDPT {x_reg_out_reg[3]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.014} {} { 0.066} { 0.049} {} {10} {(105.81,48.30) (109.30,48.06)} 
    NET {} {} {} {} {} {x_out[0><3><3]} {} { 0.001} { 0.000} {0.014} {13.023} { 0.066} { 0.050} {} {} {} 
    INST {U3861} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(100.89,36.16) (100.57,36.29)} 
    NET {} {} {} {} {} {n3648} {} { 0.000} { 0.000} {0.012} {1.997} { 0.086} { 0.069} {} {} {} 
    INST {U3862} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(99.50,36.16) (99.33,36.53)} 
    NET {} {} {} {} {} {n1004} {} { 0.000} { 0.000} {0.004} {1.286} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 977
PATH 978
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]14} {CK}
  ENDPT {x_reg_out_reg[1]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(41.05,53.90) (37.57,53.66)} 
    NET {} {} {} {} {} {x_out[3><2><1]} {} { 0.000} { 0.000} {0.012} {11.434} { 0.064} { 0.047} {} {} {} 
    INST {U3773} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.011} {} { 0.086} { 0.069} {} {1} {(39.39,55.76) (39.58,55.89)} 
    NET {} {} {} {} {} {n3604} {} { 0.000} { 0.000} {0.011} {1.833} { 0.086} { 0.069} {} {} {} 
    INST {U3774} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(40.15,55.76) (40.32,56.13)} 
    NET {} {} {} {} {} {n838} {} { 0.000} { 0.000} {0.004} {1.496} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 978
PATH 979
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]4} {CK}
  ENDPT {x_reg_out_reg[7]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.014} {} { 0.066} { 0.050} {} {10} {(84.16,123.06) (87.64,123.30)} 
    NET {} {} {} {} {} {x_out[0><0><7]} {} { 0.001} { 0.000} {0.014} {13.577} { 0.067} { 0.050} {} {} {} 
    INST {U3869} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.086} { 0.069} {} {1} {(68.98,120.16) (68.65,120.29)} 
    NET {} {} {} {} {} {n3652} {} { 0.000} { 0.000} {0.011} {1.908} { 0.086} { 0.069} {} {} {} 
    INST {U3870} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(67.58,120.16) (67.41,120.53)} 
    NET {} {} {} {} {} {n1072} {} { 0.000} { 0.000} {0.004} {1.311} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 979
PATH 980
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]5} {CK}
  ENDPT {x_reg_out_reg[1]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.014} {} { 0.066} { 0.049} {} {11} {(94.42,95.06) (97.90,95.30)} 
    NET {} {} {} {} {} {x_out[0><1><1]} {} { 0.000} { 0.000} {0.014} {13.413} { 0.066} { 0.049} {} {} {} 
    INST {U3835} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.086} { 0.069} {} {1} {(95.58,89.36) (95.25,89.49)} 
    NET {} {} {} {} {} {n3635} {} { 0.000} { 0.000} {0.011} {1.930} { 0.086} { 0.069} {} {} {} 
    INST {U3836} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(96.39,89.36) (96.56,89.73)} 
    NET {} {} {} {} {} {n1054} {} { 0.000} { 0.000} {0.004} {1.616} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 980
PATH 981
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]13} {CK}
  ENDPT {x_reg_out_reg[3]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(37.06,83.86) (33.58,84.09)} 
    NET {} {} {} {} {} {x_out[3><1><3]} {} { 0.000} { 0.000} {0.012} {11.674} { 0.064} { 0.048} {} {} {} 
    INST {U3757} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(38.44,83.75) (38.63,83.89)} 
    NET {} {} {} {} {} {n3596} {} { 0.000} { 0.000} {0.012} {1.889} { 0.086} { 0.069} {} {} {} 
    INST {U3758} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(37.56,83.75) (37.39,84.13)} 
    NET {} {} {} {} {} {n860} {} { 0.000} { 0.000} {0.004} {1.258} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 981
PATH 982
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]14} {CK}
  ENDPT {x_reg_out_reg[5]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.048} {} {10} {(41.05,59.50) (37.57,59.27)} 
    NET {} {} {} {} {} {x_out[3><2><5]} {} { 0.000} { 0.000} {0.012} {11.762} { 0.065} { 0.048} {} {} {} 
    INST {U3923} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(42.05,59.61) (42.24,59.47)} 
    NET {} {} {} {} {} {n3681} {} { 0.000} { 0.000} {0.012} {1.852} { 0.086} { 0.069} {} {} {} 
    INST {U3924} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(41.55,59.61) (41.38,59.23)} 
    NET {} {} {} {} {} {n834} {} { 0.000} { 0.000} {0.004} {1.243} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 982
PATH 983
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]13} {CK}
  ENDPT {x_reg_out_reg[6]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(34.59,89.46) (31.11,89.70)} 
    NET {} {} {} {} {} {x_out[3><1><6]} {} { 0.000} { 0.000} {0.012} {11.817} { 0.064} { 0.048} {} {} {} 
    INST {U3873} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(35.97,89.36) (36.16,89.49)} 
    NET {} {} {} {} {} {n3654} {} { 0.000} { 0.000} {0.012} {1.882} { 0.086} { 0.069} {} {} {} 
    INST {U3874} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(35.28,89.36) (35.11,89.73)} 
    NET {} {} {} {} {} {n857} {} { 0.000} { 0.000} {0.004} {1.312} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 983
PATH 984
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]15} {CK}
  ENDPT {x_reg_out_reg[1]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(42.77,27.86) (39.28,28.09)} 
    NET {} {} {} {} {} {x_out[3><3><1]} {} { 0.000} { 0.000} {0.012} {11.658} { 0.064} { 0.047} {} {} {} 
    INST {U3851} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(42.81,28.80) (43.00,28.67)} 
    NET {} {} {} {} {} {n3643} {} { 0.000} { 0.000} {0.012} {1.919} { 0.086} { 0.069} {} {} {} 
    INST {U3852} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(41.93,28.80) (41.76,28.43)} 
    NET {} {} {} {} {} {n814} {} { 0.000} { 0.000} {0.004} {1.295} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 984
PATH 985
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]14} {CK}
  ENDPT {x_reg_out_reg[6]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.047} {} {10} {(39.54,64.26) (36.05,64.50)} 
    NET {} {} {} {} {} {x_out[3><2><6]} {} { 0.000} { 0.000} {0.012} {11.717} { 0.064} { 0.047} {} {} {} 
    INST {U3881} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(36.92,62.41) (37.11,62.27)} 
    NET {} {} {} {} {} {n3658} {} { 0.000} { 0.000} {0.012} {1.883} { 0.086} { 0.069} {} {} {} 
    INST {U3882} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(38.06,62.41) (38.23,62.03)} 
    NET {} {} {} {} {} {n833} {} { 0.000} { 0.000} {0.004} {1.506} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 985
PATH 986
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]5} {CK}
  ENDPT {x_reg_out_reg[2]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.014} {} { 0.066} { 0.049} {} {11} {(92.33,97.86) (95.81,98.09)} 
    NET {} {} {} {} {} {x_out[0><1><2]} {} { 0.000} { 0.000} {0.014} {13.478} { 0.066} { 0.049} {} {} {} 
    INST {U3837} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(92.92,94.95) (92.59,95.09)} 
    NET {} {} {} {} {} {n3636} {} { 0.000} { 0.000} {0.012} {2.072} { 0.086} { 0.069} {} {} {} 
    INST {U3838} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(92.59,93.20) (92.76,92.83)} 
    NET {} {} {} {} {} {n1053} {} { 0.000} { 0.000} {0.004} {1.376} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 986
PATH 987
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]15} {CK}
  ENDPT {x_reg_out_reg[5]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.012} {} { 0.064} { 0.048} {} {10} {(39.54,33.46) (36.05,33.70)} 
    NET {} {} {} {} {} {x_out[3><3><5]} {} { 0.000} { 0.000} {0.012} {11.949} { 0.065} { 0.048} {} {} {} 
    INST {U3885} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(40.34,33.36) (40.53,33.49)} 
    NET {} {} {} {} {} {n3660} {} { 0.000} { 0.000} {0.012} {1.834} { 0.086} { 0.069} {} {} {} 
    INST {U3886} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(40.03,33.36) (39.86,33.73)} 
    NET {} {} {} {} {} {n810} {} { 0.000} { 0.000} {0.004} {1.279} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 987
PATH 988
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]11} {CK}
  ENDPT {x_reg_out_reg[7]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.014} {} { 0.066} { 0.049} {} {10} {(93.31,41.86) (89.82,42.09)} 
    NET {} {} {} {} {} {x_out[1><3><7]} {} { 0.001} { 0.000} {0.014} {13.684} { 0.067} { 0.050} {} {} {} 
    INST {U3785} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(72.78,37.20) (72.45,37.07)} 
    NET {} {} {} {} {} {n3610} {} { 0.000} { 0.000} {0.012} {1.948} { 0.086} { 0.069} {} {} {} 
    INST {U3786} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(71.38,37.20) (71.21,36.83)} 
    NET {} {} {} {} {} {n904} {} { 0.000} { 0.000} {0.004} {1.286} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 988
PATH 989
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]8} {CK}
  ENDPT {x_reg_out_reg[4]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.014} {} { 0.067} { 0.050} {} {11} {(72.98,117.46) (69.49,117.70)} 
    NET {} {} {} {} {} {x_out[1><0><4]} {} { 0.000} { 0.000} {0.014} {13.861} { 0.067} { 0.050} {} {} {} 
    INST {U3921} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.086} { 0.069} {} {1} {(61.76,115.61) (61.43,115.47)} 
    NET {} {} {} {} {} {n3679} {} { 0.000} { 0.000} {0.012} {1.908} { 0.086} { 0.069} {} {} {} 
    INST {U3922} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(60.36,115.61) (60.19,115.23)} 
    NET {} {} {} {} {} {n979} {} { 0.000} { 0.000} {0.004} {1.292} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 989
PATH 990
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]5} {CK}
  ENDPT {x_reg_out_reg[6]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.014} {} { 0.067} { 0.050} {} {11} {(91.95,104.30) (95.43,104.06)} 
    NET {} {} {} {} {} {x_out[0><1><6]} {} { 0.000} { 0.000} {0.014} {14.081} { 0.067} { 0.050} {} {} {} 
    INST {U3909} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.086} { 0.069} {} {1} {(87.78,101.61) (87.46,101.47)} 
    NET {} {} {} {} {} {n3673} {} { 0.000} { 0.000} {0.011} {1.900} { 0.086} { 0.069} {} {} {} 
    INST {U3910} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.074} {} {1} {(88.60,101.61) (88.77,101.23)} 
    NET {} {} {} {} {} {n1049} {} { 0.000} { 0.000} {0.004} {1.391} { 0.091} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 990
PATH 991
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]12} {CK}
  ENDPT {x_reg_out_reg[3]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.013} {} { 0.064} { 0.047} {} {10} {(35.93,111.86) (32.44,112.09)} 
    NET {} {} {} {} {} {x_out[3><0><3]} {} { 0.000} { 0.000} {0.013} {11.732} { 0.065} { 0.047} {} {} {} 
    INST {U3867} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(37.30,111.75) (37.49,111.89)} 
    NET {} {} {} {} {} {n3651} {} { 0.000} { 0.000} {0.012} {1.920} { 0.087} { 0.069} {} {} {} 
    INST {U3868} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(36.61,111.75) (36.44,112.13)} 
    NET {} {} {} {} {} {n884} {} { 0.000} { 0.000} {0.004} {1.304} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 991
PATH 992
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]15} {CK}
  ENDPT {weight_reg_reg[3]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.054} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.003} { 0.000} {0.006} {76.857} { 0.074} { 0.057} {} {} {} 
    INST {U4209} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.084} { 0.066} {} {1} {(30.39,40.01) (30.72,39.87)} 
    NET {} {} {} {} {} {n3844} {} { 0.000} { 0.000} {0.006} {1.778} { 0.084} { 0.066} {} {} {} 
    INST {U4210} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.091} { 0.073} {} {1} {(29.77,40.01) (29.60,39.63)} 
    NET {} {} {} {} {} {n620} {} { 0.000} { 0.000} {0.004} {1.676} { 0.091} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 992
PATH 993
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]7} {CK}
  ENDPT {x_reg_out_reg[7]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.014} {} { 0.067} { 0.049} {} {10} {(116.67,53.90) (113.19,53.66)} 
    NET {} {} {} {} {} {x_out[0><3><7]} {} { 0.001} { 0.000} {0.014} {13.762} { 0.067} { 0.050} {} {} {} 
    INST {U3855} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.087} { 0.069} {} {1} {(95.58,41.76) (95.25,41.89)} 
    NET {} {} {} {} {} {n3645} {} { 0.000} { 0.000} {0.011} {1.926} { 0.087} { 0.069} {} {} {} 
    INST {U3856} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(94.18,41.76) (94.01,42.13)} 
    NET {} {} {} {} {} {n1000} {} { 0.000} { 0.000} {0.004} {1.344} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 993
PATH 994
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]4} {CK}
  ENDPT {x_reg_out_reg[6]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.014} {} { 0.067} { 0.049} {} {11} {(84.16,121.10) (87.64,120.87)} 
    NET {} {} {} {} {} {x_out[0><0><6]} {} { 0.000} { 0.000} {0.014} {14.213} { 0.067} { 0.050} {} {} {} 
    INST {U3801} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.087} { 0.069} {} {1} {(73.34,120.16) (73.02,120.29)} 
    NET {} {} {} {} {} {n3618} {} { 0.000} { 0.000} {0.011} {1.895} { 0.087} { 0.069} {} {} {} 
    INST {U3802} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(73.97,120.16) (74.14,120.53)} 
    NET {} {} {} {} {} {n1073} {} { 0.000} { 0.000} {0.004} {1.345} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 994
PATH 995
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]13} {CK}
  ENDPT {x_reg_out_reg[4]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.047} {} {10} {(37.45,84.70) (33.96,84.47)} 
    NET {} {} {} {} {} {x_out[3><1><4]} {} { 0.000} { 0.000} {0.013} {12.067} { 0.065} { 0.047} {} {} {} 
    INST {U3787} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(38.82,84.81) (39.01,84.67)} 
    NET {} {} {} {} {} {n3611} {} { 0.000} { 0.000} {0.012} {1.882} { 0.087} { 0.069} {} {} {} 
    INST {U3788} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(38.13,84.81) (37.96,84.43)} 
    NET {} {} {} {} {} {n859} {} { 0.000} { 0.000} {0.004} {1.293} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.017} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 995
PATH 996
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]12} {CK}
  ENDPT {x_reg_out_reg[4]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.047} {} {10} {(36.49,112.70) (33.01,112.47)} 
    NET {} {} {} {} {} {x_out[3><0><4]} {} { 0.000} { 0.000} {0.013} {12.130} { 0.065} { 0.047} {} {} {} 
    INST {U3775} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(37.49,114.56) (37.68,114.69)} 
    NET {} {} {} {} {} {n3605} {} { 0.000} { 0.000} {0.012} {1.892} { 0.087} { 0.069} {} {} {} 
    INST {U3776} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(36.61,114.56) (36.44,114.93)} 
    NET {} {} {} {} {} {n883} {} { 0.000} { 0.000} {0.004} {1.400} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 996
PATH 997
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]8} {CK}
  ENDPT {x_reg_out_reg[3]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.015} {} { 0.067} { 0.049} {} {11} {(71.27,118.30) (67.78,118.06)} 
    NET {} {} {} {} {} {x_out[1><0><3]} {} { 0.000} { 0.000} {0.015} {14.347} { 0.067} { 0.050} {} {} {} 
    INST {U3735} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(61.57,120.16) (61.24,120.29)} 
    NET {} {} {} {} {} {n3587} {} { 0.000} { 0.000} {0.012} {1.908} { 0.087} { 0.069} {} {} {} 
    INST {U3736} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(60.17,120.16) (60.00,120.53)} 
    NET {} {} {} {} {} {n980} {} { 0.000} { 0.000} {0.004} {1.416} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 997
PATH 998
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]15} {CK}
  ENDPT {x_reg_out_reg[6]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.047} {} {10} {(40.11,37.10) (36.62,36.87)} 
    NET {} {} {} {} {} {x_out[3><3><6]} {} { 0.000} { 0.000} {0.013} {12.549} { 0.065} { 0.048} {} {} {} 
    INST {U3897} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(40.91,37.20) (41.10,37.07)} 
    NET {} {} {} {} {} {n3666} {} { 0.000} { 0.000} {0.012} {1.834} { 0.087} { 0.069} {} {} {} 
    INST {U3898} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(40.60,37.20) (40.43,36.83)} 
    NET {} {} {} {} {} {n809} {} { 0.000} { 0.000} {0.004} {1.276} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 998
PATH 999
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]5} {CK}
  ENDPT {x_reg_out_reg[4]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.015} {} { 0.067} { 0.049} {} {11} {(91.95,101.50) (95.43,101.27)} 
    NET {} {} {} {} {} {x_out[0><1><4]} {} { 0.000} { 0.000} {0.015} {14.413} { 0.067} { 0.050} {} {} {} 
    INST {U3807} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(89.50,96.00) (89.17,95.87)} 
    NET {} {} {} {} {} {n3621} {} { 0.000} { 0.000} {0.012} {1.902} { 0.087} { 0.069} {} {} {} 
    INST {U3808} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(90.12,96.00) (90.29,95.63)} 
    NET {} {} {} {} {} {n1051} {} { 0.000} { 0.000} {0.004} {1.302} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 999
PATH 1000
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]11} {CK}
  ENDPT {x_reg_out_reg[2]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.015} {} { 0.067} { 0.049} {} {10} {(98.81,33.46) (95.33,33.70)} 
    NET {} {} {} {} {} {x_out[1><3><2]} {} { 0.001} { 0.000} {0.015} {14.217} { 0.068} { 0.050} {} {} {} 
    INST {U3895} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(74.67,30.55) (74.35,30.69)} 
    NET {} {} {} {} {} {n3665} {} { 0.000} { 0.000} {0.012} {1.902} { 0.087} { 0.069} {} {} {} 
    INST {U3896} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(73.28,30.55) (73.11,30.93)} 
    NET {} {} {} {} {} {n909} {} { 0.000} { 0.000} {0.004} {1.330} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1000
PATH 1001
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]14} {CK}
  ENDPT {x_reg_out_reg[3]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.013} {} { 0.064} { 0.047} {} {10} {(37.45,58.66) (33.96,58.90)} 
    NET {} {} {} {} {} {x_out[3><2><3]} {} { 0.000} { 0.000} {0.013} {11.863} { 0.065} { 0.047} {} {} {} 
    INST {U3883} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(36.92,55.76) (37.11,55.89)} 
    NET {} {} {} {} {} {n3659} {} { 0.000} { 0.000} {0.012} {2.002} { 0.087} { 0.069} {} {} {} 
    INST {U3884} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(36.04,56.80) (35.87,56.43)} 
    NET {} {} {} {} {} {n836} {} { 0.000} { 0.000} {0.004} {1.541} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1001
PATH 1002
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]4} {CK}
  ENDPT {x_reg_out_reg[1]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.015} {} { 0.067} { 0.049} {} {11} {(82.25,120.26) (85.74,120.50)} 
    NET {} {} {} {} {} {x_out[0><0><1]} {} { 0.000} { 0.000} {0.015} {14.622} { 0.068} { 0.050} {} {} {} 
    INST {U3755} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(81.89,118.41) (81.57,118.27)} 
    NET {} {} {} {} {} {n3595} {} { 0.000} { 0.000} {0.012} {1.940} { 0.087} { 0.069} {} {} {} 
    INST {U3756} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(80.31,118.41) (80.14,118.03)} 
    NET {} {} {} {} {} {n1078} {} { 0.000} { 0.000} {0.004} {1.328} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1002
PATH 1003
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]7} {CK}
  ENDPT {x_reg_out_reg[2]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.014} {} { 0.067} { 0.049} {} {10} {(102.39,50.26) (105.88,50.50)} 
    NET {} {} {} {} {} {x_out[0><3><2]} {} { 0.001} { 0.000} {0.014} {13.978} { 0.067} { 0.050} {} {} {} 
    INST {U3789} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(100.70,33.36) (100.38,33.49)} 
    NET {} {} {} {} {} {n3612} {} { 0.000} { 0.000} {0.012} {1.997} { 0.087} { 0.069} {} {} {} 
    INST {U3790} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(99.31,33.36) (99.14,33.73)} 
    NET {} {} {} {} {} {n1005} {} { 0.000} { 0.000} {0.004} {1.286} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1003
PATH 1004
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]14} {CK}
  ENDPT {x_reg_out_reg[4]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.047} {} {10} {(41.24,58.66) (37.76,58.90)} 
    NET {} {} {} {} {} {x_out[3><2><4]} {} { 0.000} { 0.000} {0.013} {12.436} { 0.065} { 0.047} {} {} {} 
    INST {U3879} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(42.43,58.55) (42.62,58.69)} 
    NET {} {} {} {} {} {n3657} {} { 0.000} { 0.000} {0.012} {1.880} { 0.087} { 0.069} {} {} {} 
    INST {U3880} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(41.74,58.55) (41.57,58.93)} 
    NET {} {} {} {} {} {n835} {} { 0.000} { 0.000} {0.004} {1.264} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1004
PATH 1005
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]8} {CK}
  ENDPT {x_reg_out_reg[1]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.015} {} { 0.067} { 0.049} {} {11} {(81.34,117.46) (77.85,117.70)} 
    NET {} {} {} {} {} {x_out[1><0><1]} {} { 0.001} { 0.000} {0.015} {14.618} { 0.068} { 0.050} {} {} {} 
    INST {U3845} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(61.00,111.75) (60.67,111.89)} 
    NET {} {} {} {} {} {n3640} {} { 0.000} { 0.000} {0.012} {1.896} { 0.087} { 0.069} {} {} {} 
    INST {U3846} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(59.60,111.75) (59.43,112.13)} 
    NET {} {} {} {} {} {n982} {} { 0.000} { 0.000} {0.004} {1.254} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1005
PATH 1006
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]10} {CK}
  ENDPT {x_reg_out_reg[3]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.015} {} { 0.067} { 0.049} {} {10} {(97.30,62.30) (93.81,62.07)} 
    NET {} {} {} {} {} {x_out[1><2><3]} {} { 0.001} { 0.000} {0.015} {14.358} { 0.068} { 0.050} {} {} {} 
    INST {U3913} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.087} { 0.069} {} {1} {(71.06,59.61) (70.74,59.47)} 
    NET {} {} {} {} {} {n3675} {} { 0.000} { 0.000} {0.011} {1.879} { 0.087} { 0.069} {} {} {} 
    INST {U3914} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(70.24,59.61) (70.07,59.23)} 
    NET {} {} {} {} {} {n932} {} { 0.000} { 0.000} {0.004} {1.277} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1006
PATH 1007
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]10} {CK}
  ENDPT {weight_reg_reg[3]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.053} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.005} { 0.000} {0.006} {76.857} { 0.076} { 0.057} {} {} {} 
    INST {U4290} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.085} { 0.067} {} {1} {(61.37,64.16) (61.69,64.29)} 
    NET {} {} {} {} {} {n3898} {} { 0.000} { 0.000} {0.006} {1.752} { 0.085} { 0.067} {} {} {} 
    INST {U4291} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.091} { 0.073} {} {1} {(60.93,64.16) (60.76,64.53)} 
    NET {} {} {} {} {} {n676} {} { 0.000} { 0.000} {0.004} {1.291} { 0.091} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1007
PATH 1008
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]14} {CK}
  ENDPT {weight_reg_reg[5]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.053} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.003} { 0.000} {0.007} {78.389} { 0.074} { 0.056} {} {} {} 
    INST {U4284} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.084} { 0.066} {} {1} {(26.98,62.41) (26.66,62.27)} 
    NET {} {} {} {} {} {n3891} {} { 0.000} { 0.000} {0.006} {1.737} { 0.084} { 0.066} {} {} {} 
    INST {U4285} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.091} { 0.073} {} {1} {(27.42,62.41) (27.59,62.03)} 
    NET {} {} {} {} {} {n626} {} { 0.000} { 0.000} {0.004} {2.018} { 0.091} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1008
PATH 1009
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]15} {CK}
  ENDPT {x_reg_out_reg[2]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.014} {} { 0.067} { 0.049} {} {10} {(72.41,30.66) (68.92,30.89)} 
    NET {} {} {} {} {} {x_out[2><3><2]} {} { 0.001} { 0.000} {0.014} {14.117} { 0.067} { 0.049} {} {} {} 
    INST {U3759} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(44.66,28.80) (44.33,28.67)} 
    NET {} {} {} {} {} {n3597} {} { 0.000} { 0.000} {0.012} {2.026} { 0.087} { 0.069} {} {} {} 
    INST {U3760} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.074} {} {1} {(43.26,27.75) (43.09,28.13)} 
    NET {} {} {} {} {} {n813} {} { 0.000} { 0.000} {0.004} {1.429} { 0.092} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1009
PATH 1010
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]15} {CK}
  ENDPT {weight_reg_reg[1]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.053} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.003} { 0.000} {0.008} {77.852} { 0.075} { 0.056} {} {} {} 
    INST {U4207} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.084} { 0.066} {} {1} {(34.95,40.01) (35.28,39.87)} 
    NET {} {} {} {} {} {n3843} {} { 0.000} { 0.000} {0.006} {1.796} { 0.084} { 0.066} {} {} {} 
    INST {U4208} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.091} { 0.073} {} {1} {(36.35,40.01) (36.52,39.63)} 
    NET {} {} {} {} {} {n622} {} { 0.000} { 0.000} {0.004} {1.560} { 0.091} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1010
PATH 1011
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]13} {CK}
  ENDPT {x_reg_out_reg[1]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.047} {} {10} {(39.16,79.10) (35.67,78.86)} 
    NET {} {} {} {} {} {x_out[3><1><1]} {} { 0.000} { 0.000} {0.013} {12.294} { 0.065} { 0.047} {} {} {} 
    INST {U3750} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(38.63,80.95) (38.82,81.09)} 
    NET {} {} {} {} {} {n3593} {} { 0.000} { 0.000} {0.012} {1.889} { 0.087} { 0.069} {} {} {} 
    INST {U3751} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(39.96,80.95) (40.13,81.33)} 
    NET {} {} {} {} {} {n862} {} { 0.000} { 0.000} {0.004} {1.585} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1011
PATH 1012
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]11} {CK}
  ENDPT {weight_reg_reg[3]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.053} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.004} { 0.000} {0.006} {76.857} { 0.075} { 0.057} {} {} {} 
    INST {U4219} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.085} { 0.066} {} {1} {(59.09,40.01) (59.41,39.87)} 
    NET {} {} {} {} {} {n3853} {} { 0.000} { 0.000} {0.006} {1.748} { 0.085} { 0.066} {} {} {} 
    INST {U4220} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.092} { 0.073} {} {1} {(58.65,40.01) (58.48,39.63)} 
    NET {} {} {} {} {} {n668} {} { 0.000} { 0.000} {0.004} {1.581} { 0.092} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1012
PATH 1013
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]15} {CK}
  ENDPT {x_reg_out_reg[3]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.013} {} { 0.065} { 0.047} {} {10} {(41.24,28.70) (37.76,28.46)} 
    NET {} {} {} {} {} {x_out[3><3><3]} {} { 0.000} { 0.000} {0.013} {12.568} { 0.065} { 0.047} {} {} {} 
    INST {U3783} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.011} {} { 0.087} { 0.069} {} {1} {(42.24,30.55) (42.43,30.69)} 
    NET {} {} {} {} {} {n3609} {} { 0.000} { 0.000} {0.011} {1.918} { 0.087} { 0.069} {} {} {} 
    INST {U3784} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(41.36,30.55) (41.19,30.93)} 
    NET {} {} {} {} {} {n812} {} { 0.000} { 0.000} {0.004} {1.559} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1013
PATH 1014
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]4} {CK}
  ENDPT {x_reg_out_reg[2]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {11} {(77.89,120.26) (81.37,120.50)} 
    NET {} {} {} {} {} {x_out[0><0><2]} {} { 0.000} { 0.000} {0.015} {15.022} { 0.068} { 0.050} {} {} {} 
    INST {U3769} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(75.42,118.41) (75.75,118.27)} 
    NET {} {} {} {} {} {n3602} {} { 0.000} { 0.000} {0.012} {1.912} { 0.088} { 0.069} {} {} {} 
    INST {U3770} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(76.82,118.41) (76.99,118.03)} 
    NET {} {} {} {} {} {n1077} {} { 0.000} { 0.000} {0.004} {1.255} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1014
PATH 1015
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]13} {CK}
  ENDPT {weight_reg_reg[7]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.053} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.004} { 0.000} {0.008} {79.529} { 0.075} { 0.057} {} {} {} 
    INST {U4193} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.085} { 0.067} {} {1} {(25.66,93.20) (25.33,93.07)} 
    NET {} {} {} {} {} {n3836} {} { 0.000} { 0.000} {0.006} {1.728} { 0.085} { 0.067} {} {} {} 
    INST {U4194} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.092} { 0.073} {} {1} {(24.64,93.20) (24.47,92.83)} 
    NET {} {} {} {} {} {n632} {} { 0.000} { 0.000} {0.004} {1.330} { 0.092} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.018} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1015
PATH 1016
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]14} {CK}
  ENDPT {weight_reg_reg[7]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.052} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.004} { 0.000} {0.008} {79.529} { 0.075} { 0.056} {} {} {} 
    INST {U4276} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.085} { 0.066} {} {1} {(26.41,65.20) (26.09,65.07)} 
    NET {} {} {} {} {} {n3887} {} { 0.000} { 0.000} {0.006} {1.753} { 0.085} { 0.066} {} {} {} 
    INST {U4277} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.092} { 0.073} {} {1} {(25.21,65.20) (25.04,64.83)} 
    NET {} {} {} {} {} {n624} {} { 0.000} { 0.000} {0.004} {1.671} { 0.092} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1016
PATH 1017
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]7} {CK}
  ENDPT {x_reg_out_reg[5]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {11} {(108.48,51.10) (111.96,50.87)} 
    NET {} {} {} {} {} {x_out[0><3><5]} {} { 0.001} { 0.000} {0.015} {14.890} { 0.068} { 0.050} {} {} {} 
    INST {U3743} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.088} { 0.069} {} {1} {(98.23,38.95) (97.91,39.09)} 
    NET {} {} {} {} {} {n3591} {} { 0.000} { 0.000} {0.011} {1.855} { 0.088} { 0.069} {} {} {} 
    INST {U3744} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(98.67,38.95) (98.84,39.33)} 
    NET {} {} {} {} {} {n1002} {} { 0.000} { 0.000} {0.004} {1.448} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1017
PATH 1018
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]11} {CK}
  ENDPT {x_reg_out_reg[3]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {10} {(99.00,36.26) (95.52,36.49)} 
    NET {} {} {} {} {} {x_out[1><3><3]} {} { 0.001} { 0.000} {0.015} {14.735} { 0.068} { 0.050} {} {} {} 
    INST {U3915} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(72.78,31.61) (72.45,31.47)} 
    NET {} {} {} {} {} {n3676} {} { 0.000} { 0.000} {0.012} {1.923} { 0.088} { 0.069} {} {} {} 
    INST {U3916} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(71.57,31.61) (71.40,31.23)} 
    NET {} {} {} {} {} {n908} {} { 0.000} { 0.000} {0.004} {1.286} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1018
PATH 1019
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]15} {CK}
  ENDPT {weight_reg_reg[5]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.052} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.004} { 0.000} {0.008} {78.389} { 0.075} { 0.056} {} {} {} 
    INST {U4215} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.085} { 0.066} {} {1} {(27.73,40.01) (28.06,39.87)} 
    NET {} {} {} {} {} {n3849} {} { 0.000} { 0.000} {0.006} {1.740} { 0.085} { 0.066} {} {} {} 
    INST {U4216} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.092} { 0.073} {} {1} {(28.75,40.01) (28.92,39.63)} 
    NET {} {} {} {} {} {n618} {} { 0.000} { 0.000} {0.004} {1.676} { 0.092} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1019
PATH 1020
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]9} {CK}
  ENDPT {weight_reg_reg[7]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.052} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.004} { 0.000} {0.008} {79.529} { 0.075} { 0.057} {} {} {} 
    INST {U4197} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.085} { 0.067} {} {1} {(50.73,92.16) (51.05,92.29)} 
    NET {} {} {} {} {} {n3838} {} { 0.000} { 0.000} {0.006} {1.815} { 0.085} { 0.067} {} {} {} 
    INST {U4198} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.092} { 0.073} {} {1} {(49.91,92.16) (49.74,92.53)} 
    NET {} {} {} {} {} {n680} {} { 0.000} { 0.000} {0.004} {1.344} { 0.092} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1020
PATH 1021
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]11} {CK}
  ENDPT {x_reg_out_reg[6]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {11} {(94.83,39.90) (91.34,39.66)} 
    NET {} {} {} {} {} {x_out[1><3><6]} {} { 0.001} { 0.000} {0.015} {15.036} { 0.068} { 0.050} {} {} {} 
    INST {U3917} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(72.20,36.16) (71.88,36.29)} 
    NET {} {} {} {} {} {n3677} {} { 0.000} { 0.000} {0.012} {1.902} { 0.088} { 0.069} {} {} {} 
    INST {U3918} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(70.81,36.16) (70.64,36.53)} 
    NET {} {} {} {} {} {n905} {} { 0.000} { 0.000} {0.004} {1.290} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1021
PATH 1022
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]8} {CK}
  ENDPT {x_reg_out_reg[6]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {11} {(73.55,121.10) (70.06,120.87)} 
    NET {} {} {} {} {} {x_out[1><0><6]} {} { 0.000} { 0.000} {0.015} {15.516} { 0.068} { 0.050} {} {} {} 
    INST {U3809} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(58.91,120.16) (58.58,120.29)} 
    NET {} {} {} {} {} {n3622} {} { 0.000} { 0.000} {0.012} {1.881} { 0.088} { 0.069} {} {} {} 
    INST {U3810} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(57.70,120.16) (57.53,120.53)} 
    NET {} {} {} {} {} {n977} {} { 0.000} { 0.000} {0.004} {1.346} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1022
PATH 1023
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]15} {CK}
  ENDPT {weight_reg_reg[0]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {76.674} { 0.071} { 0.052} {} {16} {(0.00,10.01) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.004} { 0.000} {0.010} {76.674} { 0.075} { 0.056} {} {} {} 
    INST {U4185} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.085} { 0.066} {} {1} {(34.95,37.20) (35.28,37.07)} 
    NET {} {} {} {} {} {n3832} {} { 0.000} { 0.000} {0.006} {1.768} { 0.085} { 0.066} {} {} {} 
    INST {U4186} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.092} { 0.073} {} {1} {(36.16,37.20) (36.33,36.83)} 
    NET {} {} {} {} {} {n623} {} { 0.000} { 0.000} {0.004} {1.643} { 0.092} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1023
PATH 1024
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]9} {CK}
  ENDPT {x_reg_out_reg[7]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.013} {} { 0.066} { 0.047} {} {10} {(62.52,90.30) (59.04,90.06)} 
    NET {} {} {} {} {} {x_out[2><1><7]} {} { 0.000} { 0.000} {0.013} {13.143} { 0.066} { 0.047} {} {} {} 
    INST {U3827} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.011} {} { 0.088} { 0.069} {} {1} {(62.00,89.36) (62.19,89.49)} 
    NET {} {} {} {} {} {n3631} {} { 0.000} { 0.000} {0.011} {1.883} { 0.088} { 0.069} {} {} {} 
    INST {U3828} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(61.31,89.36) (61.14,89.73)} 
    NET {} {} {} {} {} {n952} {} { 0.000} { 0.000} {0.004} {1.387} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1024
PATH 1025
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]10} {CK}
  ENDPT {x_reg_out_reg[2]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {10} {(98.25,59.50) (94.76,59.27)} 
    NET {} {} {} {} {} {x_out[1><2><2]} {} { 0.001} { 0.000} {0.015} {15.037} { 0.068} { 0.050} {} {} {} 
    INST {U3903} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(72.78,56.80) (72.45,56.67)} 
    NET {} {} {} {} {} {n3670} {} { 0.000} { 0.000} {0.012} {1.910} { 0.088} { 0.069} {} {} {} 
    INST {U3904} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(71.38,56.80) (71.21,56.43)} 
    NET {} {} {} {} {} {n933} {} { 0.000} { 0.000} {0.004} {1.247} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1025
PATH 1026
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]7} {CK}
  ENDPT {x_reg_out_reg[4]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.049} {} {11} {(109.23,50.26) (112.72,50.50)} 
    NET {} {} {} {} {} {x_out[0><3><4]} {} { 0.001} { 0.000} {0.015} {14.990} { 0.068} { 0.049} {} {} {} 
    INST {U3849} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(101.09,34.41) (100.76,34.27)} 
    NET {} {} {} {} {} {n3642} {} { 0.000} { 0.000} {0.012} {1.943} { 0.088} { 0.069} {} {} {} 
    INST {U3850} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(101.33,33.36) (101.50,33.73)} 
    NET {} {} {} {} {} {n1003} {} { 0.000} { 0.000} {0.004} {1.440} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1026
PATH 1027
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]6} {CK}
  ENDPT {x_reg_out_reg[7]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.013} {} { 0.066} { 0.047} {} {10} {(92.36,64.26) (88.87,64.50)} 
    NET {} {} {} {} {} {x_out[1><2><7]} {} { 0.000} { 0.000} {0.013} {13.174} { 0.066} { 0.047} {} {} {} 
    INST {U3737} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(92.97,65.20) (93.16,65.07)} 
    NET {} {} {} {} {} {n3588} {} { 0.000} { 0.000} {0.012} {1.937} { 0.088} { 0.069} {} {} {} 
    INST {U3738} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(91.90,65.20) (91.73,64.83)} 
    NET {} {} {} {} {} {n1024} {} { 0.000} { 0.000} {0.004} {1.280} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1027
PATH 1028
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]4} {CK}
  ENDPT {x_reg_out_reg[4]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.049} {} {11} {(79.98,123.06) (83.46,123.30)} 
    NET {} {} {} {} {} {x_out[0><0><4]} {} { 0.000} { 0.000} {0.016} {15.522} { 0.069} { 0.049} {} {} {} 
    INST {U3833} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(73.34,118.41) (73.02,118.27)} 
    NET {} {} {} {} {} {n3634} {} { 0.000} { 0.000} {0.012} {1.912} { 0.089} { 0.069} {} {} {} 
    INST {U3834} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(71.95,118.41) (71.78,118.03)} 
    NET {} {} {} {} {} {n1075} {} { 0.000} { 0.000} {0.004} {1.328} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1028
PATH 1029
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]6} {CK}
  ENDPT {x_reg_out_reg[1]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.048} {} {11} {(98.98,75.46) (102.46,75.70)} 
    NET {} {} {} {} {} {x_out[0><2><1]} {} { 0.001} { 0.000} {0.015} {14.937} { 0.068} { 0.049} {} {} {} 
    INST {U3811} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.088} { 0.069} {} {1} {(102.98,61.36) (102.66,61.49)} 
    NET {} {} {} {} {} {n3623} {} { 0.000} { 0.000} {0.011} {1.883} { 0.088} { 0.069} {} {} {} 
    INST {U3812} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(103.61,61.36) (103.78,61.73)} 
    NET {} {} {} {} {} {n1030} {} { 0.000} { 0.000} {0.004} {1.640} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1029
PATH 1030
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]8} {CK}
  ENDPT {x_reg_out_reg[2]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.049} {} {11} {(77.16,117.46) (73.67,117.70)} 
    NET {} {} {} {} {} {x_out[1><0><2]} {} { 0.000} { 0.000} {0.016} {15.566} { 0.069} { 0.049} {} {} {} 
    INST {U3843} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(58.91,117.36) (58.58,117.49)} 
    NET {} {} {} {} {} {n3639} {} { 0.000} { 0.000} {0.012} {1.934} { 0.089} { 0.069} {} {} {} 
    INST {U3844} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(57.32,117.36) (57.15,117.73)} 
    NET {} {} {} {} {} {n981} {} { 0.000} { 0.000} {0.004} {1.293} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.019} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1030
PATH 1031
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]14} {CK}
  ENDPT {weight_reg_reg[3]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.051} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.005} { 0.000} {0.009} {76.857} { 0.076} { 0.056} {} {} {} 
    INST {U4292} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.086} { 0.066} {} {1} {(29.82,66.95) (30.15,67.09)} 
    NET {} {} {} {} {} {n3901} {} { 0.000} { 0.000} {0.006} {1.752} { 0.086} { 0.066} {} {} {} 
    INST {U4293} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.093} { 0.073} {} {1} {(29.20,66.95) (29.03,67.33)} 
    NET {} {} {} {} {} {n628} {} { 0.000} { 0.000} {0.004} {1.637} { 0.093} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1031
PATH 1032
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]4} {CK}
  ENDPT {x_reg_out_reg[3]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.049} {} {11} {(77.31,121.10) (80.80,120.87)} 
    NET {} {} {} {} {} {x_out[0><0><3]} {} { 0.000} { 0.000} {0.016} {15.728} { 0.069} { 0.049} {} {} {} 
    INST {U3817} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(70.31,120.16) (69.98,120.29)} 
    NET {} {} {} {} {} {n3626} {} { 0.000} { 0.000} {0.012} {1.885} { 0.089} { 0.069} {} {} {} 
    INST {U3818} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(70.93,120.16) (71.10,120.53)} 
    NET {} {} {} {} {} {n1076} {} { 0.000} { 0.000} {0.004} {1.423} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1032
PATH 1033
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]6} {CK}
  ENDPT {x_reg_out_reg[5]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.049} {} {11} {(97.45,81.06) (100.94,81.30)} 
    NET {} {} {} {} {} {x_out[0><2><5]} {} { 0.000} { 0.000} {0.016} {16.003} { 0.069} { 0.049} {} {} {} 
    INST {U3857} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(95.77,70.81) (95.44,70.67)} 
    NET {} {} {} {} {} {n3646} {} { 0.000} { 0.000} {0.012} {1.898} { 0.089} { 0.069} {} {} {} 
    INST {U3858} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(94.37,70.81) (94.20,70.43)} 
    NET {} {} {} {} {} {n1026} {} { 0.000} { 0.000} {0.004} {1.311} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1033
PATH 1034
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]11} {CK}
  ENDPT {x_reg_out_reg[5]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.049} {} {11} {(99.20,37.10) (95.71,36.87)} 
    NET {} {} {} {} {} {x_out[1><3><5]} {} { 0.001} { 0.000} {0.016} {15.667} { 0.069} { 0.050} {} {} {} 
    INST {U3919} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(72.39,34.41) (72.07,34.27)} 
    NET {} {} {} {} {} {n3678} {} { 0.000} { 0.000} {0.012} {1.923} { 0.089} { 0.069} {} {} {} 
    INST {U3920} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(71.19,34.41) (71.02,34.03)} 
    NET {} {} {} {} {} {n906} {} { 0.000} { 0.000} {0.004} {1.260} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1034
PATH 1035
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]11} {CK}
  ENDPT {x_reg_out_reg[4]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.049} {} {11} {(102.05,31.50) (98.56,31.27)} 
    NET {} {} {} {} {} {x_out[1><3><4]} {} { 0.001} { 0.000} {0.016} {15.450} { 0.069} { 0.049} {} {} {} 
    INST {U3795} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(72.78,33.36) (72.45,33.49)} 
    NET {} {} {} {} {} {n3615} {} { 0.000} { 0.000} {0.012} {1.948} { 0.089} { 0.069} {} {} {} 
    INST {U3796} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(71.38,33.36) (71.21,33.73)} 
    NET {} {} {} {} {} {n907} {} { 0.000} { 0.000} {0.004} {1.279} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1035
PATH 1036
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]9} {CK}
  ENDPT {x_reg_out_reg[4]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.049} {} {11} {(90.84,95.06) (87.35,95.30)} 
    NET {} {} {} {} {} {x_out[1><1><4]} {} { 0.001} { 0.000} {0.016} {15.811} { 0.069} { 0.049} {} {} {} 
    INST {U3765} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(68.98,86.56) (68.65,86.69)} 
    NET {} {} {} {} {} {n3600} {} { 0.000} { 0.000} {0.012} {1.910} { 0.089} { 0.069} {} {} {} 
    INST {U3766} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(67.58,86.56) (67.41,86.93)} 
    NET {} {} {} {} {} {n955} {} { 0.000} { 0.000} {0.004} {1.290} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1036
PATH 1037
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]2} {CK}
  ENDPT {x_reg_out_reg[6]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[22]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[22]} {R} {} {} {x_vector_flat[22]} {} {} {} {0.002} {9.893} { 0.071} { 0.051} {} {1} {(90.92,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[22]} {} { 0.001} { 0.000} {0.002} {9.893} { 0.072} { 0.052} {} {} {} 
    INST {U4892} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(96.39,79.20) (96.75,78.87)} 
    NET {} {} {} {} {} {n1121} {} { 0.000} { 0.000} {0.005} {1.423} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1037
PATH 1038
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]2} {CK}
  ENDPT {x_reg_out_reg[7]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[23]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[23]} {R} {} {} {x_vector_flat[23]} {} {} {} {0.002} {8.398} { 0.071} { 0.051} {} {1} {(94.14,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[23]} {} { 0.001} { 0.000} {0.002} {8.398} { 0.072} { 0.051} {} {} {} 
    INST {U4893} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(98.36,83.75) (98.00,84.09)} 
    NET {} {} {} {} {} {n1120} {} { 0.000} { 0.000} {0.005} {1.544} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1038
PATH 1039
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]2} {CK}
  ENDPT {x_reg_out_reg[5]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[21]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[21]} {R} {} {} {x_vector_flat[21]} {} {} {} {0.002} {10.128} { 0.071} { 0.051} {} {1} {(87.69,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[21]} {} { 0.001} { 0.000} {0.002} {10.128} { 0.072} { 0.052} {} {} {} 
    INST {U4891} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(96.01,80.95) (96.37,81.29)} 
    NET {} {} {} {} {} {n1122} {} { 0.000} { 0.000} {0.005} {1.435} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1039
PATH 1040
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]1} {CK}
  ENDPT {x_reg_out_reg[5]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[13]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[13]} {R} {} {} {x_vector_flat[13]} {} {} {} {0.002} {8.951} { 0.071} { 0.051} {} {1} {(61.84,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[13]} {} { 0.001} { 0.000} {0.002} {8.951} { 0.072} { 0.052} {} {} {} 
    INST {U4844} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(90.69,103.36) (91.05,103.69)} 
    NET {} {} {} {} {} {n1146} {} { 0.000} { 0.000} {0.005} {1.439} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1040
PATH 1041
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]6} {CK}
  ENDPT {x_reg_out_reg[6]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.049} {} {11} {(97.84,79.10) (101.32,78.86)} 
    NET {} {} {} {} {} {x_out[0><2><6]} {} { 0.000} { 0.000} {0.016} {16.493} { 0.069} { 0.049} {} {} {} 
    INST {U3853} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(91.77,68.00) (92.09,67.87)} 
    NET {} {} {} {} {} {n3644} {} { 0.000} { 0.000} {0.012} {1.911} { 0.090} { 0.069} {} {} {} 
    INST {U3854} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(90.95,68.00) (90.78,67.63)} 
    NET {} {} {} {} {} {n1025} {} { 0.000} { 0.000} {0.004} {1.254} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1041
PATH 1042
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]7} {CK}
  ENDPT {x_reg_out_reg[6]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(115.73,51.10) (112.24,50.87)} 
    NET {} {} {} {} {} {x_out[0><3><6]} {} { 0.001} { 0.000} {0.016} {15.891} { 0.069} { 0.049} {} {} {} 
    INST {U3781} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(95.58,38.95) (95.25,39.09)} 
    NET {} {} {} {} {} {n3608} {} { 0.000} { 0.000} {0.012} {1.926} { 0.089} { 0.069} {} {} {} 
    INST {U3782} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(94.18,38.95) (94.01,39.33)} 
    NET {} {} {} {} {} {n1001} {} { 0.000} { 0.000} {0.004} {1.292} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1042
PATH 1043
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]13} {CK}
  ENDPT {weight_reg_reg[5]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.051} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.005} { 0.000} {0.009} {78.389} { 0.076} { 0.056} {} {} {} 
    INST {U4221} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.086} { 0.066} {} {1} {(26.61,92.16) (26.28,92.29)} 
    NET {} {} {} {} {} {n3856} {} { 0.000} { 0.000} {0.006} {1.753} { 0.086} { 0.066} {} {} {} 
    INST {U4222} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.093} { 0.073} {} {1} {(25.40,92.16) (25.23,92.53)} 
    NET {} {} {} {} {} {n634} {} { 0.000} { 0.000} {0.004} {1.717} { 0.093} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1043
PATH 1044
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]1} {CK}
  ENDPT {x_reg_out_reg[4]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[12]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[12]} {R} {} {} {x_vector_flat[12]} {} {} {} {0.002} {9.569} { 0.071} { 0.051} {} {1} {(58.62,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[12]} {} { 0.001} { 0.000} {0.002} {9.569} { 0.072} { 0.052} {} {} {} 
    INST {U4843} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(90.31,101.61) (90.67,101.27)} 
    NET {} {} {} {} {} {n1147} {} { 0.000} { 0.000} {0.005} {1.443} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1044
PATH 1045
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]10} {CK}
  ENDPT {x_reg_out_reg[5]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.049} {} {11} {(95.20,69.86) (91.72,70.09)} 
    NET {} {} {} {} {} {x_out[1><2><5]} {} { 0.001} { 0.000} {0.016} {16.252} { 0.070} { 0.049} {} {} {} 
    INST {U3887} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(71.83,61.36) (71.50,61.49)} 
    NET {} {} {} {} {} {n3661} {} { 0.000} { 0.000} {0.012} {1.910} { 0.090} { 0.069} {} {} {} 
    INST {U3888} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(70.43,61.36) (70.26,61.73)} 
    NET {} {} {} {} {} {n930} {} { 0.000} { 0.000} {0.004} {1.325} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1045
PATH 1046
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]2} {CK}
  ENDPT {x_reg_out_reg[4]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[20]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[20]} {R} {} {} {x_vector_flat[20]} {} {} {} {0.002} {10.581} { 0.071} { 0.051} {} {1} {(84.45,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[20]} {} { 0.001} { 0.000} {0.002} {10.581} { 0.072} { 0.052} {} {} {} 
    INST {U4890} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(96.39,78.16) (96.75,78.49)} 
    NET {} {} {} {} {} {n1123} {} { 0.000} { 0.000} {0.005} {1.419} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1046
PATH 1047
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]1} {CK}
  ENDPT {x_reg_out_reg[3]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[11]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[11]} {R} {} {} {x_vector_flat[11]} {} {} {} {0.002} {10.416} { 0.071} { 0.051} {} {1} {(55.38,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[11]} {} { 0.001} { 0.000} {0.002} {10.416} { 0.072} { 0.052} {} {} {} 
    INST {U4842} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(91.26,100.56) (91.62,100.89)} 
    NET {} {} {} {} {} {n1148} {} { 0.000} { 0.000} {0.005} {1.365} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1047
PATH 1048
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]3} {CK}
  ENDPT {x_reg_out_reg[2]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[26]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[26]} {R} {} {} {x_vector_flat[26]} {} {} {} {0.002} {13.206} { 0.071} { 0.051} {} {1} {(103.84,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[26]} {} { 0.001} { 0.000} {0.002} {13.206} { 0.072} { 0.052} {} {} {} 
    INST {U4938} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(103.30,51.20) (102.94,50.87)} 
    NET {} {} {} {} {} {n1101} {} { 0.000} { 0.000} {0.005} {1.307} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1048
PATH 1049
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]1} {CK}
  ENDPT {x_reg_out_reg[6]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[14]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[14]} {R} {} {} {x_vector_flat[14]} {} {} {} {0.002} {7.450} { 0.071} { 0.051} {} {1} {(65.08,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[14]} {} { 0.001} { 0.000} {0.002} {7.450} { 0.072} { 0.051} {} {} {} 
    INST {U4845} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.094} { 0.074} {} {1} {(88.79,104.41) (89.15,104.07)} 
    NET {} {} {} {} {} {n1145} {} { 0.000} { 0.000} {0.006} {1.685} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1049
PATH 1050
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]10} {CK}
  ENDPT {x_reg_out_reg[4]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(96.34,64.26) (92.86,64.50)} 
    NET {} {} {} {} {} {x_out[1><2><4]} {} { 0.001} { 0.000} {0.016} {15.957} { 0.069} { 0.049} {} {} {} 
    INST {U3823} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(71.45,58.55) (71.12,58.69)} 
    NET {} {} {} {} {} {n3629} {} { 0.000} { 0.000} {0.012} {1.883} { 0.089} { 0.069} {} {} {} 
    INST {U3824} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(70.24,58.55) (70.07,58.93)} 
    NET {} {} {} {} {} {n931} {} { 0.000} { 0.000} {0.004} {1.457} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1050
PATH 1051
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]10} {CK}
  ENDPT {x_reg_out_reg[1]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.048} {} {11} {(105.09,59.50) (101.60,59.27)} 
    NET {} {} {} {} {} {x_out[1><2><1]} {} { 0.001} { 0.000} {0.016} {15.728} { 0.069} { 0.049} {} {} {} 
    INST {U3905} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.069} {} {1} {(73.34,55.76) (73.02,55.89)} 
    NET {} {} {} {} {} {n3671} {} { 0.000} { 0.000} {0.012} {1.886} { 0.089} { 0.069} {} {} {} 
    INST {U3906} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(71.95,55.76) (71.78,56.13)} 
    NET {} {} {} {} {} {n934} {} { 0.000} { 0.000} {0.004} {1.566} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1051
PATH 1052
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]2} {CK}
  ENDPT {x_reg_out_reg[3]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[19]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[19]} {R} {} {} {x_vector_flat[19]} {} {} {} {0.002} {11.266} { 0.071} { 0.051} {} {1} {(81.23,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[19]} {} { 0.001} { 0.000} {0.002} {11.266} { 0.072} { 0.051} {} {} {} 
    INST {U4889} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(96.01,76.41) (96.37,76.07)} 
    NET {} {} {} {} {} {n1124} {} { 0.000} { 0.000} {0.005} {1.527} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1052
PATH 1053
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]6} {CK}
  ENDPT {x_reg_out_reg[4]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.017} {} { 0.069} { 0.049} {} {11} {(97.64,78.26) (101.13,78.50)} 
    NET {} {} {} {} {} {x_out[0><2><4]} {} { 0.000} { 0.000} {0.017} {16.579} { 0.070} { 0.049} {} {} {} 
    INST {U3859} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(94.81,65.20) (94.49,65.07)} 
    NET {} {} {} {} {} {n3647} {} { 0.000} { 0.000} {0.012} {1.894} { 0.090} { 0.069} {} {} {} 
    INST {U3860} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(95.44,65.20) (95.61,64.83)} 
    NET {} {} {} {} {} {n1027} {} { 0.000} { 0.000} {0.004} {1.315} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1053
PATH 1054
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]9} {CK}
  ENDPT {x_reg_out_reg[1]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(98.06,87.50) (94.57,87.27)} 
    NET {} {} {} {} {} {x_out[1><1><1]} {} { 0.001} { 0.000} {0.016} {16.147} { 0.070} { 0.049} {} {} {} 
    INST {U3771} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(68.98,82.00) (68.65,81.87)} 
    NET {} {} {} {} {} {n3603} {} { 0.000} { 0.000} {0.012} {1.915} { 0.090} { 0.069} {} {} {} 
    INST {U3772} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(67.39,82.00) (67.22,81.63)} 
    NET {} {} {} {} {} {n958} {} { 0.000} { 0.000} {0.004} {1.272} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1054
PATH 1055
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]3} {CK}
  ENDPT {x_reg_out_reg[1]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[25]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[25]} {R} {} {} {x_vector_flat[25]} {} {} {} {0.002} {13.757} { 0.071} { 0.051} {} {1} {(100.61,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[25]} {} { 0.001} { 0.000} {0.002} {13.757} { 0.072} { 0.052} {} {} {} 
    INST {U4937} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(101.97,48.41) (101.61,48.07)} 
    NET {} {} {} {} {} {n1102} {} { 0.000} { 0.000} {0.005} {1.424} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1055
PATH 1056
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]1} {CK}
  ENDPT {x_reg_out_reg[2]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[10]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[10]} {R} {} {} {x_vector_flat[10]} {} {} {} {0.002} {11.281} { 0.071} { 0.051} {} {1} {(52.16,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[10]} {} { 0.001} { 0.000} {0.002} {11.281} { 0.072} { 0.052} {} {} {} 
    INST {U4841} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(92.47,98.81) (92.11,98.47)} 
    NET {} {} {} {} {} {n1149} {} { 0.000} { 0.000} {0.005} {1.387} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.020} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1056
PATH 1057
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]} {CK}
  ENDPT {x_reg_out_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[2]} {R} {} {} {x_vector_flat[2]} {} {} {} {0.002} {9.390} { 0.071} { 0.050} {} {1} {(26.32,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[2]} {} { 0.001} { 0.000} {0.002} {9.390} { 0.072} { 0.052} {} {} {} 
    INST {U4825} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(76.44,120.16) (76.80,120.49)} 
    NET {} {} {} {} {} {n1173} {} { 0.000} { 0.000} {0.005} {1.452} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1057
PATH 1058
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]3} {CK}
  ENDPT {x_reg_out_reg[6]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[30]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[30]} {R} {} {} {x_vector_flat[30]} {} {} {} {0.002} {12.413} { 0.071} { 0.050} {} {1} {(116.75,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[30]} {} { 0.001} { 0.000} {0.002} {12.413} { 0.072} { 0.051} {} {} {} 
    INST {U4942} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(114.82,52.95) (115.18,53.29)} 
    NET {} {} {} {} {} {n1097} {} { 0.000} { 0.000} {0.005} {1.512} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1058
PATH 1059
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]3} {CK}
  ENDPT {x_reg_out_reg[3]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[27]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[27]} {R} {} {} {x_vector_flat[27]} {} {} {} {0.002} {13.334} { 0.071} { 0.050} {} {1} {(107.06,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[27]} {} { 0.001} { 0.000} {0.002} {13.334} { 0.072} { 0.051} {} {} {} 
    INST {U4939} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(106.72,50.16) (106.36,50.49)} 
    NET {} {} {} {} {} {n1100} {} { 0.000} { 0.000} {0.005} {1.505} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1059
PATH 1060
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]10} {CK}
  ENDPT {x_reg_out_reg[6]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.049} {} {11} {(91.22,67.06) (87.73,67.30)} 
    NET {} {} {} {} {} {x_out[1><2><6]} {} { 0.001} { 0.000} {0.016} {16.379} { 0.070} { 0.049} {} {} {} 
    INST {U3877} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(71.45,64.16) (71.12,64.29)} 
    NET {} {} {} {} {} {n3656} {} { 0.000} { 0.000} {0.012} {1.883} { 0.090} { 0.069} {} {} {} 
    INST {U3878} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(72.07,64.16) (72.24,64.53)} 
    NET {} {} {} {} {} {n929} {} { 0.000} { 0.000} {0.004} {1.534} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1060
PATH 1061
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]} {CK}
  ENDPT {x_reg_out_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[1]} {R} {} {} {x_vector_flat[1]} {} {} {} {0.002} {10.521} { 0.071} { 0.050} {} {1} {(23.09,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[1]} {} { 0.001} { 0.000} {0.002} {10.521} { 0.072} { 0.052} {} {} {} 
    INST {U4824} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(82.52,121.20) (82.88,120.87)} 
    NET {} {} {} {} {} {n1174} {} { 0.000} { 0.000} {0.005} {1.318} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1061
PATH 1062
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]7} {CK}
  ENDPT {x_reg_out_reg[1]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(100.50,47.46) (103.98,47.70)} 
    NET {} {} {} {} {} {x_out[0><3><1]} {} { 0.001} { 0.000} {0.016} {15.956} { 0.070} { 0.049} {} {} {} 
    INST {U3791} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(101.09,30.55) (100.76,30.69)} 
    NET {} {} {} {} {} {n3613} {} { 0.000} { 0.000} {0.012} {1.877} { 0.090} { 0.069} {} {} {} 
    INST {U3792} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(101.71,30.55) (101.88,30.93)} 
    NET {} {} {} {} {} {n1006} {} { 0.000} { 0.000} {0.004} {1.491} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1062
PATH 1063
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]3} {CK}
  ENDPT {x_reg_out_reg[4]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[28]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[28]} {R} {} {} {x_vector_flat[28]} {} {} {} {0.002} {12.877} { 0.071} { 0.050} {} {1} {(110.30,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[28]} {} { 0.001} { 0.000} {0.002} {12.877} { 0.072} { 0.051} {} {} {} 
    INST {U4940} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.094} { 0.074} {} {1} {(110.14,52.95) (109.78,53.29)} 
    NET {} {} {} {} {} {n1099} {} { 0.000} { 0.000} {0.006} {1.681} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1063
PATH 1064
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]2} {CK}
  ENDPT {x_reg_out_reg[2]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[18]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[18]} {R} {} {} {x_vector_flat[18]} {} {} {} {0.002} {11.974} { 0.071} { 0.050} {} {1} {(78.00,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[18]} {} { 0.001} { 0.000} {0.002} {11.974} { 0.072} { 0.051} {} {} {} 
    INST {U4888} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.094} { 0.074} {} {1} {(97.03,75.36) (96.67,75.69)} 
    NET {} {} {} {} {} {n1125} {} { 0.000} { 0.000} {0.006} {1.615} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1064
PATH 1065
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]9} {CK}
  ENDPT {weight_reg_reg[5]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.050} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.006} { 0.000} {0.009} {78.389} { 0.077} { 0.056} {} {} {} 
    INST {U4217} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.087} { 0.066} {} {1} {(52.81,93.20) (53.14,93.07)} 
    NET {} {} {} {} {} {n3852} {} { 0.000} { 0.000} {0.006} {1.746} { 0.087} { 0.066} {} {} {} 
    INST {U4218} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.094} { 0.073} {} {1} {(53.83,93.20) (54.00,92.83)} 
    NET {} {} {} {} {} {n682} {} { 0.000} { 0.000} {0.004} {1.395} { 0.094} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1065
PATH 1066
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]15} {CK}
  ENDPT {weight_reg_reg[7]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.050} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.006} { 0.000} {0.009} {79.529} { 0.077} { 0.056} {} {} {} 
    INST {U4203} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.087} { 0.066} {} {1} {(26.41,40.01) (26.73,39.87)} 
    NET {} {} {} {} {} {n3841} {} { 0.000} { 0.000} {0.006} {1.805} { 0.087} { 0.066} {} {} {} 
    INST {U4204} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.094} { 0.073} {} {1} {(25.40,40.01) (25.23,39.63)} 
    NET {} {} {} {} {} {n616} {} { 0.000} { 0.000} {0.004} {1.654} { 0.094} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1066
PATH 1067
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]6} {CK}
  ENDPT {x_reg_out_reg[3]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(98.22,76.30) (101.70,76.06)} 
    NET {} {} {} {} {} {x_out[0><2><3]} {} { 0.001} { 0.000} {0.016} {16.022} { 0.070} { 0.049} {} {} {} 
    INST {U3813} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(97.09,65.20) (96.77,65.07)} 
    NET {} {} {} {} {} {n3624} {} { 0.000} { 0.000} {0.012} {1.898} { 0.090} { 0.069} {} {} {} 
    INST {U3814} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(96.96,64.16) (97.13,64.53)} 
    NET {} {} {} {} {} {n1028} {} { 0.000} { 0.000} {0.004} {1.471} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1067
PATH 1068
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]3} {CK}
  ENDPT {x_reg_out_reg[7]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[31]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[31]} {R} {} {} {x_vector_flat[31]} {} {} {} {0.002} {12.436} { 0.071} { 0.050} {} {1} {(119.98,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[31]} {} { 0.001} { 0.000} {0.002} {12.436} { 0.072} { 0.051} {} {} {} 
    INST {U4943} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(114.44,55.76) (114.80,56.09)} 
    NET {} {} {} {} {} {n1096} {} { 0.000} { 0.000} {0.006} {1.737} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1068
PATH 1069
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]2} {CK}
  ENDPT {x_reg_out_reg[1]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[17]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[17]} {R} {} {} {x_vector_flat[17]} {} {} {} {0.002} {12.242} { 0.071} { 0.050} {} {1} {(74.77,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[17]} {} { 0.001} { 0.000} {0.002} {12.242} { 0.072} { 0.051} {} {} {} 
    INST {U4887} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.094} { 0.074} {} {1} {(97.22,76.41) (96.86,76.07)} 
    NET {} {} {} {} {} {n1126} {} { 0.000} { 0.000} {0.006} {1.680} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1069
PATH 1070
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]2} {CK}
  ENDPT {x_reg_out_reg[0]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[16]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[16]} {R} {} {} {x_vector_flat[16]} {} {} {} {0.002} {12.268} { 0.071} { 0.050} {} {1} {(71.53,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[16]} {} { 0.001} { 0.000} {0.002} {12.268} { 0.072} { 0.051} {} {} {} 
    INST {U4886} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(102.54,83.75) (102.18,84.09)} 
    NET {} {} {} {} {} {n1127} {} { 0.000} { 0.000} {0.005} {1.594} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1070
PATH 1071
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]1} {CK}
  ENDPT {x_reg_out_reg[7]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[15]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[15]} {R} {} {} {x_vector_flat[15]} {} {} {} {0.002} {7.914} { 0.071} { 0.050} {} {1} {(68.31,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[15]} {} { 0.001} { 0.000} {0.002} {7.914} { 0.072} { 0.051} {} {} {} 
    INST {U4846} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(90.50,104.41) (90.86,104.07)} 
    NET {} {} {} {} {} {n1144} {} { 0.000} { 0.000} {0.006} {1.990} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1071
PATH 1072
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]9} {CK}
  ENDPT {x_reg_out_reg[5]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(89.89,97.86) (86.40,98.09)} 
    NET {} {} {} {} {} {x_out[1><1><5]} {} { 0.001} { 0.000} {0.016} {16.771} { 0.070} { 0.049} {} {} {} 
    INST {U3779} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(66.12,87.61) (65.80,87.47)} 
    NET {} {} {} {} {} {n3607} {} { 0.000} { 0.000} {0.012} {1.910} { 0.090} { 0.069} {} {} {} 
    INST {U3780} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(64.73,87.61) (64.56,87.23)} 
    NET {} {} {} {} {} {n954} {} { 0.000} { 0.000} {0.004} {1.270} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1072
PATH 1073
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]} {CK}
  ENDPT {x_reg_out_reg[0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[0]} {R} {} {} {x_vector_flat[0]} {} {} {} {0.002} {11.371} { 0.071} { 0.050} {} {1} {(20.05,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[0]} {} { 0.002} { 0.000} {0.002} {11.371} { 0.073} { 0.052} {} {} {} 
    INST {U4823} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.094} { 0.074} {} {1} {(83.54,118.41) (83.18,118.07)} 
    NET {} {} {} {} {} {n1175} {} { 0.000} { 0.000} {0.005} {1.372} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1073
PATH 1074
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]} {CK}
  ENDPT {x_reg_out_reg[3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[3]} {R} {} {} {x_vector_flat[3]} {} {} {} {0.002} {6.254} { 0.071} { 0.050} {} {1} {(29.55,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[3]} {} { 0.001} { 0.000} {0.002} {6.254} { 0.072} { 0.051} {} {} {} 
    INST {U4826} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(72.83,122.95) (73.19,123.29)} 
    NET {} {} {} {} {} {n1172} {} { 0.000} { 0.000} {0.006} {2.119} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1074
PATH 1075
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]11} {CK}
  ENDPT {x_reg_out_reg[1]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.017} {} { 0.069} { 0.048} {} {11} {(102.81,28.70) (99.32,28.46)} 
    NET {} {} {} {} {} {x_out[1><3><1]} {} { 0.001} { 0.000} {0.017} {16.293} { 0.070} { 0.049} {} {} {} 
    INST {U3805} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(74.48,28.80) (74.16,28.67)} 
    NET {} {} {} {} {} {n3620} {} { 0.000} { 0.000} {0.012} {1.902} { 0.090} { 0.069} {} {} {} 
    INST {U3806} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.095} { 0.074} {} {1} {(73.09,28.80) (72.92,28.43)} 
    NET {} {} {} {} {} {n910} {} { 0.000} { 0.000} {0.004} {1.260} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1075
PATH 1076
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]12} {CK}
  ENDPT {weight_reg_reg[7]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.050} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.006} { 0.000} {0.010} {79.529} { 0.077} { 0.056} {} {} {} 
    INST {U4270} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.087} { 0.066} {} {1} {(26.04,115.61) (25.71,115.47)} 
    NET {} {} {} {} {} {n3884} {} { 0.000} { 0.000} {0.006} {1.719} { 0.087} { 0.066} {} {} {} 
    INST {U4271} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.094} { 0.073} {} {1} {(26.47,115.61) (26.64,115.23)} 
    NET {} {} {} {} {} {n640} {} { 0.000} { 0.000} {0.004} {1.775} { 0.094} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1076
PATH 1077
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]14} {CK}
  ENDPT {weight_reg_reg[1]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.050} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.005} { 0.000} {0.012} {77.852} { 0.076} { 0.055} {} {} {} 
    INST {U4272} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.087} { 0.066} {} {1} {(34.01,64.16) (34.33,64.29)} 
    NET {} {} {} {} {} {n3885} {} { 0.000} { 0.000} {0.007} {1.777} { 0.087} { 0.066} {} {} {} 
    INST {U4273} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.094} { 0.073} {} {1} {(35.40,64.16) (35.57,64.53)} 
    NET {} {} {} {} {} {n630} {} { 0.000} { 0.000} {0.004} {1.656} { 0.094} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1077
PATH 1078
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]1} {CK}
  ENDPT {x_reg_out_reg[0]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[8]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[8]} {R} {} {} {x_vector_flat[8]} {} {} {} {0.002} {12.515} { 0.071} { 0.050} {} {1} {(45.70,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[8]} {} { 0.001} { 0.000} {0.002} {12.515} { 0.072} { 0.051} {} {} {} 
    INST {U4839} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(95.32,98.81) (94.96,98.47)} 
    NET {} {} {} {} {} {n1151} {} { 0.000} { 0.000} {0.006} {1.615} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1078
PATH 1079
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]1} {CK}
  ENDPT {x_reg_out_reg[1]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[9]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[9]} {R} {} {} {x_vector_flat[9]} {} {} {} {0.002} {12.859} { 0.071} { 0.050} {} {1} {(48.93,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[9]} {} { 0.001} { 0.000} {0.002} {12.859} { 0.072} { 0.051} {} {} {} 
    INST {U4840} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(93.04,96.00) (92.68,95.67)} 
    NET {} {} {} {} {} {n1150} {} { 0.000} { 0.000} {0.006} {1.617} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1079
PATH 1080
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]3} {CK}
  ENDPT {x_reg_out_reg[0]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[24]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[24]} {R} {} {} {x_vector_flat[24]} {} {} {} {0.002} {14.127} { 0.071} { 0.050} {} {1} {(97.38,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[24]} {} { 0.001} { 0.000} {0.002} {14.127} { 0.072} { 0.051} {} {} {} 
    INST {U4936} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(103.30,52.95) (102.94,53.29)} 
    NET {} {} {} {} {} {n1103} {} { 0.000} { 0.000} {0.006} {1.789} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1080
PATH 1081
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]} {CK}
  ENDPT {x_reg_out_reg[4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[4]} {R} {} {} {x_vector_flat[4]} {} {} {} {0.002} {7.947} { 0.071} { 0.050} {} {1} {(32.77,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[4]} {} { 0.001} { 0.000} {0.002} {7.947} { 0.072} { 0.051} {} {} {} 
    INST {U4827} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(74.54,122.95) (74.90,123.29)} 
    NET {} {} {} {} {} {n1171} {} { 0.000} { 0.000} {0.006} {2.099} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1081
PATH 1082
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]3} {CK}
  ENDPT {x_reg_out_reg[5]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[29]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[29]} {R} {} {} {x_vector_flat[29]} {} {} {} {0.002} {12.316} { 0.071} { 0.050} {} {1} {(113.53,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[29]} {} { 0.001} { 0.000} {0.002} {12.316} { 0.072} { 0.051} {} {} {} 
    INST {U4941} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.095} { 0.074} {} {1} {(112.80,52.95) (112.44,53.29)} 
    NET {} {} {} {} {} {n1098} {} { 0.000} { 0.000} {0.006} {1.943} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1082
PATH 1083
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]6} {CK}
  ENDPT {x_reg_out_reg[2]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.048} {} {11} {(96.89,73.50) (100.37,73.27)} 
    NET {} {} {} {} {} {x_out[0><2><2]} {} { 0.001} { 0.000} {0.016} {16.270} { 0.070} { 0.049} {} {} {} 
    INST {U3821} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.090} { 0.069} {} {1} {(97.28,61.36) (96.96,61.49)} 
    NET {} {} {} {} {} {n3628} {} { 0.000} { 0.000} {0.012} {1.884} { 0.090} { 0.069} {} {} {} 
    INST {U3822} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.096} { 0.074} {} {1} {(96.08,61.36) (95.91,61.73)} 
    NET {} {} {} {} {} {n1029} {} { 0.000} { 0.000} {0.004} {1.701} { 0.096} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1083
PATH 1084
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]13} {CK}
  ENDPT {weight_reg_reg[3]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.050} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.006} { 0.000} {0.010} {76.857} { 0.077} { 0.056} {} {} {} 
    INST {U4211} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.007} {} { 0.088} { 0.066} {} {1} {(29.27,90.41) (28.94,90.27)} 
    NET {} {} {} {} {} {n3845} {} { 0.000} { 0.000} {0.007} {1.733} { 0.088} { 0.066} {} {} {} 
    INST {U4212} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.095} { 0.073} {} {1} {(28.25,90.41) (28.08,90.03)} 
    NET {} {} {} {} {} {n636} {} { 0.000} { 0.000} {0.004} {1.459} { 0.095} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.021} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1084
PATH 1085
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]9} {CK}
  ENDPT {x_reg_out_reg[2]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.048} {} {11} {(94.06,92.26) (90.58,92.50)} 
    NET {} {} {} {} {} {x_out[1><1><2]} {} { 0.001} { 0.000} {0.017} {17.016} { 0.071} { 0.049} {} {} {} 
    INST {U3797} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.091} { 0.069} {} {1} {(68.98,83.75) (68.65,83.89)} 
    NET {} {} {} {} {} {n3616} {} { 0.000} { 0.000} {0.012} {1.891} { 0.091} { 0.069} {} {} {} 
    INST {U3798} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.096} { 0.074} {} {1} {(67.58,83.75) (67.41,84.13)} 
    NET {} {} {} {} {} {n957} {} { 0.000} { 0.000} {0.004} {1.313} { 0.096} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1085
PATH 1086
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]} {CK}
  ENDPT {x_reg_out_reg[5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[5]} {R} {} {} {x_vector_flat[5]} {} {} {} {0.002} {6.699} { 0.071} { 0.049} {} {1} {(36.01,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[5]} {} { 0.001} { 0.000} {0.002} {6.699} { 0.072} { 0.050} {} {} {} 
    INST {U4828} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.007} {} { 0.095} { 0.074} {} {1} {(68.53,122.95) (68.17,123.29)} 
    NET {} {} {} {} {} {n1170} {} { 0.000} { 0.000} {0.007} {2.436} { 0.095} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1086
PATH 1087
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]9} {CK}
  ENDPT {x_reg_out_reg[3]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.015} {} { 0.068} { 0.046} {} {11} {(64.61,84.70) (61.13,84.47)} 
    NET {} {} {} {} {} {x_out[2><1><3]} {} { 0.000} { 0.000} {0.015} {15.019} { 0.068} { 0.046} {} {} {} 
    INST {U3819} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.012} {} { 0.091} { 0.069} {} {1} {(66.18,84.81) (66.37,84.67)} 
    NET {} {} {} {} {} {n3627} {} { 0.000} { 0.000} {0.012} {1.910} { 0.091} { 0.069} {} {} {} 
    INST {U3820} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.096} { 0.074} {} {1} {(65.30,84.81) (65.13,84.43)} 
    NET {} {} {} {} {} {n956} {} { 0.000} { 0.000} {0.004} {1.278} { 0.096} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1087
PATH 1088
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]} {CK}
  ENDPT {x_reg_out_reg[6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[6]} {R} {} {} {x_vector_flat[6]} {} {} {} {0.002} {7.482} { 0.071} { 0.049} {} {1} {(39.23,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[6]} {} { 0.001} { 0.000} {0.002} {7.482} { 0.072} { 0.050} {} {} {} 
    INST {U4829} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.007} {} { 0.096} { 0.074} {} {1} {(75.49,121.20) (75.85,120.87)} 
    NET {} {} {} {} {} {n1169} {} { 0.000} { 0.000} {0.007} {2.476} { 0.096} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1088
PATH 1089
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]11} {CK}
  ENDPT {weight_reg_reg[5]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.049} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.007} { 0.000} {0.009} {78.389} { 0.078} { 0.056} {} {} {} 
    INST {U4223} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.088} { 0.066} {} {1} {(56.80,40.01) (57.13,39.87)} 
    NET {} {} {} {} {} {n3859} {} { 0.000} { 0.000} {0.006} {1.738} { 0.088} { 0.066} {} {} {} 
    INST {U4224} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.095} { 0.073} {} {1} {(57.82,40.01) (57.99,39.63)} 
    NET {} {} {} {} {} {n666} {} { 0.000} { 0.000} {0.004} {1.444} { 0.095} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1089
PATH 1090
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]9} {CK}
  ENDPT {weight_reg_reg[3]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.049} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.007} { 0.000} {0.011} {76.857} { 0.078} { 0.056} {} {} {} 
    INST {U4213} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.007} {} { 0.088} { 0.066} {} {1} {(53.58,90.41) (53.90,90.27)} 
    NET {} {} {} {} {} {n3846} {} { 0.000} { 0.000} {0.007} {1.717} { 0.088} { 0.066} {} {} {} 
    INST {U4214} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.095} { 0.073} {} {1} {(54.40,90.41) (54.57,90.03)} 
    NET {} {} {} {} {} {n684} {} { 0.000} { 0.000} {0.004} {1.384} { 0.095} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1090
PATH 1091
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]14} {CK}
  ENDPT {weight_reg_reg[0]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {76.674} { 0.071} { 0.049} {} {16} {(0.00,10.01) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.006} { 0.000} {0.014} {76.674} { 0.077} { 0.055} {} {} {} 
    INST {U4264} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.088} { 0.066} {} {1} {(35.34,61.36) (35.02,61.49)} 
    NET {} {} {} {} {} {n3881} {} { 0.000} { 0.000} {0.007} {1.762} { 0.088} { 0.066} {} {} {} 
    INST {U4265} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.095} { 0.073} {} {1} {(35.97,61.36) (36.14,61.73)} 
    NET {} {} {} {} {} {n631} {} { 0.000} { 0.000} {0.004} {1.562} { 0.095} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.022} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1091
PATH 1092
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]} {CK}
  ENDPT {x_reg_out_reg[7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[7]} {R} {} {} {x_vector_flat[7]} {} {} {} {0.002} {6.326} { 0.071} { 0.048} {} {1} {(42.47,133.56) } 
    NET {} {} {} {} {} {x_vector_flat[7]} {} { 0.000} { 0.000} {0.002} {6.326} { 0.071} { 0.049} {} {} {} 
    INST {U4830} {B} {R} {Z} {R} {} {MUX2_X1} { 0.025} { 0.000} {0.007} {} { 0.096} { 0.074} {} {1} {(70.93,122.95) (71.29,123.29)} 
    NET {} {} {} {} {} {n1168} {} { 0.000} { 0.000} {0.007} {3.156} { 0.097} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1092
PATH 1093
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]9} {CK}
  ENDPT {x_reg_out_reg[6]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.048} {} {11} {(88.56,100.66) (85.07,100.89)} 
    NET {} {} {} {} {} {x_out[1><1><6]} {} { 0.001} { 0.000} {0.018} {17.386} { 0.071} { 0.049} {} {} {} 
    INST {U3841} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.092} { 0.069} {} {1} {(63.84,89.36) (63.52,89.49)} 
    NET {} {} {} {} {} {n3638} {} { 0.000} { 0.000} {0.012} {1.893} { 0.092} { 0.069} {} {} {} 
    INST {U3842} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.097} { 0.074} {} {1} {(64.47,89.36) (64.64,89.73)} 
    NET {} {} {} {} {} {n953} {} { 0.000} { 0.000} {0.004} {1.425} { 0.097} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1093
PATH 1094
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]8} {CK}
  ENDPT {weight_reg_reg[7]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.048} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.007} { 0.000} {0.010} {79.529} { 0.078} { 0.056} {} {} {} 
    INST {U4266} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.089} { 0.066} {} {1} {(40.09,115.61) (40.41,115.47)} 
    NET {} {} {} {} {} {n3882} {} { 0.000} { 0.000} {0.007} {1.913} { 0.089} { 0.066} {} {} {} 
    INST {U4267} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.096} { 0.073} {} {1} {(39.84,117.36) (39.67,117.73)} 
    NET {} {} {} {} {} {n688} {} { 0.000} { 0.000} {0.004} {1.281} { 0.096} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1094
PATH 1095
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]12} {CK}
  ENDPT {weight_reg_reg[5]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.048} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.007} { 0.000} {0.010} {78.389} { 0.078} { 0.056} {} {} {} 
    INST {U4280} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.007} {} { 0.089} { 0.066} {} {1} {(28.89,117.36) (28.56,117.49)} 
    NET {} {} {} {} {} {n3889} {} { 0.000} { 0.000} {0.007} {1.731} { 0.089} { 0.066} {} {} {} 
    INST {U4281} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.096} { 0.073} {} {1} {(28.44,118.41) (28.27,118.03)} 
    NET {} {} {} {} {} {n642} {} { 0.000} { 0.000} {0.004} {1.717} { 0.096} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1095
PATH 1096
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]10} {CK}
  ENDPT {weight_reg_reg[1]10} {D} {DFFR_X2} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]10} {CK} {DFFR_X2} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]10} {CK} {R} {Q} {F} {} {DFFR_X2} { 0.070} { 0.000} {0.011} {} { 0.070} { 0.047} {} {25} {(68.02,62.30) (64.35,62.07)} 
    NET {} {} {} {} {} {n10weight_reg[1]} {} { 0.000} { 0.000} {0.011} {21.165} { 0.070} { 0.047} {} {} {} 
    INST {U4268} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.013} {} { 0.092} { 0.069} {} {1} {(64.47,61.36) (64.66,61.49)} 
    NET {} {} {} {} {} {n3883} {} { 0.000} { 0.000} {0.013} {1.972} { 0.092} { 0.069} {} {} {} 
    INST {U4269} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.097} { 0.074} {} {1} {(65.80,61.36) (65.97,61.73)} 
    NET {} {} {} {} {} {n678} {} { 0.000} { 0.000} {0.005} {1.438} { 0.097} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1096
PATH 1097
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]12} {CK}
  ENDPT {weight_reg_reg[0]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.016} {} { 0.068} { 0.046} {} {12} {(37.26,103.46) (33.77,103.70)} 
    NET {} {} {} {} {} {n12weight_reg[0]} {} { 0.000} { 0.000} {0.016} {16.196} { 0.069} { 0.046} {} {} {} 
    INST {U4260} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.012} {} { 0.092} { 0.069} {} {1} {(34.26,104.41) (34.45,104.27)} 
    NET {} {} {} {} {} {n3879} {} { 0.000} { 0.000} {0.012} {1.970} { 0.092} { 0.069} {} {} {} 
    INST {U4261} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.097} { 0.074} {} {1} {(36.16,104.41) (36.33,104.03)} 
    NET {} {} {} {} {} {n647} {} { 0.000} { 0.000} {0.004} {1.298} { 0.097} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1097
PATH 1098
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]10} {CK}
  ENDPT {weight_reg_reg[5]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.048} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.008} { 0.000} {0.010} {78.389} { 0.079} { 0.056} {} {} {} 
    INST {U4286} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.089} { 0.066} {} {1} {(57.38,62.41) (57.06,62.27)} 
    NET {} {} {} {} {} {n3892} {} { 0.000} { 0.000} {0.006} {1.741} { 0.089} { 0.066} {} {} {} 
    INST {U4287} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.096} { 0.073} {} {1} {(56.37,62.41) (56.20,62.03)} 
    NET {} {} {} {} {} {n674} {} { 0.000} { 0.000} {0.004} {1.669} { 0.096} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1098
PATH 1099
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]13} {CK}
  ENDPT {weight_reg_reg[0]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.045} {} {12} {(36.69,86.66) (33.20,86.89)} 
    NET {} {} {} {} {} {n13weight_reg[0]} {} { 0.000} { 0.000} {0.016} {16.389} { 0.069} { 0.046} {} {} {} 
    INST {U4191} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.012} {} { 0.092} { 0.069} {} {1} {(34.07,87.61) (34.26,87.47)} 
    NET {} {} {} {} {} {n3835} {} { 0.000} { 0.000} {0.012} {1.855} { 0.092} { 0.069} {} {} {} 
    INST {U4192} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.098} { 0.074} {} {1} {(33.57,87.61) (33.40,87.23)} 
    NET {} {} {} {} {} {n639} {} { 0.000} { 0.000} {0.004} {1.619} { 0.098} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.023} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1099
PATH 1100
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]9} {CK}
  ENDPT {weight_reg_reg[0]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.045} {} {12} {(63.09,86.66) (59.61,86.89)} 
    NET {} {} {} {} {} {n9weight_reg[0]} {} { 0.000} { 0.000} {0.016} {16.507} { 0.069} { 0.045} {} {} {} 
    INST {U4187} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.093} { 0.069} {} {1} {(59.91,89.36) (60.10,89.49)} 
    NET {} {} {} {} {} {n3833} {} { 0.000} { 0.000} {0.013} {2.026} { 0.093} { 0.069} {} {} {} 
    INST {U4188} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.098} { 0.074} {} {1} {(60.17,87.61) (60.00,87.23)} 
    NET {} {} {} {} {} {n687} {} { 0.000} { 0.000} {0.005} {1.602} { 0.098} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1100
PATH 1101
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]4} {CK}
  ENDPT {weight_reg_reg[0]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.045} {} {12} {(85.70,109.90) (82.22,109.67)} 
    NET {} {} {} {} {} {n4weight_reg[0]} {} { 0.000} { 0.000} {0.016} {16.619} { 0.069} { 0.045} {} {} {} 
    INST {U4075} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.093} { 0.069} {} {1} {(82.14,108.95) (82.33,109.09)} 
    NET {} {} {} {} {} {n3773} {} { 0.000} { 0.000} {0.013} {1.893} { 0.093} { 0.069} {} {} {} 
    INST {U4076} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.098} { 0.074} {} {1} {(83.28,108.95) (83.45,109.33)} 
    NET {} {} {} {} {} {n743} {} { 0.000} { 0.000} {0.005} {1.504} { 0.098} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1101
PATH 1102
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]10} {CK}
  ENDPT {weight_reg_reg[0]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.045} {} {12} {(68.22,58.66) (64.74,58.90)} 
    NET {} {} {} {} {} {n10weight_reg[0]} {} { 0.000} { 0.000} {0.016} {16.882} { 0.069} { 0.045} {} {} {} 
    INST {U4258} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.093} { 0.069} {} {1} {(64.66,59.61) (64.85,59.47)} 
    NET {} {} {} {} {} {n3878} {} { 0.000} { 0.000} {0.013} {1.901} { 0.093} { 0.069} {} {} {} 
    INST {U4259} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.098} { 0.074} {} {1} {(65.80,59.61) (65.97,59.23)} 
    NET {} {} {} {} {} {n679} {} { 0.000} { 0.000} {0.005} {1.502} { 0.098} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1102
PATH 1103
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]11} {CK}
  ENDPT {weight_reg_reg[7]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.047} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.009} { 0.000} {0.011} {79.529} { 0.080} { 0.056} {} {} {} 
    INST {U4201} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.090} { 0.066} {} {1} {(55.48,40.01) (55.80,39.87)} 
    NET {} {} {} {} {} {n3840} {} { 0.000} { 0.000} {0.007} {1.816} { 0.090} { 0.066} {} {} {} 
    INST {U4202} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.097} { 0.073} {} {1} {(55.23,38.95) (55.06,39.33)} 
    NET {} {} {} {} {} {n664} {} { 0.000} { 0.000} {0.004} {1.387} { 0.097} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1103
PATH 1104
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]11} {CK}
  ENDPT {weight_reg_reg[0]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.045} {} {12} {(66.70,34.30) (63.22,34.06)} 
    NET {} {} {} {} {} {n11weight_reg[0]} {} { 0.001} { 0.000} {0.016} {16.939} { 0.070} { 0.045} {} {} {} 
    INST {U4189} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.013} {} { 0.093} { 0.069} {} {1} {(65.23,37.20) (65.42,37.07)} 
    NET {} {} {} {} {} {n3834} {} { 0.000} { 0.000} {0.013} {1.863} { 0.093} { 0.069} {} {} {} 
    INST {U4190} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.098} { 0.074} {} {1} {(65.49,36.16) (65.32,36.53)} 
    NET {} {} {} {} {} {n671} {} { 0.000} { 0.000} {0.005} {1.551} { 0.098} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1104
PATH 1105
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]12} {CK}
  ENDPT {weight_reg_reg[3]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.047} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.008} { 0.000} {0.013} {76.857} { 0.079} { 0.055} {} {} {} 
    INST {U4294} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.091} { 0.066} {} {1} {(30.98,117.36) (30.65,117.49)} 
    NET {} {} {} {} {} {n3902} {} { 0.000} { 0.000} {0.007} {1.821} { 0.091} { 0.066} {} {} {} 
    INST {U4295} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.097} { 0.073} {} {1} {(31.60,117.36) (31.77,117.73)} 
    NET {} {} {} {} {} {n644} {} { 0.000} { 0.000} {0.004} {1.263} { 0.097} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1105
PATH 1106
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]1} {CK}
  ENDPT {weight_reg_reg[0]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.017} {} { 0.069} { 0.045} {} {12} {(94.42,90.30) (97.90,90.06)} 
    NET {} {} {} {} {} {n1weight_reg[0]} {} { 0.000} { 0.000} {0.017} {17.353} { 0.070} { 0.045} {} {} {} 
    INST {U4124} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.093} { 0.069} {} {1} {(97.72,89.36) (97.91,89.49)} 
    NET {} {} {} {} {} {n3800} {} { 0.000} { 0.000} {0.013} {1.892} { 0.093} { 0.069} {} {} {} 
    INST {U4125} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.099} { 0.074} {} {1} {(97.03,89.36) (96.86,89.73)} 
    NET {} {} {} {} {} {n783} {} { 0.000} { 0.000} {0.005} {1.518} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1106
PATH 1107
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]3} {CK}
  ENDPT {weight_reg_reg[5]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.047} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.010} { 0.000} {0.010} {78.389} { 0.081} { 0.056} {} {} {} 
    INST {U4053} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.091} { 0.067} {} {1} {(102.22,42.80) (102.54,42.67)} 
    NET {} {} {} {} {} {n3759} {} { 0.000} { 0.000} {0.006} {1.750} { 0.091} { 0.067} {} {} {} 
    INST {U4054} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(103.42,42.80) (103.59,42.43)} 
    NET {} {} {} {} {} {n762} {} { 0.000} { 0.000} {0.004} {1.321} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1107
PATH 1108
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]3} {CK}
  ENDPT {weight_reg_reg[0]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.045} {} {12} {(103.53,36.26) (107.02,36.49)} 
    NET {} {} {} {} {} {n3weight_reg[0]} {} { 0.000} { 0.000} {0.017} {17.669} { 0.070} { 0.046} {} {} {} 
    INST {U4037} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.094} { 0.069} {} {1} {(102.35,36.16) (102.16,36.29)} 
    NET {} {} {} {} {} {n3749} {} { 0.000} { 0.000} {0.013} {1.877} { 0.094} { 0.069} {} {} {} 
    INST {U4038} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.099} { 0.074} {} {1} {(103.04,36.16) (103.21,36.53)} 
    NET {} {} {} {} {} {n767} {} { 0.000} { 0.000} {0.004} {1.268} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1108
PATH 1109
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]6} {CK}
  ENDPT {weight_reg_reg[5]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.047} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.009} { 0.000} {0.010} {78.389} { 0.080} { 0.056} {} {} {} 
    INST {U4109} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.091} { 0.066} {} {1} {(86.25,61.36) (86.58,61.49)} 
    NET {} {} {} {} {} {n3791} {} { 0.000} { 0.000} {0.006} {1.750} { 0.091} { 0.066} {} {} {} 
    INST {U4110} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(86.58,62.41) (86.41,62.03)} 
    NET {} {} {} {} {} {n722} {} { 0.000} { 0.000} {0.004} {1.711} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.024} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1109
PATH 1110
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]7} {CK}
  ENDPT {weight_reg_reg[5]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.046} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.010} { 0.000} {0.010} {78.389} { 0.081} { 0.056} {} {} {} 
    INST {U4051} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.091} { 0.066} {} {1} {(87.41,41.76) (87.08,41.89)} 
    NET {} {} {} {} {} {n3758} {} { 0.000} { 0.000} {0.006} {1.757} { 0.091} { 0.066} {} {} {} 
    INST {U4052} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(87.84,41.76) (88.01,42.13)} 
    NET {} {} {} {} {} {n714} {} { 0.000} { 0.000} {0.004} {1.512} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1110
PATH 1111
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]} {CK}
  ENDPT {weight_reg_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.045} {} {12} {(85.86,106.26) (89.35,106.50)} 
    NET {} {} {} {} {} {weight_reg[0]} {} { 0.000} { 0.000} {0.017} {17.621} { 0.070} { 0.045} {} {} {} 
    INST {U4142} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.094} { 0.069} {} {1} {(87.15,107.20) (86.96,107.07)} 
    NET {} {} {} {} {} {n3811} {} { 0.000} { 0.000} {0.013} {1.884} { 0.094} { 0.069} {} {} {} 
    INST {U4143} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.099} { 0.074} {} {1} {(86.01,107.20) (85.84,106.83)} 
    NET {} {} {} {} {} {n791} {} { 0.000} { 0.000} {0.004} {1.306} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1111
PATH 1112
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]13} {CK}
  ENDPT {weight_reg_reg[1]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.046} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.008} { 0.000} {0.015} {77.852} { 0.079} { 0.054} {} {} {} 
    INST {U4195} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.008} {} { 0.090} { 0.066} {} {1} {(33.44,90.41) (33.76,90.27)} 
    NET {} {} {} {} {} {n3837} {} { 0.000} { 0.000} {0.008} {1.947} { 0.090} { 0.066} {} {} {} 
    INST {U4196} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(34.83,90.41) (35.00,90.03)} 
    NET {} {} {} {} {} {n638} {} { 0.000} { 0.000} {0.004} {1.483} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1112
PATH 1113
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]8} {CK}
  ENDPT {weight_reg_reg[5]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.046} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.009} { 0.000} {0.011} {78.389} { 0.080} { 0.055} {} {} {} 
    INST {U4282} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.091} { 0.066} {} {1} {(45.04,117.36) (44.71,117.49)} 
    NET {} {} {} {} {} {n3890} {} { 0.000} { 0.000} {0.007} {1.730} { 0.091} { 0.066} {} {} {} 
    INST {U4283} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(44.78,118.41) (44.61,118.03)} 
    NET {} {} {} {} {} {n690} {} { 0.000} { 0.000} {0.004} {1.716} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1113
PATH 1114
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]4} {CK}
  ENDPT {weight_reg_reg[7]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.046} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.009} { 0.000} {0.011} {79.529} { 0.080} { 0.056} {} {} {} 
    INST {U4089} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.091} { 0.066} {} {1} {(63.45,115.61) (63.78,115.47)} 
    NET {} {} {} {} {} {n3779} {} { 0.000} { 0.000} {0.007} {1.743} { 0.091} { 0.066} {} {} {} 
    INST {U4090} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(63.02,115.61) (62.85,115.23)} 
    NET {} {} {} {} {} {n736} {} { 0.000} { 0.000} {0.004} {1.447} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1114
PATH 1115
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]8} {CK}
  ENDPT {weight_reg_reg[0]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.016} {} { 0.069} { 0.044} {} {12} {(54.33,107.10) (57.81,106.87)} 
    NET {} {} {} {} {} {n8weight_reg[0]} {} { 0.001} { 0.000} {0.016} {16.819} { 0.070} { 0.045} {} {} {} 
    INST {U4262} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.094} { 0.069} {} {1} {(50.79,107.20) (50.98,107.07)} 
    NET {} {} {} {} {} {n3880} {} { 0.000} { 0.000} {0.013} {2.116} { 0.094} { 0.069} {} {} {} 
    INST {U4263} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.099} { 0.074} {} {1} {(53.64,107.20) (53.81,106.83)} 
    NET {} {} {} {} {} {n695} {} { 0.000} { 0.000} {0.004} {1.295} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1115
PATH 1116
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]13} {CK}
  ENDPT {x_reg_out_reg[0]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.045} {} {16} {(38.97,76.30) (35.48,76.06)} 
    NET {} {} {} {} {} {x_out[3><1><0]} {} { 0.000} { 0.000} {0.017} {17.018} { 0.070} { 0.045} {} {} {} 
    INST {U3871} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.012} {} { 0.094} { 0.069} {} {1} {(36.92,78.16) (37.11,78.29)} 
    NET {} {} {} {} {} {n3653} {} { 0.000} { 0.000} {0.012} {1.889} { 0.094} { 0.069} {} {} {} 
    INST {U3872} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.099} { 0.074} {} {1} {(38.25,78.16) (38.42,78.53)} 
    NET {} {} {} {} {} {n863} {} { 0.000} { 0.000} {0.005} {1.427} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1116
PATH 1117
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]14} {CK}
  ENDPT {x_reg_out_reg[0]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.045} {} {16} {(40.68,50.26) (37.19,50.50)} 
    NET {} {} {} {} {} {x_out[3><2><0]} {} { 0.000} { 0.000} {0.017} {16.948} { 0.070} { 0.045} {} {} {} 
    INST {U3865} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.012} {} { 0.094} { 0.069} {} {1} {(40.22,51.20) (40.03,51.07)} 
    NET {} {} {} {} {} {n3650} {} { 0.000} { 0.000} {0.012} {1.858} { 0.094} { 0.069} {} {} {} 
    INST {U3866} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.099} { 0.074} {} {1} {(39.27,51.20) (39.10,50.83)} 
    NET {} {} {} {} {} {n839} {} { 0.000} { 0.000} {0.004} {1.394} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1117
PATH 1118
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]10} {CK}
  ENDPT {weight_reg_reg[7]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.046} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.009} { 0.000} {0.011} {79.529} { 0.080} { 0.055} {} {} {} 
    INST {U4274} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.091} { 0.066} {} {1} {(53.97,64.16) (53.64,64.29)} 
    NET {} {} {} {} {} {n3886} {} { 0.000} { 0.000} {0.007} {2.055} { 0.091} { 0.066} {} {} {} 
    INST {U4275} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.073} {} {1} {(50.67,64.16) (50.50,64.53)} 
    NET {} {} {} {} {} {n672} {} { 0.000} { 0.000} {0.004} {1.290} { 0.098} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1118
PATH 1119
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]5} {CK}
  ENDPT {weight_reg_reg[0]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.045} {} {12} {(90.81,89.46) (94.29,89.70)} 
    NET {} {} {} {} {} {n5weight_reg[0]} {} { 0.001} { 0.000} {0.017} {17.737} { 0.071} { 0.045} {} {} {} 
    INST {U4013} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.094} { 0.069} {} {1} {(89.17,89.36) (89.36,89.49)} 
    NET {} {} {} {} {} {n3739} {} { 0.000} { 0.000} {0.013} {1.892} { 0.094} { 0.069} {} {} {} 
    INST {U4014} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.099} { 0.074} {} {1} {(90.31,89.36) (90.48,89.73)} 
    NET {} {} {} {} {} {n735} {} { 0.000} { 0.000} {0.004} {1.305} { 0.099} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1119
PATH 1120
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]6} {CK}
  ENDPT {weight_reg_reg[0]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.017} {} { 0.069} { 0.044} {} {12} {(105.66,55.86) (102.17,56.09)} 
    NET {} {} {} {} {} {n6weight_reg[0]} {} { 0.000} { 0.000} {0.017} {17.132} { 0.069} { 0.044} {} {} {} 
    INST {U4091} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.013} {} { 0.094} { 0.069} {} {1} {(101.33,58.55) (101.52,58.69)} 
    NET {} {} {} {} {} {n3780} {} { 0.000} { 0.000} {0.013} {2.249} { 0.094} { 0.069} {} {} {} 
    INST {U4092} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.100} { 0.074} {} {1} {(101.71,55.76) (101.88,56.13)} 
    NET {} {} {} {} {} {n727} {} { 0.000} { 0.000} {0.005} {1.596} { 0.100} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1120
PATH 1121
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]12} {CK}
  ENDPT {weight_reg_reg[1]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.046} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.009} { 0.000} {0.016} {77.852} { 0.080} { 0.055} {} {} {} 
    INST {U4296} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.008} {} { 0.091} { 0.066} {} {1} {(31.36,115.61) (31.03,115.47)} 
    NET {} {} {} {} {} {n3905} {} { 0.000} { 0.000} {0.008} {1.755} { 0.091} { 0.066} {} {} {} 
    INST {U4297} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.099} { 0.073} {} {1} {(31.98,115.61) (32.15,115.23)} 
    NET {} {} {} {} {} {n646} {} { 0.000} { 0.000} {0.004} {1.288} { 0.099} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1121
PATH 1122
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]15} {CK}
  ENDPT {x_reg_out_reg[0]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.017} {} { 0.070} { 0.045} {} {16} {(38.59,30.66) (35.10,30.89)} 
    NET {} {} {} {} {} {x_out[3><3><0]} {} { 0.000} { 0.000} {0.017} {17.375} { 0.071} { 0.045} {} {} {} 
    INST {U3863} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.095} { 0.069} {} {1} {(39.96,30.55) (40.15,30.69)} 
    NET {} {} {} {} {} {n3649} {} { 0.000} { 0.000} {0.013} {1.942} { 0.095} { 0.069} {} {} {} 
    INST {U3864} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.100} { 0.074} {} {1} {(39.27,30.55) (39.10,30.93)} 
    NET {} {} {} {} {} {n815} {} { 0.000} { 0.000} {0.005} {1.325} { 0.100} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.025} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1122
PATH 1123
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]6} {CK}
  ENDPT {x_reg_out_reg[0]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.020} {} { 0.073} { 0.047} {} {17} {(101.06,81.90) (104.55,81.67)} 
    NET {} {} {} {} {} {x_out[0><2><0]} {} { 0.001} { 0.000} {0.020} {19.450} { 0.074} { 0.048} {} {} {} 
    INST {U3825} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.095} { 0.069} {} {1} {(103.37,58.55) (103.04,58.69)} 
    NET {} {} {} {} {} {n3630} {} { 0.000} { 0.000} {0.012} {1.898} { 0.095} { 0.069} {} {} {} 
    INST {U3826} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.100} { 0.074} {} {1} {(104.18,58.55) (104.35,58.93)} 
    NET {} {} {} {} {} {n1031} {} { 0.000} { 0.000} {0.005} {1.543} { 0.100} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1123
PATH 1124
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]8} {CK}
  ENDPT {weight_reg_reg[1]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.045} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.009} { 0.000} {0.016} {77.852} { 0.080} { 0.054} {} {} {} 
    INST {U4278} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.008} {} { 0.092} { 0.066} {} {1} {(51.30,115.61) (50.98,115.47)} 
    NET {} {} {} {} {} {n3888} {} { 0.000} { 0.000} {0.008} {1.950} { 0.092} { 0.066} {} {} {} 
    INST {U4279} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.099} { 0.073} {} {1} {(51.55,117.36) (51.72,117.73)} 
    NET {} {} {} {} {} {n694} {} { 0.000} { 0.000} {0.004} {1.397} { 0.099} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1124
PATH 1125
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]11} {CK}
  ENDPT {x_reg_out_reg[0]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.020} {} { 0.073} { 0.047} {} {17} {(103.38,27.86) (99.89,28.09)} 
    NET {} {} {} {} {} {x_out[1><3><0]} {} { 0.002} { 0.000} {0.020} {19.779} { 0.074} { 0.048} {} {} {} 
    INST {U3907} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.095} { 0.069} {} {1} {(75.25,27.75) (74.92,27.89)} 
    NET {} {} {} {} {} {n3672} {} { 0.000} { 0.000} {0.012} {1.878} { 0.095} { 0.069} {} {} {} 
    INST {U3908} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.100} { 0.074} {} {1} {(73.85,27.75) (73.68,28.13)} 
    NET {} {} {} {} {} {n911} {} { 0.000} { 0.000} {0.004} {1.266} { 0.100} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1125
PATH 1126
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]12} {CK}
  ENDPT {x_reg_out_reg[0]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.018} {} { 0.071} { 0.045} {} {16} {(35.73,107.10) (32.25,106.87)} 
    NET {} {} {} {} {} {x_out[3><0><0]} {} { 0.000} { 0.000} {0.018} {17.999} { 0.071} { 0.045} {} {} {} 
    INST {U3911} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.095} { 0.069} {} {1} {(37.11,107.20) (37.30,107.07)} 
    NET {} {} {} {} {} {n3674} {} { 0.000} { 0.000} {0.013} {1.891} { 0.095} { 0.069} {} {} {} 
    INST {U3912} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.100} { 0.074} {} {1} {(36.23,107.20) (36.06,106.83)} 
    NET {} {} {} {} {} {n887} {} { 0.000} { 0.000} {0.004} {1.256} { 0.100} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1126
PATH 1127
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]5} {CK}
  ENDPT {x_reg_out_reg[0]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.020} {} { 0.074} { 0.047} {} {17} {(94.80,95.90) (98.28,95.67)} 
    NET {} {} {} {} {} {x_out[0><1><0]} {} { 0.000} { 0.000} {0.020} {20.554} { 0.074} { 0.048} {} {} {} 
    INST {U3799} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.095} { 0.069} {} {1} {(96.14,86.56) (95.82,86.69)} 
    NET {} {} {} {} {} {n3617} {} { 0.000} { 0.000} {0.012} {1.920} { 0.095} { 0.069} {} {} {} 
    INST {U3800} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.101} { 0.074} {} {1} {(96.96,86.56) (97.13,86.93)} 
    NET {} {} {} {} {} {n1055} {} { 0.000} { 0.000} {0.005} {1.614} { 0.101} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1127
PATH 1128
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]4} {CK}
  ENDPT {weight_reg_reg[5]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.045} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.011} { 0.000} {0.012} {78.389} { 0.082} { 0.055} {} {} {} 
    INST {U4093} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.093} { 0.066} {} {1} {(66.31,115.61) (66.63,115.47)} 
    NET {} {} {} {} {} {n3781} {} { 0.000} { 0.000} {0.007} {1.882} { 0.093} { 0.066} {} {} {} 
    INST {U4094} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.073} {} {1} {(66.63,117.36) (66.46,117.73)} 
    NET {} {} {} {} {} {n738} {} { 0.000} { 0.000} {0.004} {1.278} { 0.100} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.026} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1128
PATH 1129
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]6} {CK}
  ENDPT {weight_reg_reg[7]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.044} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.011} { 0.000} {0.011} {79.529} { 0.082} { 0.055} {} {} {} 
    INST {U4099} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.093} { 0.066} {} {1} {(81.89,65.20) (81.57,65.07)} 
    NET {} {} {} {} {} {n3786} {} { 0.000} { 0.000} {0.007} {1.762} { 0.093} { 0.066} {} {} {} 
    INST {U4100} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.073} {} {1} {(80.69,65.20) (80.52,64.83)} 
    NET {} {} {} {} {} {n720} {} { 0.000} { 0.000} {0.004} {1.621} { 0.100} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1129
PATH 1130
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]} {CK}
  ENDPT {weight_reg_reg[7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.044} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.011} { 0.000} {0.011} {79.529} { 0.082} { 0.055} {} {} {} 
    INST {U4144} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.093} { 0.066} {} {1} {(87.02,112.81) (87.34,112.67)} 
    NET {} {} {} {} {} {n3812} {} { 0.000} { 0.000} {0.007} {1.783} { 0.093} { 0.066} {} {} {} 
    INST {U4145} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.073} {} {1} {(86.39,112.81) (86.22,112.43)} 
    NET {} {} {} {} {} {n784} {} { 0.000} { 0.000} {0.004} {1.496} { 0.100} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1130
PATH 1131
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]3} {CK}
  ENDPT {weight_reg_reg[7]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.044} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.012} { 0.000} {0.011} {79.529} { 0.083} { 0.055} {} {} {} 
    INST {U4045} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.093} { 0.066} {} {1} {(102.98,45.61) (102.66,45.47)} 
    NET {} {} {} {} {} {n3755} {} { 0.000} { 0.000} {0.007} {1.783} { 0.093} { 0.066} {} {} {} 
    INST {U4046} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.073} {} {1} {(103.80,45.61) (103.97,45.23)} 
    NET {} {} {} {} {} {n760} {} { 0.000} { 0.000} {0.004} {1.592} { 0.100} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1131
PATH 1132
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]5} {CK}
  ENDPT {weight_reg_reg[7]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.044} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.012} { 0.000} {0.011} {79.529} { 0.083} { 0.056} {} {} {} 
    INST {U4033} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.093} { 0.066} {} {1} {(79.61,93.20) (79.29,93.07)} 
    NET {} {} {} {} {} {n3747} {} { 0.000} { 0.000} {0.007} {1.755} { 0.093} { 0.066} {} {} {} 
    INST {U4034} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.073} {} {1} {(80.05,93.20) (80.22,92.83)} 
    NET {} {} {} {} {} {n728} {} { 0.000} { 0.000} {0.004} {1.402} { 0.100} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1132
PATH 1133
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]1} {CK}
  ENDPT {weight_reg_reg[7]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.044} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.012} { 0.000} {0.011} {79.529} { 0.083} { 0.056} {} {} {} 
    INST {U4126} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.094} { 0.066} {} {1} {(99.94,92.16) (100.26,92.29)} 
    NET {} {} {} {} {} {n3801} {} { 0.000} { 0.000} {0.007} {1.735} { 0.094} { 0.066} {} {} {} 
    INST {U4127} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.073} {} {1} {(100.95,92.16) (101.12,92.53)} 
    NET {} {} {} {} {} {n776} {} { 0.000} { 0.000} {0.004} {1.322} { 0.100} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1133
PATH 1134
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]7} {CK}
  ENDPT {weight_reg_reg[7]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.044} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.012} { 0.000} {0.011} {79.529} { 0.083} { 0.055} {} {} {} 
    INST {U4047} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.093} { 0.066} {} {1} {(85.50,41.76) (85.82,41.89)} 
    NET {} {} {} {} {} {n3756} {} { 0.000} { 0.000} {0.007} {1.815} { 0.093} { 0.066} {} {} {} 
    INST {U4048} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.101} { 0.073} {} {1} {(84.68,41.76) (84.51,42.13)} 
    NET {} {} {} {} {} {n712} {} { 0.000} { 0.000} {0.004} {1.630} { 0.101} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1134
PATH 1135
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]10} {CK}
  ENDPT {x_reg_out_reg[0]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.021} {} { 0.074} { 0.046} {} {17} {(105.66,56.70) (102.17,56.47)} 
    NET {} {} {} {} {} {x_out[1><2><0]} {} { 0.002} { 0.000} {0.021} {21.022} { 0.076} { 0.048} {} {} {} 
    INST {U3733} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.097} { 0.069} {} {1} {(72.97,54.01) (72.64,53.87)} 
    NET {} {} {} {} {} {n3586} {} { 0.000} { 0.000} {0.012} {1.874} { 0.097} { 0.069} {} {} {} 
    INST {U3734} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.102} { 0.074} {} {1} {(72.52,52.95) (72.35,53.33)} 
    NET {} {} {} {} {} {n935} {} { 0.000} { 0.000} {0.004} {1.254} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1135
PATH 1136
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]4} {CK}
  ENDPT {x_reg_out_reg[0]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.021} {} { 0.074} { 0.047} {} {17} {(82.06,117.46) (85.55,117.70)} 
    NET {} {} {} {} {} {x_out[0><0><0]} {} { 0.000} { 0.000} {0.021} {20.442} { 0.074} { 0.047} {} {} {} 
    INST {U3731} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.013} {} { 0.097} { 0.069} {} {1} {(84.75,108.95) (84.42,109.09)} 
    NET {} {} {} {} {} {n3585} {} { 0.000} { 0.000} {0.013} {2.220} { 0.097} { 0.069} {} {} {} 
    INST {U3732} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.102} { 0.074} {} {1} {(84.11,107.20) (83.94,106.83)} 
    NET {} {} {} {} {} {n1079} {} { 0.000} { 0.000} {0.005} {1.356} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1136
PATH 1137
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]3} {CK}
  ENDPT {weight_reg_reg[1]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} { 0.000} {0.019} {} { 0.072} { 0.045} {} {23} {(103.34,39.06) (106.83,39.30)} 
    NET {} {} {} {} {} {n3weight_reg[1]} {} { 0.000} { 0.000} {0.019} {19.075} { 0.072} { 0.045} {} {} {} 
    INST {U4059} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.013} {} { 0.097} { 0.069} {} {1} {(102.16,38.95) (101.97,39.09)} 
    NET {} {} {} {} {} {n3766} {} { 0.000} { 0.000} {0.013} {1.877} { 0.097} { 0.069} {} {} {} 
    INST {U4060} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.102} { 0.074} {} {1} {(102.85,38.95) (103.02,39.33)} 
    NET {} {} {} {} {} {n766} {} { 0.000} { 0.000} {0.004} {1.286} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1137
PATH 1138
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]9} {CK}
  ENDPT {x_reg_out_reg[0]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.021} {} { 0.074} { 0.046} {} {17} {(98.62,84.70) (95.14,84.47)} 
    NET {} {} {} {} {} {x_out[1><1><0]} {} { 0.002} { 0.000} {0.021} {20.741} { 0.075} { 0.048} {} {} {} 
    INST {U3839} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.097} { 0.069} {} {1} {(70.11,80.95) (69.79,81.09)} 
    NET {} {} {} {} {} {n3637} {} { 0.000} { 0.000} {0.012} {1.915} { 0.097} { 0.069} {} {} {} 
    INST {U3840} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.102} { 0.074} {} {1} {(68.53,80.95) (68.36,81.33)} 
    NET {} {} {} {} {} {n959} {} { 0.000} { 0.000} {0.005} {1.425} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.027} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1138
PATH 1139
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]7} {CK}
  ENDPT {x_reg_out_reg[0]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.020} {} { 0.074} { 0.046} {} {17} {(104.67,51.10) (108.16,50.87)} 
    NET {} {} {} {} {} {x_out[0><3><0]} {} { 0.002} { 0.000} {0.021} {20.749} { 0.075} { 0.048} {} {} {} 
    INST {U3793} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.013} {} { 0.097} { 0.069} {} {1} {(103.56,31.61) (103.23,31.47)} 
    NET {} {} {} {} {} {n3614} {} { 0.000} { 0.000} {0.013} {2.144} { 0.097} { 0.069} {} {} {} 
    INST {U3794} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.102} { 0.074} {} {1} {(103.30,28.80) (103.13,28.43)} 
    NET {} {} {} {} {} {n1007} {} { 0.000} { 0.000} {0.004} {1.245} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1139
PATH 1140
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]7} {CK}
  ENDPT {weight_reg_reg[0]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.018} {} { 0.071} { 0.043} {} {12} {(95.75,34.30) (99.23,34.06)} 
    NET {} {} {} {} {} {n7weight_reg[0]} {} { 0.001} { 0.000} {0.018} {18.277} { 0.072} { 0.044} {} {} {} 
    INST {U4039} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.013} {} { 0.096} { 0.069} {} {1} {(93.16,36.16) (93.35,36.29)} 
    NET {} {} {} {} {} {n3750} {} { 0.000} { 0.000} {0.013} {2.012} { 0.096} { 0.069} {} {} {} 
    INST {U4040} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.102} { 0.074} {} {1} {(95.06,36.16) (95.23,36.53)} 
    NET {} {} {} {} {} {n719} {} { 0.000} { 0.000} {0.005} {1.645} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1140
PATH 1141
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]8} {CK}
  ENDPT {weight_reg_reg[3]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.043} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.011} { 0.000} {0.015} {76.857} { 0.082} { 0.054} {} {} {} 
    INST {U4288} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.008} {} { 0.094} { 0.066} {} {1} {(49.77,117.36) (50.10,117.49)} 
    NET {} {} {} {} {} {n3895} {} { 0.000} { 0.000} {0.008} {1.764} { 0.094} { 0.066} {} {} {} 
    INST {U4289} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.101} { 0.073} {} {1} {(50.10,118.41) (49.93,118.03)} 
    NET {} {} {} {} {} {n692} {} { 0.000} { 0.000} {0.004} {1.553} { 0.101} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1141
PATH 1142
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]8} {CK}
  ENDPT {x_reg_out_reg[0]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.021} {} { 0.074} { 0.046} {} {17} {(85.14,106.26) (81.65,106.50)} 
    NET {} {} {} {} {} {x_out[1><0><0]} {} { 0.001} { 0.000} {0.021} {20.518} { 0.076} { 0.048} {} {} {} 
    INST {U3777} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.097} { 0.069} {} {1} {(60.43,110.00) (60.10,109.87)} 
    NET {} {} {} {} {} {n3606} {} { 0.000} { 0.000} {0.012} {1.888} { 0.097} { 0.069} {} {} {} 
    INST {U3778} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.102} { 0.074} {} {1} {(59.98,108.95) (59.81,109.33)} 
    NET {} {} {} {} {} {n983} {} { 0.000} { 0.000} {0.005} {1.635} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1142
PATH 1143
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]2} {CK}
  ENDPT {weight_reg_reg[7]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {79.529} { 0.071} { 0.043} {} {16} {(0.00,80.57) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.012} { 0.000} {0.011} {79.529} { 0.083} { 0.055} {} {} {} 
    INST {U4101} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.094} { 0.066} {} {1} {(102.22,78.16) (102.54,78.29)} 
    NET {} {} {} {} {} {n3787} {} { 0.000} { 0.000} {0.007} {1.824} { 0.094} { 0.066} {} {} {} 
    INST {U4102} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.101} { 0.073} {} {1} {(102.66,79.20) (102.83,78.83)} 
    NET {} {} {} {} {} {n768} {} { 0.000} { 0.000} {0.004} {1.648} { 0.101} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1143
PATH 1144
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]} {CK}
  ENDPT {weight_reg_reg[5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.043} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.012} { 0.000} {0.012} {78.389} { 0.083} { 0.055} {} {} {} 
    INST {U4146} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.094} { 0.066} {} {1} {(83.41,112.81) (83.73,112.67)} 
    NET {} {} {} {} {} {n3813} {} { 0.000} { 0.000} {0.007} {1.879} { 0.094} { 0.066} {} {} {} 
    INST {U4147} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.101} { 0.073} {} {1} {(83.66,114.56) (83.83,114.93)} 
    NET {} {} {} {} {} {n786} {} { 0.000} { 0.000} {0.004} {1.452} { 0.101} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1144
PATH 1145
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]5} {CK}
  ENDPT {weight_reg_reg[5]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.043} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} { 0.000} {0.012} {78.389} { 0.084} { 0.055} {} {} {} 
    INST {U4041} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.094} { 0.066} {} {1} {(81.70,90.41) (81.38,90.27)} 
    NET {} {} {} {} {} {n3751} {} { 0.000} { 0.000} {0.007} {1.801} { 0.094} { 0.066} {} {} {} 
    INST {U4042} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.101} { 0.073} {} {1} {(80.31,90.41) (80.14,90.03)} 
    NET {} {} {} {} {} {n730} {} { 0.000} { 0.000} {0.004} {1.358} { 0.101} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1145
PATH 1146
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]1} {CK}
  ENDPT {weight_reg_reg[1]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.019} {} { 0.073} { 0.044} {} {23} {(94.42,93.10) (97.90,92.86)} 
    NET {} {} {} {} {} {n1weight_reg[1]} {} { 0.000} { 0.000} {0.019} {19.908} { 0.073} { 0.044} {} {} {} 
    INST {U4128} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.013} {} { 0.098} { 0.069} {} {1} {(97.79,92.16) (97.60,92.29)} 
    NET {} {} {} {} {} {n3802} {} { 0.000} { 0.000} {0.013} {1.920} { 0.098} { 0.069} {} {} {} 
    INST {U4129} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.103} { 0.074} {} {1} {(96.46,92.16) (96.29,92.53)} 
    NET {} {} {} {} {} {n782} {} { 0.000} { 0.000} {0.005} {1.435} { 0.103} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1146
PATH 1147
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]9} {CK}
  ENDPT {weight_reg_reg[1]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.019} {} { 0.073} { 0.044} {} {25} {(61.58,93.10) (58.09,92.86)} 
    NET {} {} {} {} {} {n9weight_reg[1]} {} { 0.000} { 0.000} {0.019} {19.463} { 0.073} { 0.044} {} {} {} 
    INST {U4199} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.098} { 0.069} {} {1} {(59.91,92.16) (60.10,92.29)} 
    NET {} {} {} {} {} {n3839} {} { 0.000} { 0.000} {0.012} {1.883} { 0.098} { 0.069} {} {} {} 
    INST {U4200} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.103} { 0.074} {} {1} {(61.05,92.16) (61.22,92.53)} 
    NET {} {} {} {} {} {n686} {} { 0.000} { 0.000} {0.004} {1.286} { 0.103} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.028} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1147
PATH 1148
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]2} {CK}
  ENDPT {weight_reg_reg[5]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.042} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} { 0.000} {0.012} {78.389} { 0.084} { 0.056} {} {} {} 
    INST {U4107} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.095} { 0.066} {} {1} {(102.41,76.41) (102.73,76.27)} 
    NET {} {} {} {} {} {n3790} {} { 0.000} { 0.000} {0.007} {1.766} { 0.095} { 0.066} {} {} {} 
    INST {U4108} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.102} { 0.073} {} {1} {(103.61,76.41) (103.78,76.03)} 
    NET {} {} {} {} {} {n770} {} { 0.000} { 0.000} {0.004} {1.337} { 0.102} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1148
PATH 1149
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]7} {CK}
  ENDPT {weight_reg_reg[1]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.020} {} { 0.073} { 0.044} {} {23} {(91.56,37.10) (95.05,36.87)} 
    NET {} {} {} {} {} {n7weight_reg[1]} {} { 0.000} { 0.000} {0.020} {19.633} { 0.073} { 0.044} {} {} {} 
    INST {U4057} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.098} { 0.069} {} {1} {(92.78,38.95) (92.97,39.09)} 
    NET {} {} {} {} {} {n3763} {} { 0.000} { 0.000} {0.012} {1.897} { 0.098} { 0.069} {} {} {} 
    INST {U4058} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.103} { 0.074} {} {1} {(92.09,38.95) (91.92,39.33)} 
    NET {} {} {} {} {} {n718} {} { 0.000} { 0.000} {0.005} {1.462} { 0.103} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1149
PATH 1150
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]1} {CK}
  ENDPT {weight_reg_reg[5]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {78.389} { 0.071} { 0.042} {} {16} {(0.00,60.41) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} { 0.000} {0.012} {78.389} { 0.084} { 0.055} {} {} {} 
    INST {U4132} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.007} {} { 0.095} { 0.066} {} {1} {(103.17,90.41) (103.49,90.27)} 
    NET {} {} {} {} {} {n3806} {} { 0.000} { 0.000} {0.007} {1.744} { 0.095} { 0.066} {} {} {} 
    INST {U4133} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.102} { 0.073} {} {1} {(102.73,90.41) (102.56,90.03)} 
    NET {} {} {} {} {} {n778} {} { 0.000} { 0.000} {0.004} {1.580} { 0.102} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1150
PATH 1151
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]4} {CK}
  ENDPT {weight_reg_reg[1]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.019} {} { 0.073} { 0.044} {} {25} {(81.53,115.50) (78.04,115.27)} 
    NET {} {} {} {} {} {n4weight_reg[1]} {} { 0.000} { 0.000} {0.019} {20.539} { 0.074} { 0.045} {} {} {} 
    INST {U4097} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.098} { 0.069} {} {1} {(80.05,114.56) (80.24,114.69)} 
    NET {} {} {} {} {} {n3785} {} { 0.000} { 0.000} {0.012} {1.868} { 0.098} { 0.069} {} {} {} 
    INST {U4098} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.103} { 0.074} {} {1} {(81.00,114.56) (81.17,114.93)} 
    NET {} {} {} {} {} {n742} {} { 0.000} { 0.000} {0.004} {1.225} { 0.103} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1151
PATH 1152
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]} {CK}
  ENDPT {weight_reg_reg[1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.020} {} { 0.074} { 0.044} {} {25} {(83.78,111.86) (87.26,112.09)} 
    NET {} {} {} {} {} {weight_reg[1]} {} { 0.000} { 0.000} {0.020} {20.808} { 0.074} { 0.045} {} {} {} 
    INST {U4148} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.099} { 0.069} {} {1} {(85.25,112.81) (85.06,112.67)} 
    NET {} {} {} {} {} {n3814} {} { 0.000} { 0.000} {0.012} {1.848} { 0.099} { 0.069} {} {} {} 
    INST {U4149} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.104} { 0.074} {} {1} {(84.49,112.81) (84.32,112.43)} 
    NET {} {} {} {} {} {n790} {} { 0.000} { 0.000} {0.004} {1.253} { 0.104} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1152
PATH 1153
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]4} {CK}
  ENDPT {weight_reg_reg[3]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.020} {} { 0.073} { 0.044} {} {22} {(74.09,115.50) (77.57,115.27)} 
    NET {} {} {} {} {} {n4weight_reg[3]} {} { 0.000} { 0.000} {0.020} {20.554} { 0.074} { 0.044} {} {} {} 
    INST {U4095} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.099} { 0.069} {} {1} {(76.25,114.56) (76.44,114.69)} 
    NET {} {} {} {} {} {n3782} {} { 0.000} { 0.000} {0.012} {1.858} { 0.099} { 0.069} {} {} {} 
    INST {U4096} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.104} { 0.074} {} {1} {(75.75,114.56) (75.58,114.93)} 
    NET {} {} {} {} {} {n740} {} { 0.000} { 0.000} {0.004} {1.352} { 0.104} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.029} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1153
PATH 1154
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]11} {CK}
  ENDPT {weight_reg_reg[1]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.030} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.020} {} { 0.073} { 0.044} {} {13} {(68.03,39.06) (64.55,39.30)} 
    NET {} {} {} {} {} {n11weight_reg[1]} {} { 0.000} { 0.000} {0.020} {20.207} { 0.073} { 0.044} {} {} {} 
    INST {U4205} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.013} {} { 0.099} { 0.069} {} {1} {(65.23,40.01) (65.42,39.87)} 
    NET {} {} {} {} {} {n3842} {} { 0.000} { 0.000} {0.013} {2.130} { 0.099} { 0.069} {} {} {} 
    INST {U4206} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.104} { 0.074} {} {1} {(67.70,40.01) (67.87,39.63)} 
    NET {} {} {} {} {} {n670} {} { 0.000} { 0.000} {0.005} {1.266} { 0.104} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.030} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1154
PATH 1155
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]3} {CK}
  ENDPT {weight_reg_reg[3]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.030} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.020} {} { 0.074} { 0.044} {} {22} {(103.73,39.90) (107.21,39.66)} 
    NET {} {} {} {} {} {n3weight_reg[3]} {} { 0.000} { 0.000} {0.020} {21.274} { 0.074} { 0.044} {} {} {} 
    INST {U4055} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.099} { 0.069} {} {1} {(101.59,40.01) (101.40,39.87)} 
    NET {} {} {} {} {} {n3760} {} { 0.000} { 0.000} {0.012} {1.953} { 0.099} { 0.069} {} {} {} 
    INST {U4056} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.104} { 0.074} {} {1} {(102.85,40.01) (103.02,39.63)} 
    NET {} {} {} {} {} {n764} {} { 0.000} { 0.000} {0.004} {1.298} { 0.104} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.030} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1155
PATH 1156
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]} {CK}
  ENDPT {weight_reg_reg[3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.030} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.020} {} { 0.074} { 0.044} {} {22} {(86.62,109.90) (90.11,109.67)} 
    NET {} {} {} {} {} {weight_reg[3]} {} { 0.000} { 0.000} {0.020} {21.046} { 0.074} { 0.044} {} {} {} 
    INST {U4150} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.099} { 0.069} {} {1} {(88.67,112.81) (88.48,112.67)} 
    NET {} {} {} {} {} {n3817} {} { 0.000} { 0.000} {0.012} {1.872} { 0.099} { 0.069} {} {} {} 
    INST {U4151} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.105} { 0.074} {} {1} {(88.41,111.75) (88.58,112.13)} 
    NET {} {} {} {} {} {n788} {} { 0.000} { 0.000} {0.004} {1.628} { 0.105} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.030} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1156
PATH 1157
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]2} {CK}
  ENDPT {weight_reg_reg[3]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.031} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.031} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.021} {} { 0.074} { 0.043} {} {22} {(101.25,70.70) (104.74,70.47)} 
    NET {} {} {} {} {} {n2weight_reg[3]} {} { 0.000} { 0.000} {0.021} {21.213} { 0.074} { 0.043} {} {} {} 
    INST {U4113} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.100} { 0.069} {} {1} {(102.35,72.56) (102.16,72.69)} 
    NET {} {} {} {} {} {n3795} {} { 0.000} { 0.000} {0.012} {1.915} { 0.100} { 0.069} {} {} {} 
    INST {U4114} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.106} { 0.074} {} {1} {(103.23,72.56) (103.40,72.93)} 
    NET {} {} {} {} {} {n772} {} { 0.000} { 0.000} {0.005} {1.689} { 0.106} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.031} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1157
PATH 1158
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]5} {CK}
  ENDPT {weight_reg_reg[3]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.108}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.076} { 0.000} {0.022} {} { 0.076} { 0.042} {} {23} {(81.88,93.10) (85.36,92.86)} 
    NET {} {} {} {} {} {n5weight_reg[3]} {} { 0.000} { 0.000} {0.023} {22.885} { 0.076} { 0.042} {} {} {} 
    INST {U4043} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.012} {} { 0.102} { 0.068} {} {1} {(87.08,92.16) (87.27,92.29)} 
    NET {} {} {} {} {} {n3754} {} { 0.000} { 0.000} {0.012} {1.920} { 0.102} { 0.068} {} {} {} 
    INST {U4044} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.108} { 0.074} {} {1} {(86.20,92.16) (86.03,92.53)} 
    NET {} {} {} {} {} {n732} {} { 0.000} { 0.000} {0.005} {1.864} { 0.108} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1158
PATH 1159
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]7} {CK}
  ENDPT {weight_reg_reg[3]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.108}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.076} { 0.000} {0.023} {} { 0.076} { 0.043} {} {23} {(87.58,39.06) (91.06,39.30)} 
    NET {} {} {} {} {} {n7weight_reg[3]} {} { 0.000} { 0.000} {0.023} {23.598} { 0.077} { 0.043} {} {} {} 
    INST {U4049} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.012} {} { 0.103} { 0.069} {} {1} {(89.93,40.01) (90.12,39.87)} 
    NET {} {} {} {} {} {n3757} {} { 0.000} { 0.000} {0.012} {1.897} { 0.103} { 0.069} {} {} {} 
    INST {U4050} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.108} { 0.074} {} {1} {(89.24,40.01) (89.07,39.63)} 
    NET {} {} {} {} {} {n716} {} { 0.000} { 0.000} {0.004} {1.400} { 0.108} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1159
PATH 1160
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]2} {CK}
  ENDPT {weight_reg_reg[1]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[1]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[1]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.076} { 0.000} {0.022} {} { 0.076} { 0.041} {} {23} {(97.64,69.86) (101.13,70.09)} 
    NET {} {} {} {} {} {n2weight_reg[1]} {} { 0.000} { 0.000} {0.022} {22.404} { 0.076} { 0.042} {} {} {} 
    INST {U4103} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.027} { 0.000} {0.013} {} { 0.103} { 0.069} {} {1} {(101.97,69.75) (101.78,69.89)} 
    NET {} {} {} {} {} {n3788} {} { 0.000} { 0.000} {0.013} {2.278} { 0.103} { 0.069} {} {} {} 
    INST {U4104} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.109} { 0.074} {} {1} {(99.88,68.00) (99.71,67.63)} 
    NET {} {} {} {} {} {n774} {} { 0.000} { 0.000} {0.005} {1.695} { 0.109} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1160
PATH 1161
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]1} {CK}
  ENDPT {weight_reg_reg[3]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.077} { 0.000} {0.023} {} { 0.077} { 0.042} {} {22} {(98.41,86.66) (101.89,86.89)} 
    NET {} {} {} {} {} {n1weight_reg[3]} {} { 0.000} { 0.000} {0.023} {23.689} { 0.077} { 0.042} {} {} {} 
    INST {U4130} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.012} {} { 0.103} { 0.069} {} {1} {(101.78,84.81) (101.59,84.67)} 
    NET {} {} {} {} {} {n3803} {} { 0.000} { 0.000} {0.012} {1.892} { 0.103} { 0.069} {} {} {} 
    INST {U4131} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.109} { 0.074} {} {1} {(100.64,84.81) (100.47,84.43)} 
    NET {} {} {} {} {} {n780} {} { 0.000} { 0.000} {0.005} {1.761} { 0.109} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.034} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1161
PATH 1162
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]5} {CK}
  ENDPT {weight_reg_reg[1]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.035} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.019} { 0.000} {0.021} {77.852} { 0.090} { 0.054} {} {} {} 
    INST {U4035} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.007} {} { 0.102} { 0.066} {} {1} {(88.53,92.16) (88.86,92.29)} 
    NET {} {} {} {} {} {n3748} {} { 0.000} { 0.000} {0.007} {1.798} { 0.102} { 0.066} {} {} {} 
    INST {U4036} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.109} { 0.073} {} {1} {(89.93,92.16) (90.10,92.53)} 
    NET {} {} {} {} {} {n734} {} { 0.000} { 0.000} {0.004} {1.576} { 0.109} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.036} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1162
PATH 1163
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]6} {CK}
  ENDPT {weight_reg_reg[3]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.110}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {76.857} { 0.071} { 0.035} {} {16} {(0.00,40.25) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.020} { 0.000} {0.017} {76.857} { 0.091} { 0.054} {} {} {} 
    INST {U4111} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.008} {} { 0.102} { 0.066} {} {1} {(98.62,65.20) (98.29,65.07)} 
    NET {} {} {} {} {} {n3794} {} { 0.000} { 0.000} {0.008} {1.736} { 0.102} { 0.066} {} {} {} 
    INST {U4112} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.110} { 0.073} {} {1} {(99.05,65.20) (99.22,64.83)} 
    NET {} {} {} {} {} {n724} {} { 0.000} { 0.000} {0.004} {1.507} { 0.110} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.036} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1163
PATH 1164
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]6} {CK}
  ENDPT {weight_reg_reg[1]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.113}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {77.852} { 0.071} { 0.032} {} {16} {(0.00,20.09) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.022} { 0.000} {0.022} {77.852} { 0.093} { 0.054} {} {} {} 
    INST {U4105} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.007} {} { 0.105} { 0.066} {} {1} {(100.52,59.61) (100.19,59.47)} 
    NET {} {} {} {} {} {n3789} {} { 0.000} { 0.000} {0.007} {1.869} { 0.105} { 0.066} {} {} {} 
    INST {U4106} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.113} { 0.073} {} {1} {(100.38,58.55) (100.55,58.93)} 
    NET {} {} {} {} {} {n726} {} { 0.000} { 0.000} {0.004} {1.580} { 0.113} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} { 0.039} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} { 0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1164
PATH 1165
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[15]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.005} {} { 0.055} { 0.000} {} {2} {(105.66,11.90) (102.17,11.67)} 
    NET {} {} {} {} {} {result_flat[15]} {} { 0.000} { 0.000} {0.005} {2.859} { 0.055} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1165
PATH 1166
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[63]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} {-0.000} {} {2} {(14.08,16.66) (10.59,16.89)} 
    NET {} {} {} {} {} {result_flat[63]} {} { 0.000} { 0.000} {0.006} {3.284} { 0.055} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1166
PATH 1167
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[31]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.055} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.055} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} {-0.000} {} {2} {(73.73,17.50) (70.25,17.27)} 
    NET {} {} {} {} {} {result_flat[31]} {} { 0.000} { 0.000} {0.006} {3.456} { 0.055} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1167
PATH 1168
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[47]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.055} { 0.000} {0.006} {} { 0.055} {-0.000} {} {2} {(38.18,16.66) (41.66,16.89)} 
    NET {} {} {} {} {} {result_flat[47]} {} { 0.000} { 0.000} {0.006} {3.528} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1168
PATH 1169
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[55]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(21.84,11.06) (25.32,11.29)} 
    NET {} {} {} {} {} {result_flat[55]} {} { 0.000} { 0.000} {0.006} {3.674} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1169
PATH 1170
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[5]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(125.23,11.06) (121.74,11.29)} 
    NET {} {} {} {} {} {result_flat[5]} {} { 0.000} { 0.000} {0.006} {3.846} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1170
PATH 1171
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[26]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(76.56,11.06) (80.04,11.29)} 
    NET {} {} {} {} {} {result_flat[26]} {} { 0.000} { 0.000} {0.006} {3.802} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1171
PATH 1172
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[54]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(29.28,11.06) (25.79,11.29)} 
    NET {} {} {} {} {} {result_flat[54]} {} { 0.000} { 0.000} {0.006} {3.827} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1172
PATH 1173
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[60]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(17.68,11.06) (14.20,11.29)} 
    NET {} {} {} {} {} {result_flat[60]} {} { 0.000} { 0.000} {0.006} {3.862} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1173
PATH 1174
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[61]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(10.44,11.06) (13.92,11.29)} 
    NET {} {} {} {} {} {result_flat[61]} {} { 0.000} { 0.000} {0.006} {3.820} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1174
PATH 1175
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[6]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(121.05,11.06) (117.56,11.29)} 
    NET {} {} {} {} {} {result_flat[6]} {} { 0.000} { 0.000} {0.006} {3.909} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1175
PATH 1176
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[57]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(18.04,11.06) (21.52,11.29)} 
    NET {} {} {} {} {} {result_flat[57]} {} { 0.000} { 0.000} {0.006} {3.879} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1176
PATH 1177
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[18]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(99.20,11.90) (95.71,11.67)} 
    NET {} {} {} {} {} {result_flat[18]} {} { 0.000} { 0.000} {0.006} {4.005} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1177
PATH 1178
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[20]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(94.64,11.90) (91.15,11.67)} 
    NET {} {} {} {} {} {result_flat[20]} {} { 0.000} { 0.000} {0.006} {3.986} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1178
PATH 1179
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[23]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(88.17,11.06) (84.69,11.29)} 
    NET {} {} {} {} {} {result_flat[23]} {} { 0.000} { 0.000} {0.006} {4.021} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1179
PATH 1180
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[24]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(85.89,11.90) (82.41,11.67)} 
    NET {} {} {} {} {} {result_flat[24]} {} { 0.000} { 0.000} {0.006} {4.032} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1180
PATH 1181
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[39]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(57.77,11.90) (54.29,11.67)} 
    NET {} {} {} {} {} {result_flat[39]} {} { 0.000} { 0.000} {0.006} {3.985} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1181
PATH 1182
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[41]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(53.59,11.90) (50.11,11.67)} 
    NET {} {} {} {} {} {result_flat[41]} {} { 0.000} { 0.000} {0.006} {4.014} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1182
PATH 1183
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[43]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(49.41,11.90) (45.93,11.67)} 
    NET {} {} {} {} {} {result_flat[43]} {} { 0.000} { 0.000} {0.006} {4.038} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1183
PATH 1184
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[51]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(37.06,11.06) (33.58,11.29)} 
    NET {} {} {} {} {} {result_flat[51]} {} { 0.000} { 0.000} {0.006} {4.000} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1184
PATH 1185
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[53]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(32.31,11.90) (28.83,11.67)} 
    NET {} {} {} {} {} {result_flat[53]} {} { 0.000} { 0.000} {0.006} {3.980} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1185
PATH 1186
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[0]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(126.14,13.86) (129.63,14.10)} 
    NET {} {} {} {} {} {result_flat[0]} {} { 0.000} { 0.000} {0.006} {4.063} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1186
PATH 1187
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[7]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(118.39,11.90) (114.90,11.67)} 
    NET {} {} {} {} {} {result_flat[7]} {} { 0.000} { 0.000} {0.007} {4.120} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1187
PATH 1188
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[8]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(116.87,11.06) (113.38,11.29)} 
    NET {} {} {} {} {} {result_flat[8]} {} { 0.000} { 0.000} {0.006} {4.049} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1188
PATH 1189
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[17]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(100.53,11.06) (97.04,11.29)} 
    NET {} {} {} {} {} {result_flat[17]} {} { 0.000} { 0.000} {0.006} {4.102} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1189
PATH 1190
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[19]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(96.34,11.06) (92.86,11.29)} 
    NET {} {} {} {} {} {result_flat[19]} {} { 0.000} { 0.000} {0.006} {4.050} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1190
PATH 1191
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[21]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(88.91,11.06) (92.39,11.29)} 
    NET {} {} {} {} {} {result_flat[21]} {} { 0.000} { 0.000} {0.006} {4.074} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1191
PATH 1192
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[22]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(86.81,11.90) (90.30,11.67)} 
    NET {} {} {} {} {} {result_flat[22]} {} { 0.000} { 0.000} {0.006} {4.056} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1192
PATH 1193
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[25]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(84.00,11.06) (80.51,11.29)} 
    NET {} {} {} {} {} {result_flat[25]} {} { 0.000} { 0.000} {0.006} {4.052} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1193
PATH 1194
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[32]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(73.55,11.90) (70.06,11.67)} 
    NET {} {} {} {} {} {result_flat[32]} {} { 0.000} { 0.000} {0.006} {4.080} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1194
PATH 1195
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[40]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(55.12,11.06) (51.63,11.29)} 
    NET {} {} {} {} {} {result_flat[40]} {} { 0.000} { 0.000} {0.006} {4.074} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1195
PATH 1196
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[42]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(50.94,11.06) (47.45,11.29)} 
    NET {} {} {} {} {} {result_flat[42]} {} { 0.000} { 0.000} {0.006} {4.074} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1196
PATH 1197
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[45]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(45.43,11.90) (41.94,11.67)} 
    NET {} {} {} {} {} {result_flat[45]} {} { 0.000} { 0.000} {0.006} {4.056} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1197
PATH 1198
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[49]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(41.44,11.06) (37.95,11.29)} 
    NET {} {} {} {} {} {result_flat[49]} {} { 0.000} { 0.000} {0.006} {4.053} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1198
PATH 1199
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[56]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.056} { 0.000} {} {2} {(24.14,11.90) (20.66,11.67)} 
    NET {} {} {} {} {} {result_flat[56]} {} { 0.000} { 0.000} {0.006} {4.100} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1199
PATH 1200
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[1]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(124.25,11.90) (127.73,11.67)} 
    NET {} {} {} {} {} {result_flat[1]} {} { 0.000} { 0.000} {0.007} {4.133} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1200
PATH 1201
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[2]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(121.78,13.86) (125.26,14.10)} 
    NET {} {} {} {} {} {result_flat[2]} {} { 0.000} { 0.000} {0.007} {4.191} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1201
PATH 1202
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[11]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(106.39,11.90) (109.87,11.67)} 
    NET {} {} {} {} {} {result_flat[11]} {} { 0.000} { 0.000} {0.007} {4.206} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1202
PATH 1203
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[28]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(77.92,11.90) (74.43,11.67)} 
    NET {} {} {} {} {} {result_flat[28]} {} { 0.000} { 0.000} {0.007} {4.206} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1203
PATH 1204
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[33]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(68.00,11.06) (71.49,11.29)} 
    NET {} {} {} {} {} {result_flat[33]} {} { 0.000} { 0.000} {0.007} {4.171} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1204
PATH 1205
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[34]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(67.47,11.06) (63.98,11.29)} 
    NET {} {} {} {} {} {result_flat[34]} {} { 0.000} { 0.000} {0.007} {4.179} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1205
PATH 1206
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[36]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(60.02,11.06) (63.51,11.29)} 
    NET {} {} {} {} {} {result_flat[36]} {} { 0.000} { 0.000} {0.007} {4.208} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1206
PATH 1207
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[37]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(58.51,11.90) (61.99,11.67)} 
    NET {} {} {} {} {} {result_flat[37]} {} { 0.000} { 0.000} {0.007} {4.208} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1207
PATH 1208
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[38]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(59.30,11.06) (55.81,11.29)} 
    NET {} {} {} {} {} {result_flat[38]} {} { 0.000} { 0.000} {0.007} {4.155} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1208
PATH 1209
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[44]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(46.56,11.06) (43.08,11.29)} 
    NET {} {} {} {} {} {result_flat[44]} {} { 0.000} { 0.000} {0.007} {4.128} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1209
PATH 1210
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[48]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(41.24,11.90) (37.76,11.67)} 
    NET {} {} {} {} {} {result_flat[48]} {} { 0.000} { 0.000} {0.007} {4.150} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1210
PATH 1211
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[50]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(37.06,11.90) (33.58,11.67)} 
    NET {} {} {} {} {} {result_flat[50]} {} { 0.000} { 0.000} {0.007} {4.133} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1211
PATH 1212
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[52]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(29.62,11.06) (33.11,11.29)} 
    NET {} {} {} {} {} {result_flat[52]} {} { 0.000} { 0.000} {0.007} {4.155} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1212
PATH 1213
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[62]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(10.62,13.86) (14.11,14.10)} 
    NET {} {} {} {} {} {result_flat[62]} {} { 0.000} { 0.000} {0.007} {4.135} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1213
PATH 1214
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[10]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(113.45,13.86) (109.96,14.10)} 
    NET {} {} {} {} {} {result_flat[10]} {} { 0.000} { 0.000} {0.007} {4.260} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1214
PATH 1215
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[12]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(108.89,13.86) (105.40,14.10)} 
    NET {} {} {} {} {} {result_flat[12]} {} { 0.000} { 0.000} {0.007} {4.272} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1215
PATH 1216
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[16]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(104.70,11.06) (101.22,11.29)} 
    NET {} {} {} {} {} {result_flat[16]} {} { 0.000} { 0.000} {0.007} {4.212} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1216
PATH 1217
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[27]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(80.20,13.86) (76.71,14.10)} 
    NET {} {} {} {} {} {result_flat[27]} {} { 0.000} { 0.000} {0.007} {4.230} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1217
PATH 1218
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[29]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(75.83,11.06) (72.34,11.29)} 
    NET {} {} {} {} {} {result_flat[29]} {} { 0.000} { 0.000} {0.007} {4.263} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1218
PATH 1219
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[30]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(74.50,13.86) (71.01,14.10)} 
    NET {} {} {} {} {} {result_flat[30]} {} { 0.000} { 0.000} {0.007} {4.244} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1219
PATH 1220
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[35]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(62.88,11.90) (66.36,11.67)} 
    NET {} {} {} {} {} {result_flat[35]} {} { 0.000} { 0.000} {0.007} {4.262} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1220
PATH 1221
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[58]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(21.30,13.86) (17.81,14.10)} 
    NET {} {} {} {} {} {result_flat[58]} {} { 0.000} { 0.000} {0.007} {4.224} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1221
PATH 1222
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[9]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(114.20,11.90) (110.72,11.67)} 
    NET {} {} {} {} {} {result_flat[9]} {} { 0.000} { 0.000} {0.007} {4.301} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1222
PATH 1223
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[46]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(45.43,14.70) (41.94,14.46)} 
    NET {} {} {} {} {} {result_flat[46]} {} { 0.000} { 0.000} {0.007} {4.356} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1223
PATH 1224
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[4]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(118.55,14.70) (122.03,14.46)} 
    NET {} {} {} {} {} {result_flat[4]} {} { 0.000} { 0.000} {0.007} {4.449} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1224
PATH 1225
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[59]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.056} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.007} {} { 0.056} { 0.000} {} {2} {(14.43,14.70) (17.91,14.46)} 
    NET {} {} {} {} {} {result_flat[59]} {} { 0.000} { 0.000} {0.007} {4.386} { 0.056} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1225
PATH 1226
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[3]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.057} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.000} {} {2} {(125.98,16.66) (122.50,16.89)} 
    NET {} {} {} {} {} {result_flat[3]} {} { 0.000} { 0.000} {0.007} {4.641} { 0.057} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1226
PATH 1227
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[14]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.057} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.000} {} {2} {(106.80,16.66) (103.31,16.89)} 
    NET {} {} {} {} {} {result_flat[14]} {} { 0.000} { 0.000} {0.007} {4.721} { 0.057} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1227
PATH 1228
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[13]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.000} {0.000} { 0.000} {-0.057} {} {582} {(140.03,13.51) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.000} {0.000} { 0.000} {-0.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.007} {} { 0.057} { 0.000} {} {2} {(110.78,16.66) (107.30,16.89)} 
    NET {} {} {} {} {} {result_flat[13]} {} { 0.000} { 0.000} {0.007} {4.848} { 0.057} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1228

