-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity my_filter_buffer is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_KERNEL_BUS_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_KERNEL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_KERNEL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_WVALID : IN STD_LOGIC;
    s_axi_KERNEL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_KERNEL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_KERNEL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_RREADY : IN STD_LOGIC;
    s_axi_KERNEL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_KERNEL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_BREADY : IN STD_LOGIC;
    s_axi_KERNEL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of my_filter_buffer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "my_filter_buffer,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.717000,HLS_SYN_LAT=44,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=18,HLS_SYN_FF=2217,HLS_SYN_LUT=3212}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_stream_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_V_data_V_0_vld_in : STD_LOGIC;
    signal in_stream_V_data_V_0_vld_out : STD_LOGIC;
    signal in_stream_V_data_V_0_ack_in : STD_LOGIC;
    signal in_stream_V_data_V_0_ack_out : STD_LOGIC;
    signal in_stream_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal in_stream_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal in_stream_V_data_V_0_sel : STD_LOGIC;
    signal in_stream_V_data_V_0_load_A : STD_LOGIC;
    signal in_stream_V_data_V_0_load_B : STD_LOGIC;
    signal in_stream_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal in_stream_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal in_stream_V_dest_V_0_vld_in : STD_LOGIC;
    signal in_stream_V_dest_V_0_ack_out : STD_LOGIC;
    signal in_stream_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_V_data_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_data_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_data_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_data_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal out_stream_V_data_V_1_sel : STD_LOGIC;
    signal out_stream_V_data_V_1_load_A : STD_LOGIC;
    signal out_stream_V_data_V_1_load_B : STD_LOGIC;
    signal out_stream_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal out_stream_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal out_stream_V_keep_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_keep_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_keep_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_keep_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_keep_V_1_sel : STD_LOGIC;
    signal out_stream_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal out_stream_V_strb_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_strb_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_strb_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_strb_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_strb_V_1_sel : STD_LOGIC;
    signal out_stream_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_user_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal out_stream_V_user_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_user_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_user_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_user_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_user_V_1_sel : STD_LOGIC;
    signal out_stream_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_V_last_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_last_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_last_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_last_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_last_V_1_sel : STD_LOGIC;
    signal out_stream_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_id_V_1_data_out : STD_LOGIC_VECTOR (4 downto 0);
    signal out_stream_V_id_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_id_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_id_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_id_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_id_V_1_sel : STD_LOGIC;
    signal out_stream_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_dest_V_1_data_out : STD_LOGIC_VECTOR (5 downto 0);
    signal out_stream_V_dest_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_dest_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_dest_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_dest_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_dest_V_1_sel : STD_LOGIC;
    signal out_stream_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal kernel_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ctrl : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond1_reg_1769 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal exitcond4_reg_1794 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten8_reg_1922 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter10 : STD_LOGIC := '0';
    signal tmp_6_reg_1918 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter9_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter11 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter10_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal line_buf_0_3_reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_2_reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_391 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buf_1_3_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_2_reg_414 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_5_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_8_reg_438 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_reg_450 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten6_reg_542 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_assign_reg_553 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_assign_reg_564 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buf_1_3_3_reg_575 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_2_3_reg_585 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_13_reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_1_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_3_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_2_3_reg_625 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1021 : BOOLEAN;
    signal window_2_0_reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_reg_658 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_reg_669 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_17_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctrl_read_reg_1764 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_1773 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_715_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal line_buf_0_3_1_fu_721_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_4_fu_728_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond4_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_741_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_5_fu_747_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_reg_1803 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buf_1_3_2_fu_780_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_4_fu_796_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_7_fu_812_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_9_fu_820_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_next_fu_834_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_2_mid2_v_fu_860_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_flatten_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_3_fu_892_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_5_fu_960_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_6_fu_968_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_7_fu_976_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_8_fu_984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond_flatten8_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_1042_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal x_assign_mid2_fu_1054_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_assign_mid2_reg_1931 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter1_x_assign_mid2_reg_1931 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter2_x_assign_mid2_reg_1931 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter3_x_assign_mid2_reg_1931 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter4_x_assign_mid2_reg_1931 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_i_mid2_fu_1096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_mid2_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_1_mid2_fu_1110_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter1_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter2_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter3_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter4_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter5_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter6_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter7_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter8_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter9_y_assign_1_mid2_reg_1944 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i2_i_mid2_v_fu_1126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter8_tmp_i2_i_mid2_v_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_mid2_fu_1134_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter5_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter6_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter7_y_assign_mid2_reg_1955 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_i_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter8_p_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_tmp_9_i_i_reg_1965 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_4_fu_1208_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal bias_0_read_reg_2006 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_1_read_reg_2011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_1_read_reg_2011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_1_read_reg_2011 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_2_read_reg_2016 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_2_read_reg_2016 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_2_read_reg_2016 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_2_read_reg_2016 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_3_read_reg_2021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_3_read_reg_2021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_3_read_reg_2021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_3_read_reg_2021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter5_bias_3_read_reg_2021 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_4_read_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_4_read_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_4_read_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_4_read_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter5_bias_4_read_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter6_bias_4_read_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_5_read_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_5_read_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_5_read_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_5_read_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter5_bias_5_read_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter6_bias_5_read_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter5_bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter6_bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter7_bias_6_read_reg_2036 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter5_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter6_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter7_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter8_bias_7_read_reg_2041 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter2_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter3_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter4_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter5_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter6_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter7_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter8_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp3_iter9_bias_8_read_reg_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_0_3_15_fu_1365_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_15_reg_2096 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_6_fu_1411_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_7_fu_1427_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_11_fu_1482_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_12_fu_1498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_15_fu_1514_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_16_fu_1522_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_i_fu_1533_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_i_reg_2131 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_0_1_i_reg_2136 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_0_2_i_reg_2141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_i_reg_2146 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_1_i_reg_2146 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_1_i_reg_2146 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_1_i_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_1_1_i_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_9_1_1_i_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_2_i_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_1_2_i_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_9_1_2_i_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_2_i_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_2_i_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_2_i_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_9_2_i_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter7_tmp_9_2_i_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_2_1_i_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_2_1_i_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_9_2_1_i_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter7_tmp_9_2_1_i_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter8_tmp_9_2_1_i_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1336_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter6_tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter7_tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter8_tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter9_tmp_9_2_2_i_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_0_1_i_fu_1559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_0_1_i_reg_2176 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_1_fu_1570_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_assign_1_reg_2181 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter6_x_assign_1_reg_2181 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter8_x_assign_1_reg_2181 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp3_iter9_x_assign_1_reg_2181 : STD_LOGIC_VECTOR (2 downto 0);
    signal result_2_0_2_i_fu_1608_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_0_2_i_reg_2187 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_i_fu_1629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_i_reg_2193 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_1_i_fu_1643_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_1_i_reg_2198 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_2_i_fu_1657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_2_i_reg_2203 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_2_i_fu_1679_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_2_i_reg_2208 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_2_i_fu_1704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_2_i_reg_2213 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_2_1_i_fu_1725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_2_1_i_reg_2218 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_fu_1756_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter9 : STD_LOGIC := '0';
    signal indvar_flatten_reg_461 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal y2_reg_472 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_1_reg_483 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_1_reg_495 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_1_reg_507 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_1_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_reg_531 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_assign_phi_fu_557_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal window_2_1_phi_fu_638_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_phi_fu_649_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_phi_fu_661_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_phi_fu_672_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_17_phi_fu_686_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp3_iter0_line_buf_1_3_17_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_read_as_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_1_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal right_0_fu_1351_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_read_as_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_read_as_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_5_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_14_fu_1451_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_8_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_13_fu_1443_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_count_1_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_count_fu_1197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_705_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp8_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_772_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel2_fu_788_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_6_fu_804_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y9_fu_854_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond3_mid1_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x3_mid2_fu_846_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond1_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_868_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal line_buf_load13_phi_fu_904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_load14_phi_fu_912_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_2_fu_920_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond3_mid2_fu_884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal window_2_2_3_fu_944_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_4_fu_952_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_fu_928_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_1_11_fu_936_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_1022_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond2_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_mid1_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_mid1_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_mid1_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_1_mid1_fu_1104_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_mid2_fu_1068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_mid2_fu_1082_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1181_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1256_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1286_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1296_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1306_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1316_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1348_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp4_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_1403_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel6_fu_1419_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_3_9_fu_1435_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel8_fu_1474_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel1_fu_1490_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_1_3_14_fu_1506_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_1530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond1_i_i_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_2_i_fu_1543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_0_1_i_fu_1550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_1553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_2_0_1_i_fu_1564_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_0_2_i_fu_1594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_1597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i2_i_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_3_0_2_i_fu_1603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_13_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_1619_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_i_fu_1624_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_1_i_fu_1635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_fu_1638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_2_i_fu_1648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_fu_1651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1667_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_12_fu_1671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_i_mid2_fu_1662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_14_fu_1690_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp8_fu_1693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond1_i6_i_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_3_2_i_fu_1699_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_i_fu_1712_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_1715_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_2_1_i_fu_1720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1731_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_2_i_fu_1743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_fu_1746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_3_2_2_i_fu_1751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1256_ce : STD_LOGIC;
    signal grp_fu_1266_ce : STD_LOGIC;
    signal grp_fu_1276_ce : STD_LOGIC;
    signal grp_fu_1286_ce : STD_LOGIC;
    signal grp_fu_1296_ce : STD_LOGIC;
    signal grp_fu_1306_ce : STD_LOGIC;
    signal grp_fu_1316_ce : STD_LOGIC;
    signal grp_fu_1326_ce : STD_LOGIC;
    signal grp_fu_1336_ce : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_condition_2370 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1256_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1266_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1276_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1286_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1296_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1306_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1316_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1326_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1336_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1032 : BOOLEAN;
    signal ap_condition_1148 : BOOLEAN;
    signal ap_condition_1391 : BOOLEAN;

    component my_filter_buffer_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component my_filter_buffer_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component my_filter_buffer_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ctrl : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component my_filter_buffer_KERNEL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        kernel_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_8 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    my_filter_buffer_CTRL_s_axi_U : component my_filter_buffer_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ctrl => ctrl);

    my_filter_buffer_KERNEL_BUS_s_axi_U : component my_filter_buffer_KERNEL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_KERNEL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_KERNEL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_KERNEL_BUS_AWVALID,
        AWREADY => s_axi_KERNEL_BUS_AWREADY,
        AWADDR => s_axi_KERNEL_BUS_AWADDR,
        WVALID => s_axi_KERNEL_BUS_WVALID,
        WREADY => s_axi_KERNEL_BUS_WREADY,
        WDATA => s_axi_KERNEL_BUS_WDATA,
        WSTRB => s_axi_KERNEL_BUS_WSTRB,
        ARVALID => s_axi_KERNEL_BUS_ARVALID,
        ARREADY => s_axi_KERNEL_BUS_ARREADY,
        ARADDR => s_axi_KERNEL_BUS_ARADDR,
        RVALID => s_axi_KERNEL_BUS_RVALID,
        RREADY => s_axi_KERNEL_BUS_RREADY,
        RDATA => s_axi_KERNEL_BUS_RDATA,
        RRESP => s_axi_KERNEL_BUS_RRESP,
        BVALID => s_axi_KERNEL_BUS_BVALID,
        BREADY => s_axi_KERNEL_BUS_BREADY,
        BRESP => s_axi_KERNEL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        kernel_0 => kernel_0,
        kernel_1 => kernel_1,
        kernel_2 => kernel_2,
        kernel_3 => kernel_3,
        kernel_4 => kernel_4,
        kernel_5 => kernel_5,
        kernel_6 => kernel_6,
        kernel_7 => kernel_7,
        kernel_8 => kernel_8,
        bias_0 => bias_0,
        bias_1 => bias_1,
        bias_2 => bias_2,
        bias_3 => bias_3,
        bias_4 => bias_4,
        bias_5 => bias_5,
        bias_6 => bias_6,
        bias_7 => bias_7,
        bias_8 => bias_8);

    my_filter_buffer_bkb_U0 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_0_0_read_as_fu_172,
        din1 => grp_fu_1256_p1,
        ce => grp_fu_1256_ce,
        dout => grp_fu_1256_p2);

    my_filter_buffer_bkb_U1 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_0_0_fu_176,
        din1 => grp_fu_1266_p1,
        ce => grp_fu_1266_ce,
        dout => grp_fu_1266_p2);

    my_filter_buffer_bkb_U2 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_0_1_fu_180,
        din1 => grp_fu_1276_p1,
        ce => grp_fu_1276_ce,
        dout => grp_fu_1276_p2);

    my_filter_buffer_bkb_U3 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_1_0_read_as_fu_184,
        din1 => grp_fu_1286_p1,
        ce => grp_fu_1286_ce,
        dout => grp_fu_1286_p2);

    my_filter_buffer_bkb_U4 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_1_0_phi_fu_672_p4,
        din1 => grp_fu_1296_p1,
        ce => grp_fu_1296_ce,
        dout => grp_fu_1296_p2);

    my_filter_buffer_bkb_U5 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_1_1_phi_fu_661_p4,
        din1 => grp_fu_1306_p1,
        ce => grp_fu_1306_ce,
        dout => grp_fu_1306_p2);

    my_filter_buffer_bkb_U6 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_2_0_read_as_fu_188,
        din1 => grp_fu_1316_p1,
        ce => grp_fu_1316_ce,
        dout => grp_fu_1316_p2);

    my_filter_buffer_bkb_U7 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_2_0_phi_fu_649_p4,
        din1 => grp_fu_1326_p1,
        ce => grp_fu_1326_ce,
        dout => grp_fu_1326_p2);

    my_filter_buffer_bkb_U8 : component my_filter_buffer_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_2_1_phi_fu_638_p4,
        din1 => grp_fu_1336_p1,
        ce => grp_fu_1336_ce,
        dout => grp_fu_1336_p2);

    my_filter_buffer_cud_U9 : component my_filter_buffer_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => line_buf_0_3_5_fu_192,
        din2 => line_buf_0_3_8_fu_196,
        din3 => line_buf_0_2_3_reg_625,
        din4 => line_buf_0_3_3_reg_615,
        din5 => tmp_14_fu_1348_p1,
        dout => right_0_fu_1351_p6);

    my_filter_buffer_cud_U10 : component my_filter_buffer_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => line_buf_1_3_1_reg_605,
        din2 => line_buf_1_3_13_reg_595,
        din3 => line_buf_1_2_3_reg_585,
        din4 => line_buf_1_3_3_reg_575,
        din5 => tmp_14_fu_1348_p1,
        dout => line_buf_0_3_15_fu_1365_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_699_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_699_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_699_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_735_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_735_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_735_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_condition_1032 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
                        ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) then 
                        ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = in_stream_V_data_V_0_ack_out) and (ap_const_logic_1 = in_stream_V_data_V_0_vld_out))) then 
                                        in_stream_V_data_V_0_sel_rd <= not(in_stream_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_data_V_0_ack_in))) then 
                                        in_stream_V_data_V_0_sel_wr <= not(in_stream_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = in_stream_V_data_V_0_vld_in) and (in_stream_V_data_V_0_state = ap_const_lv2_2)))) then 
                    in_stream_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_1)))) then 
                    in_stream_V_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (in_stream_V_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_1)) or ((in_stream_V_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_data_V_0_ack_out))) and not(((ap_const_logic_0 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_data_V_0_ack_out)))))) then 
                    in_stream_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    in_stream_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = in_stream_V_dest_V_0_state)) or ((ap_const_logic_0 = in_stream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = in_stream_V_dest_V_0_state)))) then 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = in_stream_V_dest_V_0_state)) or ((ap_const_logic_0 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = in_stream_V_dest_V_0_state)))) then 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = in_stream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = in_stream_V_dest_V_0_state)) or ((ap_const_logic_1 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = in_stream_V_dest_V_0_state)) or ((ap_const_lv2_3 = in_stream_V_dest_V_0_state) and not(((ap_const_logic_1 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_dest_V_0_ack_out))) and not(((ap_const_logic_0 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_dest_V_0_ack_out)))))) then 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_data_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_data_V_1_vld_out))) then 
                                        out_stream_V_data_V_1_sel_rd <= not(out_stream_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_data_V_1_ack_in))) then 
                                        out_stream_V_data_V_1_sel_wr <= not(out_stream_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_data_V_1_state)) or ((ap_const_logic_0 = out_stream_V_data_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_data_V_1_state)))) then 
                    out_stream_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_data_V_1_state)) or ((ap_const_logic_0 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_data_V_1_state)))) then 
                    out_stream_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_data_V_1_state)) or ((ap_const_logic_1 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_data_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_data_V_1_state) and not(((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_data_V_1_ack_out)))))) then 
                    out_stream_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_dest_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_dest_V_1_vld_out))) then 
                                        out_stream_V_dest_V_1_sel_rd <= not(out_stream_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_dest_V_1_state)) or ((ap_const_logic_0 = out_stream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_dest_V_1_state)))) then 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_dest_V_1_state)) or ((ap_const_logic_0 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_dest_V_1_state)))) then 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_dest_V_1_state)) or ((ap_const_logic_1 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_dest_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_dest_V_1_state) and not(((ap_const_logic_1 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_dest_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_dest_V_1_ack_out)))))) then 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_id_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_id_V_1_vld_out))) then 
                                        out_stream_V_id_V_1_sel_rd <= not(out_stream_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_id_V_1_state)) or ((ap_const_logic_0 = out_stream_V_id_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_id_V_1_state)))) then 
                    out_stream_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_id_V_1_state)) or ((ap_const_logic_0 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_id_V_1_state)))) then 
                    out_stream_V_id_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_id_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_id_V_1_state)) or ((ap_const_logic_1 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_id_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_id_V_1_state) and not(((ap_const_logic_1 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_id_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_id_V_1_ack_out)))))) then 
                    out_stream_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_keep_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_keep_V_1_vld_out))) then 
                                        out_stream_V_keep_V_1_sel_rd <= not(out_stream_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_keep_V_1_state)) or ((ap_const_logic_0 = out_stream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_keep_V_1_state)))) then 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_keep_V_1_state)) or ((ap_const_logic_0 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_keep_V_1_state)))) then 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_keep_V_1_state)) or ((ap_const_logic_1 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_keep_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_keep_V_1_state) and not(((ap_const_logic_1 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_keep_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_keep_V_1_ack_out)))))) then 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_last_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_last_V_1_vld_out))) then 
                                        out_stream_V_last_V_1_sel_rd <= not(out_stream_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_last_V_1_state)) or ((ap_const_logic_0 = out_stream_V_last_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_last_V_1_state)))) then 
                    out_stream_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_last_V_1_state)) or ((ap_const_logic_0 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_last_V_1_state)))) then 
                    out_stream_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_last_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_last_V_1_state)) or ((ap_const_logic_1 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_last_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_last_V_1_state) and not(((ap_const_logic_1 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_last_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_last_V_1_ack_out)))))) then 
                    out_stream_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_strb_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_strb_V_1_vld_out))) then 
                                        out_stream_V_strb_V_1_sel_rd <= not(out_stream_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_strb_V_1_state)) or ((ap_const_logic_0 = out_stream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_strb_V_1_state)))) then 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_strb_V_1_state)) or ((ap_const_logic_0 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_strb_V_1_state)))) then 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_strb_V_1_state)) or ((ap_const_logic_1 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_strb_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_strb_V_1_state) and not(((ap_const_logic_1 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_strb_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_strb_V_1_ack_out)))))) then 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_user_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_user_V_1_vld_out))) then 
                                        out_stream_V_user_V_1_sel_rd <= not(out_stream_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_user_V_1_state)) or ((ap_const_logic_0 = out_stream_V_user_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_user_V_1_state)))) then 
                    out_stream_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_user_V_1_state)) or ((ap_const_logic_0 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_user_V_1_state)))) then 
                    out_stream_V_user_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_user_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_user_V_1_state)) or ((ap_const_logic_1 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_user_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_user_V_1_state) and not(((ap_const_logic_1 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_user_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_user_V_1_ack_out)))))) then 
                    out_stream_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_1148 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2) and (ap_const_lv1_0 = icmp_fu_1191_p2))) then 
                    ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681 <= ap_phi_precharge_reg_pp3_iter0_line_buf_1_3_17_reg_681;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2))) then 
                indvar_flatten6_reg_542 <= indvar_flatten_next7_fu_1042_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                indvar_flatten6_reg_542 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_461 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_828_p2))) then 
                indvar_flatten_reg_461 <= indvar_flatten_next_fu_834_p2;
            end if; 
        end if;
    end process;

    line_buf_0_2_3_reg_625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                line_buf_0_2_3_reg_625 <= line_buf_0_3_7_fu_1427_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                line_buf_0_2_3_reg_625 <= line_buf_0_2_reg_379;
            end if; 
        end if;
    end process;

    line_buf_0_3_3_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                line_buf_0_3_3_reg_615 <= line_buf_0_3_6_fu_1411_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                line_buf_0_3_3_reg_615 <= line_buf_0_3_reg_367;
            end if; 
        end if;
    end process;

    line_buf_1_2_3_reg_585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                line_buf_1_2_3_reg_585 <= line_buf_1_3_12_fu_1498_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                line_buf_1_2_3_reg_585 <= line_buf_1_2_reg_414;
            end if; 
        end if;
    end process;

    line_buf_1_3_13_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                line_buf_1_3_13_reg_595 <= line_buf_1_3_15_fu_1514_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                line_buf_1_3_13_reg_595 <= line_buf_1_3_5_reg_426;
            end if; 
        end if;
    end process;

    line_buf_1_3_17_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_1391 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = icmp_reg_1972)))) then 
                    line_buf_1_3_17_reg_681 <= in_stream_V_data_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    line_buf_1_3_17_reg_681 <= ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681;
                end if;
            end if; 
        end if;
    end process;

    line_buf_1_3_1_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                line_buf_1_3_1_reg_605 <= line_buf_1_3_16_fu_1522_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                line_buf_1_3_1_reg_605 <= line_buf_1_3_8_reg_438;
            end if; 
        end if;
    end process;

    line_buf_1_3_3_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                line_buf_1_3_3_reg_575 <= line_buf_1_3_11_fu_1482_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                line_buf_1_3_3_reg_575 <= line_buf_1_3_reg_402;
            end if; 
        end if;
    end process;

    read_count_1_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2) and not((ap_const_lv1_0 = icmp_fu_1191_p2)))) then 
                read_count_1_fu_200 <= read_count_fu_1197_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                read_count_1_fu_200 <= ap_const_lv32_6;
            end if; 
        end if;
    end process;

    window_1_0_reg_669_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
                window_1_0_reg_669 <= window_1_1_reg_658;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_1_0_reg_669 <= window_1_1_1_reg_519;
            end if; 
        end if;
    end process;

    window_1_1_reg_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
                window_1_1_reg_658 <= line_buf_0_3_15_reg_2096;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_1_1_reg_658 <= window_1_2_1_reg_507;
            end if; 
        end if;
    end process;

    window_2_0_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
                window_2_0_reg_646 <= window_2_1_reg_635;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_2_0_reg_646 <= window_2_1_1_reg_495;
            end if; 
        end if;
    end process;

    window_2_1_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
                window_2_1_reg_635 <= line_buf_1_3_17_reg_681;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_2_1_reg_635 <= window_2_2_1_reg_483;
            end if; 
        end if;
    end process;

    x1_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                x1_reg_450 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond4_fu_735_p2))) then 
                x1_reg_450 <= x_2_fu_741_p2;
            end if; 
        end if;
    end process;

    x3_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                x3_reg_531 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_828_p2))) then 
                x3_reg_531 <= x_3_fu_892_p2;
            end if; 
        end if;
    end process;

    x_assign_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2))) then 
                x_assign_reg_564 <= x_4_fu_1208_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                x_assign_reg_564 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    x_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_699_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
                x_reg_391 <= x_1_fu_715_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                x_reg_391 <= ap_const_lv3_2;
            end if; 
        end if;
    end process;

    y2_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                y2_reg_472 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_828_p2))) then 
                y2_reg_472 <= tmp_2_mid2_v_fu_860_p3;
            end if; 
        end if;
    end process;

    y_assign_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                y_assign_reg_553 <= y_assign_mid2_reg_1955;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                y_assign_reg_553 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then
                ap_pipeline_reg_pp3_iter10_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter9_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006 <= bias_0_read_reg_2006;
                ap_pipeline_reg_pp3_iter2_bias_1_read_reg_2011 <= bias_1_read_reg_2011;
                ap_pipeline_reg_pp3_iter2_bias_2_read_reg_2016 <= bias_2_read_reg_2016;
                ap_pipeline_reg_pp3_iter2_bias_3_read_reg_2021 <= bias_3_read_reg_2021;
                ap_pipeline_reg_pp3_iter2_bias_4_read_reg_2026 <= bias_4_read_reg_2026;
                ap_pipeline_reg_pp3_iter2_bias_5_read_reg_2031 <= bias_5_read_reg_2031;
                ap_pipeline_reg_pp3_iter2_bias_6_read_reg_2036 <= bias_6_read_reg_2036;
                ap_pipeline_reg_pp3_iter2_bias_7_read_reg_2041 <= bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter2_bias_8_read_reg_2046 <= bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter2_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter1_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter1_tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter1_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937 <= ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1937;
                ap_pipeline_reg_pp3_iter2_x_assign_mid2_reg_1931 <= ap_pipeline_reg_pp3_iter1_x_assign_mid2_reg_1931;
                ap_pipeline_reg_pp3_iter2_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter1_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1955;
                ap_pipeline_reg_pp3_iter3_bias_1_read_reg_2011 <= ap_pipeline_reg_pp3_iter2_bias_1_read_reg_2011;
                ap_pipeline_reg_pp3_iter3_bias_2_read_reg_2016 <= ap_pipeline_reg_pp3_iter2_bias_2_read_reg_2016;
                ap_pipeline_reg_pp3_iter3_bias_3_read_reg_2021 <= ap_pipeline_reg_pp3_iter2_bias_3_read_reg_2021;
                ap_pipeline_reg_pp3_iter3_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter2_bias_4_read_reg_2026;
                ap_pipeline_reg_pp3_iter3_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter2_bias_5_read_reg_2031;
                ap_pipeline_reg_pp3_iter3_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter2_bias_6_read_reg_2036;
                ap_pipeline_reg_pp3_iter3_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter2_bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter3_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter2_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter3_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937 <= ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937;
                ap_pipeline_reg_pp3_iter3_x_assign_mid2_reg_1931 <= ap_pipeline_reg_pp3_iter2_x_assign_mid2_reg_1931;
                ap_pipeline_reg_pp3_iter3_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter2_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1955;
                ap_pipeline_reg_pp3_iter4_bias_2_read_reg_2016 <= ap_pipeline_reg_pp3_iter3_bias_2_read_reg_2016;
                ap_pipeline_reg_pp3_iter4_bias_3_read_reg_2021 <= ap_pipeline_reg_pp3_iter3_bias_3_read_reg_2021;
                ap_pipeline_reg_pp3_iter4_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter3_bias_4_read_reg_2026;
                ap_pipeline_reg_pp3_iter4_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter3_bias_5_read_reg_2031;
                ap_pipeline_reg_pp3_iter4_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter3_bias_6_read_reg_2036;
                ap_pipeline_reg_pp3_iter4_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter3_bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter4_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter3_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter4_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141 <= tmp_9_0_2_i_reg_2141;
                ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_2151 <= tmp_9_1_1_i_reg_2151;
                ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_2156 <= tmp_9_1_2_i_reg_2156;
                ap_pipeline_reg_pp3_iter4_tmp_9_1_i_reg_2146 <= tmp_9_1_i_reg_2146;
                ap_pipeline_reg_pp3_iter4_tmp_9_2_1_i_reg_2166 <= tmp_9_2_1_i_reg_2166;
                ap_pipeline_reg_pp3_iter4_tmp_9_2_2_i_reg_2171 <= tmp_9_2_2_i_reg_2171;
                ap_pipeline_reg_pp3_iter4_tmp_9_2_i_reg_2161 <= tmp_9_2_i_reg_2161;
                ap_pipeline_reg_pp3_iter4_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937 <= ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937;
                ap_pipeline_reg_pp3_iter4_x_assign_mid2_reg_1931 <= ap_pipeline_reg_pp3_iter3_x_assign_mid2_reg_1931;
                ap_pipeline_reg_pp3_iter4_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter3_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1955;
                ap_pipeline_reg_pp3_iter5_bias_3_read_reg_2021 <= ap_pipeline_reg_pp3_iter4_bias_3_read_reg_2021;
                ap_pipeline_reg_pp3_iter5_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter4_bias_4_read_reg_2026;
                ap_pipeline_reg_pp3_iter5_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter4_bias_5_read_reg_2031;
                ap_pipeline_reg_pp3_iter5_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter4_bias_6_read_reg_2036;
                ap_pipeline_reg_pp3_iter5_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter4_bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter5_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter4_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter5_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter5_tmp_9_1_1_i_reg_2151 <= ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_2151;
                ap_pipeline_reg_pp3_iter5_tmp_9_1_2_i_reg_2156 <= ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_2156;
                ap_pipeline_reg_pp3_iter5_tmp_9_1_i_reg_2146 <= ap_pipeline_reg_pp3_iter4_tmp_9_1_i_reg_2146;
                ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter4_tmp_9_2_1_i_reg_2166;
                ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter4_tmp_9_2_2_i_reg_2171;
                ap_pipeline_reg_pp3_iter5_tmp_9_2_i_reg_2161 <= ap_pipeline_reg_pp3_iter4_tmp_9_2_i_reg_2161;
                ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter4_tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter5_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter4_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter5_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1955;
                ap_pipeline_reg_pp3_iter6_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter5_bias_4_read_reg_2026;
                ap_pipeline_reg_pp3_iter6_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter5_bias_5_read_reg_2031;
                ap_pipeline_reg_pp3_iter6_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter5_bias_6_read_reg_2036;
                ap_pipeline_reg_pp3_iter6_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter5_bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter6_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter5_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter6_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter6_tmp_9_1_1_i_reg_2151 <= ap_pipeline_reg_pp3_iter5_tmp_9_1_1_i_reg_2151;
                ap_pipeline_reg_pp3_iter6_tmp_9_1_2_i_reg_2156 <= ap_pipeline_reg_pp3_iter5_tmp_9_1_2_i_reg_2156;
                ap_pipeline_reg_pp3_iter6_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_2166;
                ap_pipeline_reg_pp3_iter6_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_2171;
                ap_pipeline_reg_pp3_iter6_tmp_9_2_i_reg_2161 <= ap_pipeline_reg_pp3_iter5_tmp_9_2_i_reg_2161;
                ap_pipeline_reg_pp3_iter6_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter6_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter6_x_assign_1_reg_2181 <= x_assign_1_reg_2181;
                ap_pipeline_reg_pp3_iter6_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter5_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter6_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter5_y_assign_mid2_reg_1955;
                ap_pipeline_reg_pp3_iter7_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter6_bias_6_read_reg_2036;
                ap_pipeline_reg_pp3_iter7_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter6_bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter7_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter6_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter7_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter7_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter6_tmp_9_2_1_i_reg_2166;
                ap_pipeline_reg_pp3_iter7_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter6_tmp_9_2_2_i_reg_2171;
                ap_pipeline_reg_pp3_iter7_tmp_9_2_i_reg_2161 <= ap_pipeline_reg_pp3_iter6_tmp_9_2_i_reg_2161;
                ap_pipeline_reg_pp3_iter7_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter6_tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter6_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181 <= ap_pipeline_reg_pp3_iter6_x_assign_1_reg_2181;
                ap_pipeline_reg_pp3_iter7_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter6_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter7_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter6_y_assign_mid2_reg_1955;
                ap_pipeline_reg_pp3_iter8_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter7_bias_7_read_reg_2041;
                ap_pipeline_reg_pp3_iter8_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter7_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter8_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter8_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter7_tmp_9_2_1_i_reg_2166;
                ap_pipeline_reg_pp3_iter8_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter7_tmp_9_2_2_i_reg_2171;
                ap_pipeline_reg_pp3_iter8_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter8_x_assign_1_reg_2181 <= ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181;
                ap_pipeline_reg_pp3_iter8_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter7_y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter9_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter8_bias_8_read_reg_2046;
                ap_pipeline_reg_pp3_iter9_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter8_p_i_reg_1961;
                ap_pipeline_reg_pp3_iter9_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter8_tmp_9_2_2_i_reg_2171;
                ap_pipeline_reg_pp3_iter9_x_assign_1_reg_2181 <= ap_pipeline_reg_pp3_iter8_x_assign_1_reg_2181;
                ap_pipeline_reg_pp3_iter9_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter8_y_assign_1_mid2_reg_1944;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922 <= exitcond_flatten8_reg_1922;
                ap_pipeline_reg_pp3_iter1_p_i_reg_1961 <= p_i_reg_1961;
                ap_pipeline_reg_pp3_iter1_tmp_9_i_i_reg_1965 <= tmp_9_i_i_reg_1965;
                ap_pipeline_reg_pp3_iter1_tmp_i2_i_mid2_v_reg_1949 <= tmp_i2_i_mid2_v_reg_1949;
                ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1937 <= tmp_i_i_mid2_reg_1937;
                ap_pipeline_reg_pp3_iter1_x_assign_mid2_reg_1931 <= x_assign_mid2_reg_1931;
                ap_pipeline_reg_pp3_iter1_y_assign_1_mid2_reg_1944 <= y_assign_1_mid2_reg_1944;
                ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1955 <= y_assign_mid2_reg_1955;
                exitcond_flatten8_reg_1922 <= exitcond_flatten8_fu_1036_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (((ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = tmp_6_reg_1918))) or ((ap_const_lv1_0 = exitcond_flatten8_reg_1922) and (ap_const_lv1_0 = p_i_reg_1961))))) then
                bias_0_read_reg_2006 <= bias_0;
                bias_1_read_reg_2011 <= bias_1;
                bias_2_read_reg_2016 <= bias_2;
                bias_3_read_reg_2021 <= bias_3;
                bias_4_read_reg_2026 <= bias_4;
                bias_5_read_reg_2031 <= bias_5;
                bias_6_read_reg_2036 <= bias_6;
                bias_7_read_reg_2041 <= bias_7;
                bias_8_read_reg_2046 <= bias_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_699_p2))) then
                cond_reg_1773 <= cond_fu_709_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                ctrl_read_reg_1764 <= ctrl;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond1_reg_1769 <= exitcond1_fu_699_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond4_reg_1794 <= exitcond4_fu_735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2))) then
                icmp_reg_1972 <= icmp_fu_1191_p2;
                tmp_i2_i_mid2_v_reg_1949 <= tmp_i2_i_mid2_v_fu_1126_p3;
                tmp_i_i_mid2_reg_1937 <= tmp_i_i_mid2_fu_1096_p3;
                x_assign_mid2_reg_1931 <= x_assign_mid2_fu_1054_p3;
                y_assign_1_mid2_reg_1944 <= y_assign_1_mid2_fu_1110_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = in_stream_V_data_V_0_load_A)) then
                in_stream_V_data_V_0_payload_A <= in_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = in_stream_V_data_V_0_load_B)) then
                in_stream_V_data_V_0_payload_B <= in_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                line_buf_0_2_reg_379 <= line_buf_0_3_4_fu_728_p3;
                line_buf_0_3_reg_367 <= line_buf_0_3_1_fu_721_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                line_buf_0_3_15_reg_2096 <= line_buf_0_3_15_fu_1365_p6;
                line_buf_0_3_5_fu_192 <= line_buf_0_3_14_fu_1451_p3;
                line_buf_0_3_8_fu_196 <= line_buf_0_3_13_fu_1443_p3;
                window_0_1_fu_180 <= right_0_fu_1351_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                line_buf_1_2_reg_414 <= line_buf_1_3_4_fu_796_p3;
                line_buf_1_3_5_reg_426 <= line_buf_1_3_7_fu_812_p3;
                line_buf_1_3_8_reg_438 <= line_buf_1_3_9_fu_820_p3;
                line_buf_1_3_reg_402 <= line_buf_1_3_2_fu_780_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = out_stream_V_data_V_1_load_A)) then
                out_stream_V_data_V_1_payload_A <= tmp_data_V_fu_1756_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = out_stream_V_data_V_1_load_B)) then
                out_stream_V_data_V_1_payload_B <= tmp_data_V_fu_1756_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = tmp_6_reg_1918) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2))) then
                p_i_reg_1961 <= p_i_fu_1166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter4_p_i_reg_1961)))) then
                result_2_0_2_i_reg_2187 <= result_2_0_2_i_fu_1608_p3;
                x_assign_1_reg_2181 <= x_assign_1_fu_1570_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1961)))) then
                result_2_1_2_i_reg_2208 <= result_2_1_2_i_fu_1679_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_p_i_reg_1961)))) then
                result_2_1_i_reg_2193 <= result_2_1_i_fu_1629_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1961)))) then
                result_2_2_1_i_reg_2218 <= result_2_2_1_i_fu_1725_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and ((not((ap_const_lv1_0 = tmp_6_reg_1918)) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1961) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949))))) then
                result_2_2_i_reg_2213 <= result_2_2_i_fu_1704_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and ((not((ap_const_lv1_0 = tmp_6_reg_1918)) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937))) or (not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937)) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_p_i_reg_1961))))) then
                result_3_0_1_i_reg_2176 <= result_3_0_1_i_fu_1559_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_p_i_reg_1961)))) then
                result_3_1_1_i_reg_2198 <= result_3_1_1_i_fu_1643_p2;
                result_3_1_2_i_reg_2203 <= result_3_1_2_i_fu_1657_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and ((not((ap_const_lv1_0 = tmp_6_reg_1918)) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937))) or (not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937)) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_p_i_reg_1961))))) then
                result_3_i_reg_2131 <= result_3_i_fu_1533_p2;
                tmp_9_0_1_i_reg_2136 <= grp_fu_1266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_735_p2))) then
                tmp_5_reg_1803 <= tmp_5_fu_747_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then
                tmp_6_reg_1918 <= ctrl_read_reg_1764(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_p_i_reg_1961)))) then
                tmp_9_0_2_i_reg_2141 <= grp_fu_1276_p2;
                tmp_9_1_1_i_reg_2151 <= grp_fu_1296_p2;
                tmp_9_1_2_i_reg_2156 <= grp_fu_1306_p2;
                tmp_9_2_2_i_reg_2171 <= grp_fu_1336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and ((not((ap_const_lv1_0 = tmp_6_reg_1918)) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965))) or ((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_p_i_reg_1961) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965)))))) then
                tmp_9_1_i_reg_2146 <= grp_fu_1286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and ((not((ap_const_lv1_0 = tmp_6_reg_1918)) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_p_i_reg_1961) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949))))) then
                tmp_9_2_1_i_reg_2166 <= grp_fu_1326_p2;
                tmp_9_2_i_reg_2161 <= grp_fu_1316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and ((not((ap_const_lv1_0 = tmp_6_reg_1918)) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2)) or ((ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2) and (ap_const_lv1_0 = p_i_fu_1166_p2))))) then
                tmp_9_i_i_reg_1965 <= tmp_9_i_i_fu_1172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                window_0_0_fu_176 <= window_0_1_fu_180;
                window_0_0_read_as_fu_172 <= window_0_0_fu_176;
                window_1_0_read_as_fu_184 <= window_1_0_phi_fu_672_p4;
                window_2_0_read_as_fu_188 <= window_2_0_phi_fu_649_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_828_p2))) then
                window_1_1_1_reg_519 <= window_2_2_8_fu_984_p3;
                window_1_2_1_reg_507 <= window_2_2_7_fu_976_p3;
                window_2_1_1_reg_495 <= window_2_2_6_fu_968_p3;
                window_2_2_1_reg_483 <= window_2_2_5_fu_960_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_1036_p2))) then
                y_assign_mid2_reg_1955 <= y_assign_mid2_fu_1134_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_enable_reg_pp0_iter1, exitcond1_reg_1769, ap_enable_reg_pp1_iter1, exitcond4_reg_1794, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021, exitcond1_fu_699_p2, ap_enable_reg_pp0_iter0, exitcond4_fu_735_p2, ap_enable_reg_pp1_iter0, exitcond_flatten_fu_828_p2, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter2, ap_condition_2370)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_699_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_699_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_735_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_735_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((ap_const_lv1_0 = exitcond_flatten_fu_828_p2)) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter10)))) and not(((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter10))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state22 => 
                if (not((ap_condition_2370 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state22 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6 downto 6);

    ap_condition_1021_assign_proc : process(in_stream_V_data_V_0_vld_out, exitcond_flatten8_reg_1922, icmp_reg_1972)
    begin
                ap_condition_1021 <= ((ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = icmp_reg_1972)) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_condition_1032_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
                ap_condition_1032 <= not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))));
    end process;


    ap_condition_1148_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021, ap_enable_reg_pp3_iter0)
    begin
                ap_condition_1148 <= ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0));
    end process;


    ap_condition_1391_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
                ap_condition_1391 <= ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))));
    end process;


    ap_condition_2370_assign_proc : process(out_stream_V_data_V_1_ack_in, out_stream_V_keep_V_1_ack_in, out_stream_V_strb_V_1_ack_in, out_stream_V_user_V_1_ack_in, out_stream_V_last_V_1_ack_in, out_stream_V_id_V_1_ack_in, out_stream_V_dest_V_1_ack_in)
    begin
                ap_condition_2370 <= ((out_stream_V_data_V_1_ack_in = ap_const_logic_0) or (out_stream_V_keep_V_1_ack_in = ap_const_logic_0) or (out_stream_V_strb_V_1_ack_in = ap_const_logic_0) or (out_stream_V_user_V_1_ack_in = ap_const_logic_0) or (out_stream_V_last_V_1_ack_in = ap_const_logic_0) or (out_stream_V_id_V_1_ack_in = ap_const_logic_0) or (out_stream_V_dest_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state22, ap_condition_2370)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_2370 = ap_const_boolean_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp3_iter0_line_buf_1_3_17_reg_681 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state22, ap_condition_2370)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_2370 = ap_const_boolean_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cond1_fu_898_p2 <= "1" when (x3_mid2_fu_846_p3 = ap_const_lv2_1) else "0";
    cond2_fu_878_p2 <= "1" when (y2_reg_472 = ap_const_lv2_1) else "0";
    cond3_mid1_fu_872_p2 <= "1" when (y2_reg_472 = ap_const_lv2_0) else "0";
    cond3_mid2_fu_884_p3 <= 
        cond3_mid1_fu_872_p2 when (exitcond_fu_840_p2(0) = '1') else 
        cond2_fu_878_p2;
    cond_fu_709_p2 <= "1" when (tmp_2_fu_705_p1 = ap_const_lv2_2) else "0";
    exitcond1_fu_699_p2 <= "1" when (x_reg_391 = ap_const_lv3_4) else "0";
    exitcond2_fu_1048_p2 <= "1" when (x_assign_reg_564 = ap_const_lv3_4) else "0";
    exitcond4_fu_735_p2 <= "1" when (x1_reg_450 = ap_const_lv3_4) else "0";
    exitcond_flatten8_fu_1036_p2 <= "1" when (indvar_flatten6_reg_542 = ap_const_lv5_10) else "0";
    exitcond_flatten_fu_828_p2 <= "1" when (indvar_flatten_reg_461 = ap_const_lv3_4) else "0";
    exitcond_fu_840_p2 <= "1" when (x3_reg_531 = ap_const_lv2_3) else "0";

    grp_fu_1256_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1256_ce <= ap_const_logic_1;
        else 
            grp_fu_1256_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1256_p1 <= grp_fu_1256_p10(8 - 1 downto 0);
    grp_fu_1256_p10 <= std_logic_vector(resize(unsigned(kernel_0),32));

    grp_fu_1266_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1266_ce <= ap_const_logic_1;
        else 
            grp_fu_1266_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1266_p1 <= grp_fu_1266_p10(8 - 1 downto 0);
    grp_fu_1266_p10 <= std_logic_vector(resize(unsigned(kernel_1),32));

    grp_fu_1276_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1276_ce <= ap_const_logic_1;
        else 
            grp_fu_1276_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1276_p1 <= grp_fu_1276_p10(8 - 1 downto 0);
    grp_fu_1276_p10 <= std_logic_vector(resize(unsigned(kernel_2),32));

    grp_fu_1286_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1286_ce <= ap_const_logic_1;
        else 
            grp_fu_1286_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1286_p1 <= grp_fu_1286_p10(8 - 1 downto 0);
    grp_fu_1286_p10 <= std_logic_vector(resize(unsigned(kernel_3),32));

    grp_fu_1296_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1296_ce <= ap_const_logic_1;
        else 
            grp_fu_1296_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1296_p1 <= grp_fu_1296_p10(8 - 1 downto 0);
    grp_fu_1296_p10 <= std_logic_vector(resize(unsigned(kernel_4),32));

    grp_fu_1306_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1306_ce <= ap_const_logic_1;
        else 
            grp_fu_1306_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1306_p1 <= grp_fu_1306_p10(8 - 1 downto 0);
    grp_fu_1306_p10 <= std_logic_vector(resize(unsigned(kernel_5),32));

    grp_fu_1316_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1316_ce <= ap_const_logic_1;
        else 
            grp_fu_1316_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1316_p1 <= grp_fu_1316_p10(8 - 1 downto 0);
    grp_fu_1316_p10 <= std_logic_vector(resize(unsigned(kernel_6),32));

    grp_fu_1326_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1326_ce <= ap_const_logic_1;
        else 
            grp_fu_1326_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1326_p1 <= grp_fu_1326_p10(8 - 1 downto 0);
    grp_fu_1326_p10 <= std_logic_vector(resize(unsigned(kernel_7),32));

    grp_fu_1336_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1336_ce <= ap_const_logic_1;
        else 
            grp_fu_1336_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1336_p1 <= grp_fu_1336_p10(8 - 1 downto 0);
    grp_fu_1336_p10 <= std_logic_vector(resize(unsigned(kernel_8),32));
    icmp_fu_1191_p2 <= "1" when (signed(tmp_15_fu_1181_p4) < signed(ap_const_lv28_1)) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(in_stream_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1769, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1794, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1922, icmp_reg_1972)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = icmp_reg_1972))))) then 
            in_stream_TDATA_blk_n <= in_stream_V_data_V_0_state(0);
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= in_stream_V_dest_V_0_state(1);
    in_stream_V_data_V_0_ack_in <= in_stream_V_data_V_0_state(1);

    in_stream_V_data_V_0_ack_out_assign_proc : process(in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1769, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1794, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1922, icmp_reg_1972, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = icmp_reg_1972)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))))) then 
            in_stream_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            in_stream_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_V_data_V_0_data_out_assign_proc : process(in_stream_V_data_V_0_payload_A, in_stream_V_data_V_0_payload_B, in_stream_V_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = in_stream_V_data_V_0_sel)) then 
            in_stream_V_data_V_0_data_out <= in_stream_V_data_V_0_payload_B;
        else 
            in_stream_V_data_V_0_data_out <= in_stream_V_data_V_0_payload_A;
        end if; 
    end process;

    in_stream_V_data_V_0_load_A <= (in_stream_V_data_V_0_state_cmp_full and not(in_stream_V_data_V_0_sel_wr));
    in_stream_V_data_V_0_load_B <= (in_stream_V_data_V_0_sel_wr and in_stream_V_data_V_0_state_cmp_full);
    in_stream_V_data_V_0_sel <= in_stream_V_data_V_0_sel_rd;
    in_stream_V_data_V_0_state_cmp_full <= '0' when (in_stream_V_data_V_0_state = ap_const_lv2_1) else '1';
    in_stream_V_data_V_0_vld_in <= in_stream_TVALID;
    in_stream_V_data_V_0_vld_out <= in_stream_V_data_V_0_state(0);

    in_stream_V_dest_V_0_ack_out_assign_proc : process(in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1769, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1794, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1922, icmp_reg_1972, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1769) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1794) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = icmp_reg_1972)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))))) then 
            in_stream_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            in_stream_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    in_stream_V_dest_V_0_vld_in <= in_stream_TVALID;
    indvar_flatten_next7_fu_1042_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_542) + unsigned(ap_const_lv5_1));
    indvar_flatten_next_fu_834_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_461) + unsigned(ap_const_lv3_1));
    line_buf_0_3_13_fu_1443_p3 <= 
        line_buf_0_3_8_fu_196 when (sel_tmp4_fu_1391_p2(0) = '1') else 
        line_buf_0_3_9_fu_1435_p3;
    line_buf_0_3_14_fu_1451_p3 <= 
        line_buf_0_3_15_fu_1365_p6 when (sel_tmp4_fu_1391_p2(0) = '1') else 
        line_buf_0_3_5_fu_192;
    line_buf_0_3_1_fu_721_p3 <= 
        line_buf_0_3_reg_367 when (cond_reg_1773(0) = '1') else 
        in_stream_V_data_V_0_data_out;
    line_buf_0_3_4_fu_728_p3 <= 
        in_stream_V_data_V_0_data_out when (cond_reg_1773(0) = '1') else 
        line_buf_0_2_reg_379;
    line_buf_0_3_6_fu_1411_p3 <= 
        line_buf_0_3_3_reg_615 when (or_cond2_fu_1397_p2(0) = '1') else 
        newSel4_fu_1403_p3;
    line_buf_0_3_7_fu_1427_p3 <= 
        line_buf_0_2_3_reg_625 when (or_cond2_fu_1397_p2(0) = '1') else 
        newSel6_fu_1419_p3;
    line_buf_0_3_9_fu_1435_p3 <= 
        line_buf_0_3_15_fu_1365_p6 when (sel_tmp3_fu_1385_p2(0) = '1') else 
        line_buf_0_3_8_fu_196;
    line_buf_1_3_11_fu_1482_p3 <= 
        line_buf_1_3_3_reg_575 when (or_cond2_fu_1397_p2(0) = '1') else 
        newSel8_fu_1474_p3;
    line_buf_1_3_12_fu_1498_p3 <= 
        line_buf_1_2_3_reg_585 when (or_cond2_fu_1397_p2(0) = '1') else 
        newSel1_fu_1490_p3;
    line_buf_1_3_14_fu_1506_p3 <= 
        line_buf_1_3_17_phi_fu_686_p4 when (sel_tmp3_fu_1385_p2(0) = '1') else 
        line_buf_1_3_13_reg_595;
    line_buf_1_3_15_fu_1514_p3 <= 
        line_buf_1_3_13_reg_595 when (sel_tmp4_fu_1391_p2(0) = '1') else 
        line_buf_1_3_14_fu_1506_p3;
    line_buf_1_3_16_fu_1522_p3 <= 
        line_buf_1_3_17_phi_fu_686_p4 when (sel_tmp4_fu_1391_p2(0) = '1') else 
        line_buf_1_3_1_reg_605;

    line_buf_1_3_17_phi_fu_686_p4_assign_proc : process(in_stream_V_data_V_0_data_out, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1922, icmp_reg_1972, ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922) and not((ap_const_lv1_0 = icmp_reg_1972)))) then 
            line_buf_1_3_17_phi_fu_686_p4 <= in_stream_V_data_V_0_data_out;
        else 
            line_buf_1_3_17_phi_fu_686_p4 <= ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681;
        end if; 
    end process;

    line_buf_1_3_2_fu_780_p3 <= 
        line_buf_1_3_reg_402 when (or_cond_fu_766_p2(0) = '1') else 
        newSel_fu_772_p3;
    line_buf_1_3_4_fu_796_p3 <= 
        line_buf_1_2_reg_414 when (or_cond_fu_766_p2(0) = '1') else 
        newSel2_fu_788_p3;
    line_buf_1_3_6_fu_804_p3 <= 
        in_stream_V_data_V_0_data_out when (sel_tmp6_fu_756_p2(0) = '1') else 
        line_buf_1_3_5_reg_426;
    line_buf_1_3_7_fu_812_p3 <= 
        line_buf_1_3_5_reg_426 when (sel_tmp8_fu_761_p2(0) = '1') else 
        line_buf_1_3_6_fu_804_p3;
    line_buf_1_3_9_fu_820_p3 <= 
        in_stream_V_data_V_0_data_out when (sel_tmp8_fu_761_p2(0) = '1') else 
        line_buf_1_3_8_reg_438;
    line_buf_load13_phi_fu_904_p3 <= 
        line_buf_0_2_reg_379 when (cond1_fu_898_p2(0) = '1') else 
        line_buf_0_3_reg_367;
    line_buf_load14_phi_fu_912_p3 <= 
        line_buf_1_2_reg_414 when (cond1_fu_898_p2(0) = '1') else 
        line_buf_1_3_reg_402;
    newSel1_fu_1490_p3 <= 
        line_buf_1_3_17_phi_fu_686_p4 when (sel_tmp2_fu_1379_p2(0) = '1') else 
        line_buf_1_2_3_reg_585;
    newSel2_fu_788_p3 <= 
        in_stream_V_data_V_0_data_out when (sel_tmp_fu_751_p2(0) = '1') else 
        line_buf_1_2_reg_414;
    newSel4_fu_1403_p3 <= 
        line_buf_0_3_3_reg_615 when (sel_tmp2_fu_1379_p2(0) = '1') else 
        line_buf_0_3_15_fu_1365_p6;
    newSel6_fu_1419_p3 <= 
        line_buf_0_3_15_fu_1365_p6 when (sel_tmp2_fu_1379_p2(0) = '1') else 
        line_buf_0_2_3_reg_625;
    newSel8_fu_1474_p3 <= 
        line_buf_1_3_3_reg_575 when (sel_tmp2_fu_1379_p2(0) = '1') else 
        line_buf_1_3_17_phi_fu_686_p4;
    newSel_fu_772_p3 <= 
        line_buf_1_3_reg_402 when (sel_tmp_fu_751_p2(0) = '1') else 
        in_stream_V_data_V_0_data_out;
    or_cond1_i6_i_fu_1685_p2 <= (ap_pipeline_reg_pp3_iter7_tmp_9_i_i_reg_1965 and tmp_i2_i_mid2_fu_1662_p2);
    or_cond1_i_i_fu_1539_p2 <= (ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937 and ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965);
    or_cond2_fu_1397_p2 <= (sel_tmp4_fu_1391_p2 or sel_tmp3_fu_1385_p2);
    or_cond_fu_766_p2 <= (sel_tmp8_fu_761_p2 or sel_tmp6_fu_756_p2);
    out_stream_TDATA <= out_stream_V_data_V_1_data_out;

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_V_data_V_1_state, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961))) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961))))) then 
            out_stream_TDATA_blk_n <= out_stream_V_data_V_1_state(1);
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDEST <= out_stream_V_dest_V_1_data_out;
    out_stream_TID <= out_stream_V_id_V_1_data_out;
    out_stream_TKEEP <= out_stream_V_keep_V_1_data_out;
    out_stream_TLAST <= out_stream_V_last_V_1_data_out;
    out_stream_TSTRB <= out_stream_V_strb_V_1_data_out;
    out_stream_TUSER <= out_stream_V_user_V_1_data_out;
    out_stream_TVALID <= out_stream_V_dest_V_1_state(0);
    out_stream_V_data_V_1_ack_in <= out_stream_V_data_V_1_state(1);
    out_stream_V_data_V_1_ack_out <= out_stream_TREADY;

    out_stream_V_data_V_1_data_out_assign_proc : process(out_stream_V_data_V_1_payload_A, out_stream_V_data_V_1_payload_B, out_stream_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = out_stream_V_data_V_1_sel)) then 
            out_stream_V_data_V_1_data_out <= out_stream_V_data_V_1_payload_B;
        else 
            out_stream_V_data_V_1_data_out <= out_stream_V_data_V_1_payload_A;
        end if; 
    end process;

    out_stream_V_data_V_1_load_A <= (out_stream_V_data_V_1_state_cmp_full and not(out_stream_V_data_V_1_sel_wr));
    out_stream_V_data_V_1_load_B <= (out_stream_V_data_V_1_sel_wr and out_stream_V_data_V_1_state_cmp_full);
    out_stream_V_data_V_1_sel <= out_stream_V_data_V_1_sel_rd;
    out_stream_V_data_V_1_state_cmp_full <= '0' when (out_stream_V_data_V_1_state = ap_const_lv2_1) else '1';

    out_stream_V_data_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_data_V_1_vld_out <= out_stream_V_data_V_1_state(0);
    out_stream_V_dest_V_1_ack_in <= out_stream_V_dest_V_1_state(1);
    out_stream_V_dest_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_dest_V_1_data_out <= ap_const_lv6_0;
    out_stream_V_dest_V_1_sel <= out_stream_V_dest_V_1_sel_rd;

    out_stream_V_dest_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_dest_V_1_vld_out <= out_stream_V_dest_V_1_state(0);
    out_stream_V_id_V_1_ack_in <= out_stream_V_id_V_1_state(1);
    out_stream_V_id_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_id_V_1_data_out <= ap_const_lv5_0;
    out_stream_V_id_V_1_sel <= out_stream_V_id_V_1_sel_rd;

    out_stream_V_id_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_id_V_1_vld_out <= out_stream_V_id_V_1_state(0);
    out_stream_V_keep_V_1_ack_in <= out_stream_V_keep_V_1_state(1);
    out_stream_V_keep_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_keep_V_1_data_out <= ap_const_lv4_1;
    out_stream_V_keep_V_1_sel <= out_stream_V_keep_V_1_sel_rd;

    out_stream_V_keep_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_keep_V_1_vld_out <= out_stream_V_keep_V_1_state(0);
    out_stream_V_last_V_1_ack_in <= out_stream_V_last_V_1_state(1);
    out_stream_V_last_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_last_V_1_data_out <= ap_const_lv1_0;
    out_stream_V_last_V_1_sel <= out_stream_V_last_V_1_sel_rd;

    out_stream_V_last_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_last_V_1_vld_out <= out_stream_V_last_V_1_state(0);
    out_stream_V_strb_V_1_ack_in <= out_stream_V_strb_V_1_state(1);
    out_stream_V_strb_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_strb_V_1_data_out <= ap_const_lv4_1;
    out_stream_V_strb_V_1_sel <= out_stream_V_strb_V_1_sel_rd;

    out_stream_V_strb_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_strb_V_1_vld_out <= out_stream_V_strb_V_1_state(0);
    out_stream_V_user_V_1_ack_in <= out_stream_V_user_V_1_state(1);
    out_stream_V_user_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_user_V_1_data_out <= ap_const_lv2_1;
    out_stream_V_user_V_1_sel <= out_stream_V_user_V_1_sel_rd;

    out_stream_V_user_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, tmp_6_reg_1918, ap_pipeline_reg_pp3_iter9_p_i_reg_1961, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1961, ap_condition_1021)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_1021 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (not((ap_const_lv1_0 = tmp_6_reg_1918)) or (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_user_V_1_vld_out <= out_stream_V_user_V_1_state(0);
    p_i2_i_fu_1589_p2 <= (ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937 and rev_fu_1583_p2);
    p_i_fu_1166_p2 <= (tmp2_fu_1160_p2 or tmp1_fu_1154_p2);
    read_count_fu_1197_p2 <= std_logic_vector(unsigned(read_count_1_fu_200) + unsigned(ap_const_lv32_1));
    result_2_0_1_i_fu_1564_p3 <= 
        result_3_0_1_i_reg_2176 when (ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937(0) = '1') else 
        ap_const_lv32_0;
    result_2_0_2_i_fu_1608_p3 <= 
        result_3_0_2_i_fu_1603_p2 when (p_i2_i_fu_1589_p2(0) = '1') else 
        result_2_0_1_i_fu_1564_p3;
    result_2_1_2_i_fu_1679_p3 <= 
        result_3_1_1_i_reg_2198 when (tmp_12_fu_1671_p3(0) = '1') else 
        result_3_1_2_i_reg_2203;
    result_2_1_i_fu_1629_p3 <= 
        result_3_1_i_fu_1624_p2 when (ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965(0) = '1') else 
        result_2_0_2_i_reg_2187;
    result_2_2_1_i_fu_1725_p3 <= 
        result_2_1_2_i_reg_2208 when (ap_pipeline_reg_pp3_iter8_tmp_i2_i_mid2_v_reg_1949(0) = '1') else 
        result_3_2_1_i_fu_1720_p2;
    result_2_2_i_fu_1704_p3 <= 
        result_3_2_i_fu_1699_p2 when (or_cond1_i6_i_fu_1685_p2(0) = '1') else 
        result_2_1_2_i_fu_1679_p3;
    result_2_i_fu_1543_p3 <= 
        result_3_i_reg_2131 when (or_cond1_i_i_fu_1539_p2(0) = '1') else 
        ap_const_lv32_0;
    result_3_0_1_i_fu_1559_p2 <= std_logic_vector(unsigned(tmp3_fu_1553_p2) + unsigned(tmp_9_0_1_i_reg_2136));
    result_3_0_2_i_fu_1603_p2 <= std_logic_vector(unsigned(tmp4_fu_1597_p2) + unsigned(ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141));
    result_3_1_1_i_fu_1643_p2 <= std_logic_vector(unsigned(tmp6_fu_1638_p2) + unsigned(ap_pipeline_reg_pp3_iter6_tmp_9_1_1_i_reg_2151));
    result_3_1_2_i_fu_1657_p2 <= std_logic_vector(unsigned(tmp7_fu_1651_p2) + unsigned(ap_pipeline_reg_pp3_iter6_tmp_9_1_2_i_reg_2156));
    result_3_1_i_fu_1624_p2 <= std_logic_vector(unsigned(tmp5_fu_1619_p2) + unsigned(ap_pipeline_reg_pp3_iter5_tmp_9_1_i_reg_2146));
    result_3_2_1_i_fu_1720_p2 <= std_logic_vector(unsigned(tmp9_fu_1715_p2) + unsigned(ap_pipeline_reg_pp3_iter8_tmp_9_2_1_i_reg_2166));
    result_3_2_2_i_fu_1751_p2 <= std_logic_vector(unsigned(tmp10_fu_1746_p2) + unsigned(ap_pipeline_reg_pp3_iter9_tmp_9_2_2_i_reg_2171));
    result_3_2_i_fu_1699_p2 <= std_logic_vector(unsigned(tmp8_fu_1693_p2) + unsigned(ap_pipeline_reg_pp3_iter7_tmp_9_2_i_reg_2161));
    result_3_i_fu_1533_p2 <= std_logic_vector(unsigned(grp_fu_1256_p2) + unsigned(tmp_1_i_fu_1530_p1));
    rev_fu_1583_p2 <= (tmp_11_fu_1575_p3 xor ap_const_lv1_1);
    sel_tmp2_fu_1379_p2 <= "1" when (tmp_14_fu_1348_p1 = ap_const_lv2_2) else "0";
    sel_tmp3_fu_1385_p2 <= "1" when (tmp_14_fu_1348_p1 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1391_p2 <= "1" when (tmp_14_fu_1348_p1 = ap_const_lv2_0) else "0";
    sel_tmp6_fu_756_p2 <= "1" when (tmp_5_reg_1803 = ap_const_lv2_1) else "0";
    sel_tmp8_fu_761_p2 <= "1" when (tmp_5_reg_1803 = ap_const_lv2_0) else "0";
    sel_tmp_fu_751_p2 <= "1" when (tmp_5_reg_1803 = ap_const_lv2_2) else "0";
    tmp10_fu_1746_p2 <= std_logic_vector(unsigned(result_2_2_1_i_reg_2218) + unsigned(tmp_2_2_i_fu_1743_p1));
    tmp1_fu_1154_p2 <= (tmp_2_i_fu_1142_p2 or tmp_3_i_mid2_fu_1068_p3);
    tmp2_fu_1160_p2 <= (tmp_4_i_fu_1148_p2 or tmp_5_i_mid2_fu_1082_p3);
    tmp3_fu_1553_p2 <= std_logic_vector(unsigned(result_2_i_fu_1543_p3) + unsigned(tmp_0_1_i_fu_1550_p1));
    tmp4_fu_1597_p2 <= std_logic_vector(unsigned(result_2_0_1_i_fu_1564_p3) + unsigned(tmp_0_2_i_fu_1594_p1));
    tmp5_fu_1619_p2 <= std_logic_vector(unsigned(result_2_0_2_i_reg_2187) + unsigned(tmp_1_i_13_fu_1616_p1));
    tmp6_fu_1638_p2 <= std_logic_vector(unsigned(result_2_1_i_reg_2193) + unsigned(tmp_1_1_i_fu_1635_p1));
    tmp7_fu_1651_p2 <= std_logic_vector(unsigned(result_3_1_1_i_fu_1643_p2) + unsigned(tmp_1_2_i_fu_1648_p1));
    tmp8_fu_1693_p2 <= std_logic_vector(unsigned(result_2_1_2_i_fu_1679_p3) + unsigned(tmp_2_i_14_fu_1690_p1));
    tmp9_fu_1715_p2 <= std_logic_vector(unsigned(result_2_2_i_reg_2213) + unsigned(tmp_2_1_i_fu_1712_p1));
    tmp_0_1_i_fu_1550_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter3_bias_1_read_reg_2011),32));
    tmp_0_2_i_fu_1594_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter4_bias_2_read_reg_2016),32));
    tmp_10_fu_1118_p3 <= y_assign_1_mid1_fu_1104_p2(2 downto 2);
    tmp_11_fu_1575_p3 <= x_assign_1_fu_1570_p2(2 downto 2);
    tmp_12_fu_1671_p3 <= tmp_8_fu_1667_p2(2 downto 2);
    tmp_13_fu_1735_p3 <= tmp_s_fu_1731_p2(2 downto 2);
    tmp_14_fu_1348_p1 <= x_assign_mid2_reg_1931(2 - 1 downto 0);
    tmp_15_fu_1181_p4 <= read_count_1_fu_200(31 downto 4);
    tmp_1_1_i_fu_1635_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter6_bias_4_read_reg_2026),32));
    tmp_1_2_i_fu_1648_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter6_bias_5_read_reg_2031),32));
    tmp_1_i_13_fu_1616_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter5_bias_3_read_reg_2021),32));
    tmp_1_i_fu_1530_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006),32));
    tmp_2_1_i_fu_1712_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter8_bias_7_read_reg_2041),32));
    tmp_2_2_i_fu_1743_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter9_bias_8_read_reg_2046),32));
    tmp_2_fu_705_p1 <= x_reg_391(2 - 1 downto 0);
    tmp_2_i_14_fu_1690_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter7_bias_6_read_reg_2036),32));
    tmp_2_i_fu_1142_p2 <= "1" when (x_assign_mid2_fu_1054_p3 = ap_const_lv3_0) else "0";
    tmp_2_mid2_v_fu_860_p3 <= 
        y9_fu_854_p2 when (exitcond_fu_840_p2(0) = '1') else 
        y2_reg_472;
    tmp_3_i_fu_1004_p2 <= "1" when (y_assign_phi_fu_557_p4 = ap_const_lv3_0) else "0";
    tmp_3_i_mid1_fu_1062_p2 <= "1" when (y_fu_1022_p2 = ap_const_lv3_0) else "0";
    tmp_3_i_mid2_fu_1068_p3 <= 
        tmp_3_i_mid1_fu_1062_p2 when (exitcond2_fu_1048_p2(0) = '1') else 
        tmp_3_i_fu_1004_p2;
    tmp_4_i_fu_1148_p2 <= "1" when (unsigned(x_assign_mid2_fu_1054_p3) > unsigned(ap_const_lv3_2)) else "0";
    tmp_5_fu_747_p1 <= x1_reg_450(2 - 1 downto 0);
    tmp_5_i_fu_1010_p2 <= "1" when (unsigned(y_assign_phi_fu_557_p4) > unsigned(ap_const_lv3_2)) else "0";
    tmp_5_i_mid1_fu_1076_p2 <= "1" when (unsigned(y_fu_1022_p2) > unsigned(ap_const_lv3_2)) else "0";
    tmp_5_i_mid2_fu_1082_p3 <= 
        tmp_5_i_mid1_fu_1076_p2 when (exitcond2_fu_1048_p2(0) = '1') else 
        tmp_5_i_fu_1010_p2;
    tmp_7_fu_868_p1 <= tmp_2_mid2_v_fu_860_p3(1 - 1 downto 0);
    tmp_8_fu_1667_p2 <= (ap_pipeline_reg_pp3_iter7_y_assign_mid2_reg_1955 or ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181);
    tmp_9_fu_1028_p3 <= y_fu_1022_p2(2 downto 2);
    tmp_9_i_i_fu_1172_p2 <= "0" when (x_assign_mid2_fu_1054_p3 = ap_const_lv3_0) else "1";
    tmp_data_V_fu_1756_p3 <= 
        result_2_2_1_i_reg_2218 when (tmp_13_fu_1735_p3(0) = '1') else 
        result_3_2_2_i_fu_1751_p2;
    tmp_i2_i_mid2_fu_1662_p2 <= (ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949 xor ap_const_lv1_1);
    tmp_i2_i_mid2_v_fu_1126_p3 <= 
        tmp_10_fu_1118_p3 when (exitcond2_fu_1048_p2(0) = '1') else 
        tmp_9_fu_1028_p3;
    tmp_i_i_fu_1016_p2 <= "0" when (y_assign_phi_fu_557_p4 = ap_const_lv3_0) else "1";
    tmp_i_i_mid1_fu_1090_p2 <= "0" when (y_fu_1022_p2 = ap_const_lv3_0) else "1";
    tmp_i_i_mid2_fu_1096_p3 <= 
        tmp_i_i_mid1_fu_1090_p2 when (exitcond2_fu_1048_p2(0) = '1') else 
        tmp_i_i_fu_1016_p2;
    tmp_s_fu_1731_p2 <= (ap_pipeline_reg_pp3_iter9_y_assign_1_mid2_reg_1944 or ap_pipeline_reg_pp3_iter9_x_assign_1_reg_2181);

    window_1_0_phi_fu_672_p4_assign_proc : process(window_1_1_reg_658, window_1_0_reg_669, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
            window_1_0_phi_fu_672_p4 <= window_1_1_reg_658;
        else 
            window_1_0_phi_fu_672_p4 <= window_1_0_reg_669;
        end if; 
    end process;

    window_1_1_2_fu_920_p3 <= 
        line_buf_load13_phi_fu_904_p3 when (tmp_7_fu_868_p1(0) = '1') else 
        line_buf_load14_phi_fu_912_p3;

    window_1_1_phi_fu_661_p4_assign_proc : process(window_1_1_reg_658, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922, line_buf_0_3_15_reg_2096, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
            window_1_1_phi_fu_661_p4 <= line_buf_0_3_15_reg_2096;
        else 
            window_1_1_phi_fu_661_p4 <= window_1_1_reg_658;
        end if; 
    end process;


    window_2_0_phi_fu_649_p4_assign_proc : process(window_2_1_reg_635, window_2_0_reg_646, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
            window_2_0_phi_fu_649_p4 <= window_2_1_reg_635;
        else 
            window_2_0_phi_fu_649_p4 <= window_2_0_reg_646;
        end if; 
    end process;


    window_2_1_phi_fu_638_p4_assign_proc : process(window_2_1_reg_635, line_buf_1_3_17_reg_681, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) then 
            window_2_1_phi_fu_638_p4 <= line_buf_1_3_17_reg_681;
        else 
            window_2_1_phi_fu_638_p4 <= window_2_1_reg_635;
        end if; 
    end process;

    window_2_2_1_11_fu_936_p3 <= 
        window_1_1_2_fu_920_p3 when (cond1_fu_898_p2(0) = '1') else 
        window_1_1_1_reg_519;
    window_2_2_3_fu_944_p3 <= 
        window_2_2_1_reg_483 when (cond1_fu_898_p2(0) = '1') else 
        window_1_1_2_fu_920_p3;
    window_2_2_4_fu_952_p3 <= 
        window_1_1_2_fu_920_p3 when (cond1_fu_898_p2(0) = '1') else 
        window_2_1_1_reg_495;
    window_2_2_5_fu_960_p3 <= 
        window_2_2_1_reg_483 when (cond3_mid2_fu_884_p3(0) = '1') else 
        window_2_2_3_fu_944_p3;
    window_2_2_6_fu_968_p3 <= 
        window_2_1_1_reg_495 when (cond3_mid2_fu_884_p3(0) = '1') else 
        window_2_2_4_fu_952_p3;
    window_2_2_7_fu_976_p3 <= 
        window_2_2_fu_928_p3 when (cond3_mid2_fu_884_p3(0) = '1') else 
        window_1_2_1_reg_507;
    window_2_2_8_fu_984_p3 <= 
        window_2_2_1_11_fu_936_p3 when (cond3_mid2_fu_884_p3(0) = '1') else 
        window_1_1_1_reg_519;
    window_2_2_fu_928_p3 <= 
        window_1_2_1_reg_507 when (cond1_fu_898_p2(0) = '1') else 
        window_1_1_2_fu_920_p3;
    x3_mid2_fu_846_p3 <= 
        ap_const_lv2_1 when (exitcond_fu_840_p2(0) = '1') else 
        x3_reg_531;
    x_1_fu_715_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(x_reg_391));
    x_2_fu_741_p2 <= std_logic_vector(unsigned(x1_reg_450) + unsigned(ap_const_lv3_1));
    x_3_fu_892_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(x3_mid2_fu_846_p3));
    x_4_fu_1208_p2 <= std_logic_vector(unsigned(x_assign_mid2_fu_1054_p3) + unsigned(ap_const_lv3_1));
    x_assign_1_fu_1570_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp3_iter4_x_assign_mid2_reg_1931) + unsigned(ap_const_lv3_1));
    x_assign_mid2_fu_1054_p3 <= 
        ap_const_lv3_0 when (exitcond2_fu_1048_p2(0) = '1') else 
        x_assign_reg_564;
    y9_fu_854_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(y2_reg_472));
    y_assign_1_mid1_fu_1104_p2 <= std_logic_vector(unsigned(y_assign_phi_fu_557_p4) + unsigned(ap_const_lv3_2));
    y_assign_1_mid2_fu_1110_p3 <= 
        y_assign_1_mid1_fu_1104_p2 when (exitcond2_fu_1048_p2(0) = '1') else 
        y_fu_1022_p2;
    y_assign_mid2_fu_1134_p3 <= 
        y_fu_1022_p2 when (exitcond2_fu_1048_p2(0) = '1') else 
        y_assign_phi_fu_557_p4;

    y_assign_phi_fu_557_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1922, y_assign_reg_553, y_assign_mid2_reg_1955)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1922))) then 
            y_assign_phi_fu_557_p4 <= y_assign_mid2_reg_1955;
        else 
            y_assign_phi_fu_557_p4 <= y_assign_reg_553;
        end if; 
    end process;

    y_fu_1022_p2 <= std_logic_vector(unsigned(y_assign_phi_fu_557_p4) + unsigned(ap_const_lv3_1));
end behav;
