<?xml version="1.0" encoding="ASCII" standalone="no" ?>
<hierarch_block xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="Hierarchy.xsd">
   <name>HARDWARE</name>
   <sys_prim_channel>
      <name>C_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_1_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_2_pin</name>
      <type>sc_signal&lt;int></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_3_pin</name>
      <type>sc_signal&lt;int></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_4_pin</name>
      <type>sc_signal&lt;int></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_monitor_rst</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_block>
      <name>i_Clock</name>
      <type>Clock0</type>
   </sys_block>
   <sys_block>
      <name>i_Reset</name>
      <type>Reset0</type>
   </sys_block>
   <sys_block>
      <name>i_adder</name>
      <type>adder0</type>
   </sys_block>
   <sys_block>
      <name>i_monitor</name>
      <type>monitor0</type>
   </sys_block>
   <sys_block>
      <name>i_pattern_gen</name>
      <type>pattern_gen0</type>
   </sys_block>
   <connections>
      <connection>
         <from_port>HARDWARE.i_pattern_gen.clk</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Clock.clk</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_adder.clk</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_monitor.clk</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_pattern_gen.rst</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>rst</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Reset.rst</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>rst</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_adder.rst</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>rst</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_adder.c</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>c</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_monitor.eyes</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>eyes</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_pattern_gen.in1</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>in1</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_adder.a</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>a</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_adder.b</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>b</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_pattern_gen.in2</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>in2</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_monitor.rst</from_port>
         <to_prim_channel>HARDWARE.stub_i_monitor_rst</to_prim_channel>
      </connection>
   </connections>
   <callbacks/>
</hierarch_block>
