[["Scalable Instruction-Level Parallelism Through Tree-Instructions.", ["Jaime H. Moreno", "Mayan Moudgill"], "https://doi.org/10.1145/263580.263584"], ["Increasing Memory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-Offs.", ["David Lopez", "Mateo Valero", "Josep Llosa", "Eduard Ayguade"], "https://doi.org/10.1145/263580.263585"], ["Implementation of Collective I/O in the Intel Paragon Parallel File System: Initial Experiences.", ["Rajesh Bordawekar"], "https://doi.org/10.1145/263580.263586"], ["Optimizing Collective I/O Performance on Parallel Computers: A Multisystem Study.", ["Ying Chen", "Jarek Nieplocha", "Ian T. Foster", "Marianne Winslett"], "https://doi.org/10.1145/263580.263587"], ["Performance Improvement through Overhead Analysis: A Case Study in Molecular Dynamics.", ["Graham D. Riley", "J. Mark Bull", "John R. Gurd"], "https://doi.org/10.1145/263580.263589"], ["Generalized Cannon's Algorithm for Parallel Matrix Multiplication.", ["Hyuk-Jae Lee", "James P. Robertson", "Jose A. B. Fortes"], "https://doi.org/10.1145/263580.263591"], ["A Highly Accurate Fast Solver for Helmholtz Equations.", ["Xian-He Sun", "Yu Zhuang"], "https://doi.org/10.1145/263580.263593"], ["Data Caches for Superscalar Processors.", ["Toni Juan", "Juan J. Navarro", "Olivier Temam"], "https://doi.org/10.1145/263580.263595"], ["Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss.", ["James Dundas", "Trevor N. Mudge"], "https://doi.org/10.1145/263580.263597"], ["Eliminating Cache Conflict Misses through XOR-Based Placement Functions.", ["Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham", "Joan-Manuel Parcerisa"], "https://doi.org/10.1145/263580.263599"], ["Performance Study on Optimal Processor Assignment in Parallel Relational Databases.", ["Kevin H. Liu"], "https://doi.org/10.1145/263580.263601"], ["Multiprocessor Scheduling with Client Resources to Improve the Response Time of WWW Applications.", ["Daniel Andresen", "Tao Yang"], "https://doi.org/10.1145/263580.263603"], ["pSNOW: A Tool to Evaluate Architectural Issues for NOW Environments.", ["Mangesh Kasbekar", "Shailabh Nagar", "Anand Sivasubramaniam"], "https://doi.org/10.1145/263580.263606"], ["CP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations.", ["Taisuke Boku", "Kenichi Itakura", "Hiroshi Nakamura", "Kisaburo Nakazawa"], "https://doi.org/10.1145/263580.263608"], ["A Methodology for Specifying Data Distribution Using Only Standard Object-Oriented Features.", ["Naohito Sato", "Satoshi Matsuoka", "Jean-Marc Jezequel", "Akinori Yonezawa"], "https://doi.org/10.1145/263580.263611"], ["HPC++: Experiments with the Parallel Standard Template Library.", ["Elizabeth Johnson", "Dennis Gannon"], "https://doi.org/10.1145/263580.263614"], ["Impact of Selection Functions on Routing Algorithm Performance in Multicomputer Networks.", ["Wu-chang Feng", "Kang G. Shin"], "https://doi.org/10.1145/263580.263616"], ["Performance Benefits of Virtual Channels and Adaptive Routing: An Application-Driven Study.", ["Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1145/263580.263618"], ["Distributed Shared Memory Systems with Improved Barrier Synchronization and Data Transfer.", ["Nian-Feng Tzeng", "Angkul Kongmunvattana"], "https://doi.org/10.1145/263580.263623"], ["A Graph Based Approach to Barrier Synchronisation Minimisation.", ["Elena Stohr", "Michael F. P. OBoyle"], "https://doi.org/10.1145/263580.263624"], ["The Importance of Synchronization Structure in Parallel Program Optimization.", ["Arjan J. C. van Gemund"], "https://doi.org/10.1145/263580.263625"], ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors.", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626"], ["Incorporating Application Dependent Information in an Automatic Code Generating Environment.", ["Robert van Engelen", "Ilja Heitlager", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/263580.263627"], ["Sparse Code Generation for Imperfectly Nested Loops with Dependences.", ["Vladimir Kotlyar", "Keshav Pingali"], "https://doi.org/10.1145/263580.263630"], ["Speculative Execution via Address Prediction and Data Prefetching.", ["Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1145/263580.263631"], ["Adaptive Data Prefetching Using Cache Information.", ["Ando Ki", "Alan E. Knowles"], "https://doi.org/10.1145/263580.263633"], ["Performance considerations in software multicasts.", ["Jorg Cordsen", "Hans Werner Pohl", "Wolfgang Schroder-Preikschat"], "https://doi.org/10.1145/263580.263635"], ["Iteration Space Slicing and Its Application to Communication Optimization.", ["William Pugh", "Evan Rosser"], "https://doi.org/10.1145/263580.263637"], ["Compiler and Run-Time Support for Semi-Structured Applications.", ["Nikos Chrisochoides", "Induprakas Kodukula", "Keshav Pingali"], "https://doi.org/10.1145/263580.263639"], ["Conflict-Free Template Access in k-ary and Binomial Trees.", ["Maria Cristina Pinotti", "Sajal K. Das", "Falguni Sarkar"], "https://doi.org/10.1145/263580.263641"], ["Design and Performance of the Shasta Distributed Shared Memory Protocol.", ["Daniel J. Scales", "Kourosh Gharachorloo"], "https://doi.org/10.1145/263580.263643"], ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1.", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645"], ["Symbolic Evaluation for Parallelizing Compilers.", ["Thomas Fahringer", "Bernhard Scholz"], "https://doi.org/10.1145/263580.263648"], ["A Compiler Algorithm for Optimizing Locality in Loop Nests.", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/263580.263650"], ["Compile-Time Minimisation of Load Imbalance in Loop Nests.", ["Rizos Sakellariou", "John R. Gurd"], "https://doi.org/10.1145/263580.263811"], ["Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes.", ["Shlomo Reches", "Shlomo Weiss"], "https://doi.org/10.1145/263580.263813"], ["A Victim Cache for Vector Registers.", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/263580.263651"], ["Performance Analysis of Tree VLIW Architecture for Exploiting Branch ILP in Non-Numerical Code.", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1145/263580.263653"], ["Non-Singular Data Transformations: Definition, Validity and Applications.", ["Michael F. P. OBoyle", "Peter M. W. Knijnenburg"], "https://doi.org/10.1145/263580.263655"], ["Cache Miss Equations: An Analytical Representation of Cache Misses.", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/263580.263657"], ["Adaptive Migratory Scheme for Distributed Shared Memory.", ["Jai-Hoon Kim", "Nitin H. Vaidya"], "https://doi.org/10.1145/263580.263659"], ["Developing Architecture Adaptive Algorithms Using Simulation with MISS-PVM for Performance Prediction.", ["Dieter F. Kvasnicka", "Christoph W. Ueberhuber"], "https://doi.org/10.1145/263580.263660"], ["Optimizing Matrix Multiply Using PHiPAC: A Portable, High-Performance, ANSI C Coding Methodology.", ["Jeff A. Bilmes", "Krste Asanovic", "Chee-Whye Chin", "James Demmel"], "https://doi.org/10.1145/263580.263662"]]