question,A,B,C,D,E,answer,explanation
"<p>A Read/Write memory chip has a capacity of 64 k bytes. Assuming separate data and address line and availability of chip enable signal, what is the minimum number of pins required in the IC chip?</p>",28,26,24,22,,A,
<p>SSI refers to ICs with</p>,less than 12 gates on the same chip,less than 8 gates on the same chip,less than 6 gates on the same chip,less than 3 gates on the same chip,,A,
"<p>In 8085, TRAP is</p>",always maskable,cannot interrupt a service subroutine,used for catastrophic events like temporary power failure,lowest priority interrupt,,C,
<p>The simplest register is</p>,buffer register,shift register,controlled buffer register,bidirectional register,,A,
"<p>The logic realized by the circuit shown in figure<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/38-542.png""/></p>",F = A ⊙ C,F = A ⊕ C,F = B ⊙ C,F = B ⊕ C,,B,
<p>The hexadecimal number 5 F is equal to binary number</p>,1010011,1011001,1010101,1011111,,D,
<p>Which of the following methods is used for solving differential equations numerically?</p>,Runge-Kutta method,Gauss-elimination method,Newton-Raphson method,Any one of these,,A,
"<p>Some ADCs are <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">Parallel</li><li style=""padding-top:10px;"">Updown</li><li style=""padding-top:10px;"">Single slope</li><li style=""padding-top:10px;"">Dual slope</li><li style=""padding-top:10px;"">Successive approximation</li><li style=""padding-top:10px;"">Stair step</li></ol> Out of above which ones do not use DAC?</p>",1 only,"1, 3, 4","1, 2, 3","1, 5, 6",,B,
"<p>As compared to TTL, ECL has</p>",lower power dissipation,lower propagation delay,higher propagation delay,higher noise margin,,B,
<p>A 16-megabit dynamic random access memory (DRAM) is an integrated circuit capable of storing __________ characters (bytes).</p>,1048567,16 x 1024 x 10<sup>6</sup>,16 x 10<sup>6</sup>,2.1 x lo<sup>6</sup>,,D,
<p>What is the gray code word for EX-OR the binary number 101011?</p>,101011,110101,111110,011111,,D,
"<p>In a positive edge triggered JK flip flop, J = 1, K = 0 and clock pulse is rising Q will</p>",be 0,be 1,show no change,toggle,,B,
<p>A 16 bit binary adder has</p>,16 half adders,16 full adders,one half adders and 15 full adders,8 half adders and eight full adders,,C,
<p>Digital circuits mostly use</p>,Diodes,Bipolar transistors,Diodes and bipolar transistors,Bipolar transistors and FETs,,C,
"<p>The contents of stack location after the call operation will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/61-1048.png""/></p>",00000111,00001110,00001010,00001111,,A,
"<p>In figure, R = 20KΩ and C = 75 pF. The converter clock frequency will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/60-1028.png""/></p>",606 Hz,1212 Hz,555 KHz,606 KHz,,A,
<p>If a microcomputer has a 64 K memory; what is the hexadecimal notations for the first memory location?</p>,AAAA,FFFF,AAA0,0000,,D,
"<p>In the switching circuit, switches A, B have value 0 for OFF, 1 for ON and the output Y has 0 volts for 1 volts, then the expression for Y is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/49-800.png""/></p>",AB,A + B,"<span style=""text-decoration:overline;"">A + B</span>",AB,,C,
<p>2's complement number 00011111 = __________ <sub>10</sub></p>,+31,-31,+11,-11,,A,
"<p>In 8085 microprocessor, what is the length of temporary register?</p>",6 bits,8 bits,12 bits,16 bits,,B,
<p>The problem of current lagging is associated with</p>,DCTL gates,DTL gates,ECL gates,CMOS gates,,A,
<p>In a NOT gate the output is always the opposite of the input.</p>,True,False,,,,A,
"<p>""Micro-programming"" is a technique</p>",for programming the microprocessors,for writing small programs efficiently,for programming the control steps of a computer,for programming output/input,,C,
<p>Status register in the 8156 contains information about</p>,the timer,the ports,both (a) and (b),none of the above,,C,
<p>The noise margin of a TTL gate is about</p>,0.2 V,0.4 V,0.6 V,0.8 V,,B,
<p>TTL circuit with active pull up is preferred because of its suitability for</p>,wired AND operation,bus operated system,wired logic operation,reasonable dissipation and speed of operation,,D,
<p>A parity check usually can detect</p>,one-bit error,double-bit error,three-bit error,any-bit error,,A,
<p>Which of the following is 'synchronous'?</p>,Half adder,Full adder,R-S flip-flop,Clocked R-S flip-flop,,D,
"<p>TRAP is __________ whereas RST 7.5, RST 6.5, RST 5.5 are __________ .</p>","maskable, non-maskable","maskable, maskable","non-maskable, non-maskable","non-maskable, maskable",,D,
<p>For a binary half subtractor having two inputs <i>A</i> and <i>B</i> the correct sets of logical expressions for the outputs <i>D</i> (<i>A</i> - <i>B</i>) and <i>X</i> = Borrow are</p>,"D = AB + <span style=""text-decoration:overline;"">A</span>B, X = <span style=""text-decoration:overline;"">A</span>B","D = <span style=""text-decoration:overline;"">A</span>B A<span style=""text-decoration:overline;"">B</span>, X = A<span style=""text-decoration:overline;"">B</span>","D = <span style=""text-decoration:overline;"">A</span>B + A<span style=""text-decoration:overline;"">B</span>, X = <span style=""text-decoration:overline;"">A</span>B","D = AB + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>, X = A<span style=""text-decoration:overline;"">B</span>",,C,
"<p>In a flip-flop with a NAND latch, a low <i>R</i> and a low <i>S</i> produces</p>",active condition,inactive condition,race condition,dead condition,,C,
<p>ECL can be used to high frequencies in the order of</p>,500 kHz,1 MHz,100 MHz,500 MHz,,D,
"<p>The output <i>Y</i> of the circuit shown in the figure is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/53-879.png""/></p>",(A + B) C + DE,AB + C(D + E),(A + B) C + D + E,(AB + C) . DE,,A,
<p>Status register in the 8156 is read with</p>,IN 20 H,OUT 20 H,either (a) or (b),none of the above,,A,
<p>Binary 1111 when subtracted from binary 11111 is</p>,101110,10110,10000,100010,,A,
<p>Computer virus is a piece of rough software of unknown origin that</p>,copies itself like a breeding germ,spreads from one machine to another,eats away processing power,all of the above,,D,
"<p>What is the result for expression (map method)? <br/><span style=""text-decoration:overline;"">AB</span>C + AD + <span style=""text-decoration:overline;"">D</span> (B + C) + A<span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">D</span></p>","A + D + <span style=""text-decoration:overline;"">B</span>C",A + D,"<span style=""text-decoration:overline;"">A</span> D + <span style=""text-decoration:overline;"">B</span> C","A + <span style=""text-decoration:overline;"">D</span> + <span style=""text-decoration:overline;"">B</span>C",,B,
<p>In a 4 bit full adder how many half adders and OR gates are required</p>,8 and 4,7 and 4,7 and 3,8 and 3,,C,
<p>Which of the following is not a specification of D/A and A/D converters?</p>,Gain,Drift,Speed,Accuracy,,A,
<p>Words having 8 bits are to be stored into computer memory. The number of lines required for writing into memory are</p>,1,2,4,8,,D,
"<p>In 8085, to disable the whole interrupt system (except TRAP)</p>",the DI instruction may be used,the DO instruction may be used,the INTERRUPT instruction may be used,the El instruction may be used,,A,
<p>The reason for glitches on the outputs of decoding gates on a synchronous counter is</p>,FFs changing states together,FFs changing states one at a time,AND gates not functioning properly,none of the above,,B,
<p>EEPROM is also known as</p>,UVPROM,EAPROM,both UVPROM and EAPROM,none of the above,,B,
"<p>The MOS symbols shown indicates:<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/51-839.png""/> <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">that it is depletion type</li><li style=""padding-top:10px;"">that it is enhancement type</li><li style=""padding-top:10px;"">that it is <i>n</i> channel</li><li style=""padding-top:10px;"">that it is <i>p</i> channel</li><li style=""padding-top:10px;"">that electrons flow from <i>D</i> to <i>S</i></li><li style=""padding-top:10px;"">that holes flow from <i>D</i> to <i>S</i></li></ol> The only true statements are</p>","1, 3, 6","2, 4, 6","1, 3, 5","2, 3, 6",,A,
"<p>As compared to TTL, CMOS logic has</p>",higher speed of operation,higher power dissipation,smaller physical size,all of the above,,C,
<p>Decimal number 5436 when converted into 9's complement will become</p>,4356,4653,4563,4655,,C,
"<p>What is output 'Z' of an EX-OR gate, whose all inputs are set at A?</p>",Z = A,Z = 1,Z = 0,Z = A,,C,
<p>Minimum number of J-K flip-flop needed to construct a <i>BCD</i> counter is</p>,2,3,4,5,,C,
"<p>The following switching functions are to be implemented using a decoder <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;""> <i>f</i><sub>1</sub> = ∑<i>m</i> (1, 2, 4, 8, 10, 14)</li><li style=""padding-top:10px;""><i>f</i><sub>2</sub> = ∑<i>m</i> (2, 5, 9, 15)</li><li style=""padding-top:10px;""><i>f</i><sub>3</sub> = ∑<i>m</i> (2, 4, 5, 6, 7)</li></ol> The minimum configuration of decoder is</p>",2 to 4 line,3 to 8 line,4 to 16 line,5 to 32 line,,C,
"<p>For the logic circuit of the given figure the simplified Boolean expression is <br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/28-381.png""/></p>",A ⊕ B,A + B,AB,"<span style=""text-decoration:overline;"">A</span> + B",,A,
