#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 29 18:09:34 2021
# Process ID: 21528
# Current directory: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1
# Command line: vivado.exe -log decoderTest_decoder_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoderTest_decoder_0_0.tcl
# Log file: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/decoderTest_decoder_0_0.vds
# Journal file: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source decoderTest_decoder_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top decoderTest_decoder_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 475.859 ; gain = 96.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoderTest_decoder_0_0' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/synth/decoderTest_decoder_0_0.vhd:85]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: 32'b10101010000000000000000000000000 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_M00_DDR_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M00_CDMA_BASE_ADDR bound to: 32'b01000010000000000000000000000000 
INFO: [Synth 8-3491] module 'decoder_v1_0' declared at 'd:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0.vhd:5' bound to instance 'U0' of component 'decoder_v1_0' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/synth/decoderTest_decoder_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'decoder_v1_0' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0.vhd:57]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_DDR_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_CDMA_BASE_ADDR bound to: 1107296256 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_DDR_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_CDMA_BASE_ADDR bound to: 1107296256 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'decoder_v1_0_M00_AXI' declared at 'd:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:7' bound to instance 'decoder_v1_0_M00_AXI_inst' of component 'decoder_v1_0_M00_AXI' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'decoder_v1_0_M00_AXI' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:101]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_DDR_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_CDMA_BASE_ADDR bound to: 1107296256 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:238]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:241]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:242]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:285]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:286]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:287]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:288]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:289]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:290]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:291]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:292]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:293]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:294]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:295]
WARNING: [Synth 8-614] signal 'insFinish' is read in the process but is not in the sensitivity list [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:457]
WARNING: [Synth 8-614] signal 'M_AXI_RVALID' is read in the process but is not in the sensitivity list [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:457]
WARNING: [Synth 8-614] signal 'selection' is read in the process but is not in the sensitivity list [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:457]
WARNING: [Synth 8-614] signal 'writeReset' is read in the process but is not in the sensitivity list [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:457]
INFO: [Synth 8-226] default block is never used [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element instructionFlag_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element seeInsNum_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:350]
WARNING: [Synth 8-6014] Unused sequential element tempAddr_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element nextAddr_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:349]
WARNING: [Synth 8-6014] Unused sequential element insDown2_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element insDown1_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element insUp2_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element insNum_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element status_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:494]
WARNING: [Synth 8-6014] Unused sequential element controlWord_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:498]
WARNING: [Synth 8-6014] Unused sequential element initInter_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:538]
WARNING: [Synth 8-3848] Net error_reg in module/entity decoder_v1_0_M00_AXI does not have driver. [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:213]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity decoder_v1_0_M00_AXI does not have driver. [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:191]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity decoder_v1_0_M00_AXI does not have driver. [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'decoder_v1_0_M00_AXI' (1#1) [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'decoder_v1_0' (2#1) [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'decoderTest_decoder_0_0' (3#1) [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/synth/decoderTest_decoder_0_0.vhd:85]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[31]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[30]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[29]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[28]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[27]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[26]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[25]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[24]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[23]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[22]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[21]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[20]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[19]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[18]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[17]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[16]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[15]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[14]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[13]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[12]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[11]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[10]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[9]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[8]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[7]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[6]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[5]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[4]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[3]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[2]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[1]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_WDATA[0]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design decoder_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 531.945 ; gain = 152.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 531.945 ; gain = 152.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 531.945 ; gain = 152.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 878.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 878.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 879.594 ; gain = 1.465
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 879.594 ; gain = 500.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 879.594 ; gain = 500.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 879.594 ; gain = 500.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'insUp1_reg' and it is trimmed from '32' to '30' bits. [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:326]
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'decoder_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "targetSlave" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               init_read |                               01 |                               10
            init_compare |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'decoder_v1_0_M00_AXI'
WARNING: [Synth 8-327] inferring latch for variable 'writeReset_reg' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:463]
WARNING: [Synth 8-327] inferring latch for variable 'writeFlag_reg' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:461]
WARNING: [Synth 8-327] inferring latch for variable 'cdmaWriteFlag_reg' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:466]
WARNING: [Synth 8-327] inferring latch for variable 'resetFinish_reg' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:464]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 879.594 ; gain = 500.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'U0/decoder_v1_0_M00_AXI_inst/write_issued_reg' into 'U0/decoder_v1_0_M00_AXI_inst/start_single_write_reg' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:865]
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design decoderTest_decoder_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[31]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[30]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[29]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[28]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[27]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[26]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[25]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[24]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[23]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[22]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[21]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[20]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[19]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[18]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[17]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[16]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[15]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[14]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[13]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[12]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[11]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[10]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[9]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[8]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[7]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[6]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[5]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[4]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[3]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[2]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[1]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_wdata[0]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design decoderTest_decoder_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/decoder_v1_0_M00_AXI_inst/start_single_write_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/decoder_v1_0_M00_AXI_inst/ERROR_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/decoder_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[0]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[1]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[2]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[3]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[4]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[5]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[6]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[7]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[8]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[9]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[10]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[11]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[12]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[13]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[14]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[15]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[16]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[17]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[18]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[19]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[20]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[21]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[22]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[23]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[24]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[26]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[27]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[28]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[29]' (FDR) to 'U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/decoder_v1_0_M00_AXI_inst/targetSlave_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 879.594 ; gain = 500.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 881.156 ; gain = 501.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 881.305 ; gain = 502.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/decoder_v1_0_M00_AXI_inst/writeReset with 1st driver pin 'U0/decoder_v1_0_M00_AXI_inst/writeReset_reg__0/Q' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:463]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/decoder_v1_0_M00_AXI_inst/writeReset with 2nd driver pin 'U0/decoder_v1_0_M00_AXI_inst/writeReset_reg/Q' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:541]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag with 1st driver pin 'U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag_reg__0/Q' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:466]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag with 2nd driver pin 'U0/decoder_v1_0_M00_AXI_inst/cdmaWriteFlag_reg/Q' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/63ab/hdl/decoder_v1_0_M00_AXI.vhd:497]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     3|
|3     |LUT2   |    13|
|4     |LUT3   |    13|
|5     |LUT4   |    13|
|6     |LUT5   |    12|
|7     |LUT6   |    21|
|8     |FDRE   |    62|
|9     |LD     |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   151|
|2     |  U0                          |decoder_v1_0         |   151|
|3     |    decoder_v1_0_M00_AXI_inst |decoder_v1_0_M00_AXI |   151|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 901.121 ; gain = 174.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 901.121 ; gain = 521.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 112 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 905.359 ; gain = 537.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/decoderTest_decoder_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP decoderTest_decoder_0_0, cache-ID = 302132900a4dd71d
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_decoder_0_0_synth_1/decoderTest_decoder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoderTest_decoder_0_0_utilization_synth.rpt -pb decoderTest_decoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 29 18:09:54 2021...
