Timing Analyzer report for Testing4BitDecrementer
Sun Dec  4 16:45:17 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_generator:inst2|inst6'
 13. Slow 1200mV 85C Model Setup: '4_Bit_Parallel_Access_Register:inst16|dff1'
 14. Slow 1200mV 85C Model Setup: '4_Bit_Parallel_Access_Register:inst7|dff1'
 15. Slow 1200mV 85C Model Setup: '4_Bit_Parallel_Access_Register:inst8|dff1'
 16. Slow 1200mV 85C Model Setup: 'CLK_IN'
 17. Slow 1200mV 85C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst|inst10'
 18. Slow 1200mV 85C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'
 19. Slow 1200mV 85C Model Hold: 'CLK_IN'
 20. Slow 1200mV 85C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'
 21. Slow 1200mV 85C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst|inst10'
 22. Slow 1200mV 85C Model Hold: 'clock_generator:inst2|inst6'
 23. Slow 1200mV 85C Model Hold: '4_Bit_Parallel_Access_Register:inst16|dff1'
 24. Slow 1200mV 85C Model Hold: '4_Bit_Parallel_Access_Register:inst7|dff1'
 25. Slow 1200mV 85C Model Hold: '4_Bit_Parallel_Access_Register:inst8|dff1'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst16|dff1'
 34. Slow 1200mV 0C Model Setup: 'clock_generator:inst2|inst6'
 35. Slow 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst7|dff1'
 36. Slow 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst8|dff1'
 37. Slow 1200mV 0C Model Setup: 'CLK_IN'
 38. Slow 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst|inst10'
 39. Slow 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'
 40. Slow 1200mV 0C Model Hold: 'CLK_IN'
 41. Slow 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'
 42. Slow 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst|inst10'
 43. Slow 1200mV 0C Model Hold: 'clock_generator:inst2|inst6'
 44. Slow 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst16|dff1'
 45. Slow 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst7|dff1'
 46. Slow 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst8|dff1'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst7|dff1'
 54. Fast 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst8|dff1'
 55. Fast 1200mV 0C Model Setup: 'clock_generator:inst2|inst6'
 56. Fast 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst16|dff1'
 57. Fast 1200mV 0C Model Setup: 'CLK_IN'
 58. Fast 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst|inst10'
 59. Fast 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'
 60. Fast 1200mV 0C Model Hold: 'CLK_IN'
 61. Fast 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'
 62. Fast 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst|inst10'
 63. Fast 1200mV 0C Model Hold: 'clock_generator:inst2|inst6'
 64. Fast 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst16|dff1'
 65. Fast 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst7|dff1'
 66. Fast 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst8|dff1'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Testing4BitDecrementer                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processors 4-12        ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; Clock Name                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                   ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 4_Bit_Parallel_Access_Register:inst7|dff1 }             ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 4_Bit_Parallel_Access_Register:inst8|dff1 }             ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 4_Bit_Parallel_Access_Register:inst16|dff1 }            ;
; CLK_IN                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN }                                                ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst2|clock_divider_1024:inst8|inst10 } ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst2|clock_divider_1024:inst|inst10 }  ;
; clock_generator:inst2|inst6                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst2|inst6 }                           ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 162.81 MHz ; 162.81 MHz      ; 4_Bit_Parallel_Access_Register:inst7|dff1             ;                                                               ;
; 166.72 MHz ; 166.72 MHz      ; 4_Bit_Parallel_Access_Register:inst8|dff1             ;                                                               ;
; 184.71 MHz ; 184.71 MHz      ; 4_Bit_Parallel_Access_Register:inst16|dff1            ;                                                               ;
; 263.92 MHz ; 263.92 MHz      ; clock_generator:inst2|inst6                           ;                                                               ;
; 304.04 MHz ; 250.0 MHz       ; CLK_IN                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 306.28 MHz ; 306.28 MHz      ; clock_generator:inst2|clock_divider_1024:inst|inst10  ;                                                               ;
; 345.18 MHz ; 345.18 MHz      ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ;                                                               ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clock_generator:inst2|inst6                           ; -2.789 ; -23.893       ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; -2.713 ; -15.115       ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; -2.571 ; -16.049       ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; -2.499 ; -16.642       ;
; CLK_IN                                                ; -2.289 ; -7.082        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; -2.265 ; -6.641        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -1.897 ; -3.359        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLK_IN                                                ; 0.402 ; 0.000         ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.402 ; 0.000         ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 0.402 ; 0.000         ;
; clock_generator:inst2|inst6                           ; 0.407 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 0.832 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 1.103 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 1.319 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK_IN                                                ; -3.000 ; -15.850       ;
; clock_generator:inst2|inst6                           ; -1.285 ; -15.420       ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -1.285 ; -7.710        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 0.443  ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 0.465  ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 0.474  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst2|inst6'                                                                                                                                                             ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                               ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; -2.789 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.831     ; 1.956      ;
; -2.742 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.831     ; 1.909      ;
; -2.618 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.310     ; 2.306      ;
; -2.544 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.192     ; 2.350      ;
; -2.538 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.310     ; 2.226      ;
; -2.494 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.192     ; 2.300      ;
; -2.363 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.078     ; 3.283      ;
; -2.357 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.081     ; 3.274      ;
; -2.302 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.047     ; 3.253      ;
; -2.153 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.046     ; 3.105      ;
; -1.996 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.045     ; 2.949      ;
; -1.976 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.079     ; 2.895      ;
; -1.916 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.045     ; 2.869      ;
; -1.623 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.046     ; 2.575      ;
; -1.487 ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.045     ; 2.440      ;
; -1.487 ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.046     ; 2.439      ;
; -1.364 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.047     ; 2.315      ;
; -1.346 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 3.030      ; 5.106      ;
; -1.333 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 2.980      ; 5.043      ;
; -1.233 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.047     ; 2.184      ;
; -1.050 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 3.003      ; 4.783      ;
; -1.013 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 1.346      ; 3.089      ;
; -0.955 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.814      ; 3.499      ;
; -0.939 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 1.346      ; 3.015      ;
; -0.854 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.814      ; 3.398      ;
; -0.848 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.956      ; 3.534      ;
; -0.799 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.079     ; 1.718      ;
; -0.786 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.956      ; 3.472      ;
; -0.781 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 2.980      ; 4.991      ;
; -0.751 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 3.030      ; 5.011      ;
; -0.673 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.078     ; 1.593      ;
; -0.571 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 3.003      ; 4.804      ;
; -0.481 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 1.346      ; 3.057      ;
; -0.430 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 1.346      ; 3.006      ;
; -0.423 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.814      ; 3.467      ;
; -0.370 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.814      ; 3.414      ;
; -0.365 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.956      ; 3.551      ;
; -0.271 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.956      ; 3.457      ;
; 0.152  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.081     ; 0.765      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: '4_Bit_Parallel_Access_Register:inst16|dff1'                                                                                                                                            ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.713 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.261      ; 2.894      ;
; -2.275 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.406      ; 2.653      ;
; -2.207 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.438      ; 5.297      ;
; -2.174 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.261      ; 2.718      ;
; -2.125 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.222      ; 2.456      ;
; -2.105 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.260      ; 2.468      ;
; -2.053 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.016      ; 3.989      ;
; -2.050 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.399      ; 5.290      ;
; -2.039 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.437      ; 5.311      ;
; -1.969 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.583      ; 5.256      ;
; -1.903 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.407      ; 2.600      ;
; -1.832 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.161      ; 3.965      ;
; -1.828 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.016      ; 3.764      ;
; -1.820 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.223      ; 2.325      ;
; -1.777 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.161      ; 3.910      ;
; -1.639 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.584      ; 5.245      ;
; -1.611 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.438      ; 5.064      ;
; -1.607 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.400      ; 5.021      ;
; -1.558 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.438      ; 5.148      ;
; -1.513 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.015      ; 3.631      ;
; -1.511 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.977      ; 3.597      ;
; -1.483 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.015      ; 3.601      ;
; -1.471 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.977      ; 3.557      ;
; -1.466 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.399      ; 5.206      ;
; -1.463 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.162      ; 3.915      ;
; -1.406 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.437      ; 5.178      ;
; -1.391 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.016      ; 3.690      ;
; -1.350 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.583      ; 5.137      ;
; -1.320 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.016      ; 3.619      ;
; -1.274 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 2.162      ; 3.726      ;
; -1.217 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.978      ; 3.477      ;
; -1.213 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.978      ; 3.473      ;
; -1.046 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.584      ; 5.152      ;
; -1.020 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.438      ; 4.973      ;
; -1.018 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.400      ; 4.932      ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: '4_Bit_Parallel_Access_Register:inst7|dff1'                                                                                                                                         ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.571 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.869      ; 6.274      ;
; -2.461 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.901      ; 6.204      ;
; -2.403 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.898      ; 6.135      ;
; -2.223 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.901      ; 6.139      ;
; -2.214 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.899      ; 6.127      ;
; -2.172 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.898      ; 6.084      ;
; -2.109 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.777      ; 2.996      ;
; -2.091 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.869      ; 6.294      ;
; -2.065 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.960      ; 4.127      ;
; -2.017 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.774      ; 2.893      ;
; -2.005 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.871      ; 5.890      ;
; -1.974 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.901      ; 6.217      ;
; -1.931 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.960      ; 3.993      ;
; -1.916 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.962      ; 4.160      ;
; -1.916 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.898      ; 6.148      ;
; -1.884 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.775      ; 2.941      ;
; -1.866 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.745      ; 2.713      ;
; -1.853 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.992      ; 3.955      ;
; -1.848 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.992      ; 3.950      ;
; -1.837 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.774      ; 2.893      ;
; -1.834 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.777      ; 2.894      ;
; -1.806 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.899      ; 6.219      ;
; -1.794 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.989      ; 3.885      ;
; -1.735 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.901      ; 6.151      ;
; -1.731 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.898      ; 6.143      ;
; -1.667 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.989      ; 3.758      ;
; -1.601 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.992      ; 3.876      ;
; -1.549 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.747      ; 2.578      ;
; -1.546 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.990      ; 3.818      ;
; -1.522 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.990      ; 3.794      ;
; -1.472 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.992      ; 3.747      ;
; -1.454 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.871      ; 5.839      ;
; -1.429 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.989      ; 3.700      ;
; -1.417 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.962      ; 3.661      ;
; -1.405 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.989      ; 3.676      ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: '4_Bit_Parallel_Access_Register:inst8|dff1'                                                                                                                                         ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.499 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.739      ; 6.072      ;
; -2.475 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.691      ; 6.000      ;
; -2.453 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.863      ; 6.021      ;
; -2.407 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.739      ; 5.987      ;
; -2.400 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.690      ; 5.930      ;
; -2.269 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.737      ; 6.022      ;
; -2.139 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.736      ; 5.715      ;
; -2.136 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.806      ; 3.915      ;
; -2.129 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.739      ; 6.202      ;
; -2.127 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.543      ; 2.772      ;
; -2.122 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.634      ; 3.858      ;
; -2.120 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.634      ; 3.856      ;
; -2.080 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.591      ; 2.773      ;
; -2.079 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.715      ; 2.767      ;
; -2.051 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.542      ; 2.701      ;
; -2.044 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.633      ; 3.785      ;
; -2.043 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.863      ; 6.111      ;
; -2.038 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.806      ; 3.817      ;
; -2.012 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.679      ; 3.799      ;
; -2.008 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.691      ; 6.033      ;
; -1.956 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.682      ; 3.747      ;
; -1.940 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.588      ; 2.636      ;
; -1.936 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.739      ; 6.016      ;
; -1.931 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.690      ; 5.961      ;
; -1.915 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.679      ; 3.702      ;
; -1.913 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.633      ; 3.654      ;
; -1.913 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.591      ; 2.613      ;
; -1.900 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.589      ; 2.773      ;
; -1.874 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.682      ; 3.665      ;
; -1.865 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.737      ; 6.118      ;
; -1.860 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.682      ; 3.644      ;
; -1.815 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.682      ; 3.599      ;
; -1.611 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.736      ; 5.687      ;
; -1.596 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.680      ; 3.560      ;
; -1.552 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.680      ; 3.516      ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_IN'                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.289 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 3.206      ;
; -2.282 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 3.199      ;
; -2.152 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 3.069      ;
; -2.014 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 2.931      ;
; -1.918 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 2.835      ;
; -1.906 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 2.823      ;
; -1.904 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 2.821      ;
; -1.654 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 2.571      ;
; -1.446 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 0.500        ; 2.986      ; 5.152      ;
; -1.364 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 2.281      ;
; -0.951 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 1.000        ; 2.986      ; 5.157      ;
; -0.931 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.848      ;
; -0.930 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.847      ;
; -0.924 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.841      ;
; -0.923 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.840      ;
; -0.794 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.711      ;
; -0.793 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.710      ;
; -0.721 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.638      ;
; -0.721 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.638      ;
; -0.721 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.638      ;
; -0.714 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.631      ;
; -0.714 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.631      ;
; -0.714 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.631      ;
; -0.656 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.573      ;
; -0.655 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.572      ;
; -0.584 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.501      ;
; -0.584 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.501      ;
; -0.584 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.501      ;
; -0.560 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.477      ;
; -0.559 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.476      ;
; -0.548 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.465      ;
; -0.547 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.464      ;
; -0.546 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.463      ;
; -0.545 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.462      ;
; -0.446 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.363      ;
; -0.446 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.363      ;
; -0.446 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.363      ;
; -0.347 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.264      ;
; -0.346 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.263      ;
; -0.338 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.255      ;
; -0.217 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.134      ;
; -0.185 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.102      ;
; -0.185 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.102      ;
; -0.172 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.089      ;
; -0.169 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 1.086      ;
; -0.076 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.993      ;
; -0.061 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.978      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.081     ; 0.765      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.265 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.182      ;
; -2.254 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.171      ;
; -2.125 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.042      ;
; -1.986 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.903      ;
; -1.905 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.822      ;
; -1.869 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.786      ;
; -1.855 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.772      ;
; -1.494 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.411      ;
; -1.481 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.398      ;
; -1.066 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 2.734      ; 4.530      ;
; -0.942 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.859      ;
; -0.941 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.858      ;
; -0.931 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.848      ;
; -0.930 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.847      ;
; -0.802 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.719      ;
; -0.801 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.718      ;
; -0.663 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.580      ;
; -0.662 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.579      ;
; -0.588 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 2.734      ; 4.552      ;
; -0.582 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.499      ;
; -0.581 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.498      ;
; -0.567 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.567 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.567 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.556 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.556 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.556 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.546 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.463      ;
; -0.545 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.462      ;
; -0.532 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.449      ;
; -0.531 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.448      ;
; -0.427 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.427 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.427 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.357 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.274      ;
; -0.356 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.273      ;
; -0.330 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.247      ;
; -0.288 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.205      ;
; -0.288 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.205      ;
; -0.288 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.205      ;
; -0.258 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.175      ;
; -0.187 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.104      ;
; -0.183 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.100      ;
; -0.182 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.099      ;
; -0.173 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.090      ;
; -0.079 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.996      ;
; -0.057 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.974      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'                                                                                                                                        ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.897 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.814      ;
; -1.886 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.803      ;
; -1.760 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.677      ;
; -1.605 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.522      ;
; -1.514 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.431      ;
; -1.246 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.878      ; 4.854      ;
; -0.710 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.878      ; 4.818      ;
; -0.545 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.462      ;
; -0.534 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.451      ;
; -0.519 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.436      ;
; -0.408 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.325      ;
; -0.335 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.252      ;
; -0.332 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.249      ;
; -0.253 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.170      ;
; -0.067 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.984      ;
; -0.066 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.983      ;
; 0.109  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.808      ;
; 0.152  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst1 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_IN'                                                                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.674      ;
; 0.614 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.881      ;
; 0.621 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.888      ;
; 0.643 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.910      ;
; 0.647 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.914      ;
; 0.654 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 0.921      ;
; 0.789 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.056      ;
; 0.832 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.099      ;
; 0.835 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.102      ;
; 0.836 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.103      ;
; 0.987 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.255      ;
; 0.996 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.263      ;
; 0.997 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.264      ;
; 1.007 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.274      ;
; 1.008 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.275      ;
; 1.067 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.334      ;
; 1.068 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.335      ;
; 1.087 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.354      ;
; 1.087 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.354      ;
; 1.088 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.355      ;
; 1.172 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.439      ;
; 1.173 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.440      ;
; 1.192 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.459      ;
; 1.192 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.459      ;
; 1.193 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.460      ;
; 1.199 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.466      ;
; 1.199 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.466      ;
; 1.200 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.467      ;
; 1.272 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.539      ;
; 1.273 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 0.000        ; 3.099      ; 4.820      ;
; 1.273 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.540      ;
; 1.377 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.644      ;
; 1.378 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.645      ;
; 1.384 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.651      ;
; 1.385 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 1.652      ;
; 1.738 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; -0.500       ; 3.099      ; 4.785      ;
; 1.752 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.019      ;
; 2.049 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.316      ;
; 2.198 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.465      ;
; 2.209 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.476      ;
; 2.269 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.536      ;
; 2.374 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.641      ;
; 2.474 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.741      ;
; 2.579 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.846      ;
; 2.586 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.081      ; 2.853      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'                                                                                                                                        ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst1 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.694      ;
; 0.616 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.883      ;
; 0.617 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.884      ;
; 0.780 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.047      ;
; 0.827 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.094      ;
; 0.829 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.096      ;
; 0.898 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.165      ;
; 1.003 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.270      ;
; 1.006 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.273      ;
; 1.040 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.307      ;
; 1.049 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 3.018      ; 4.505      ;
; 1.592 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -0.500       ; 3.018      ; 4.548      ;
; 1.858 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.125      ;
; 1.971 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.238      ;
; 2.089 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.356      ;
; 2.194 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.461      ;
; 2.197 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.464      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.618 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.885      ;
; 0.625 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.892      ;
; 0.647 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.914      ;
; 0.652 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.919      ;
; 0.656 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.923      ;
; 0.660 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.927      ;
; 0.809 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.809 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.809 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.827 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.094      ;
; 0.834 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.101      ;
; 0.844 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.111      ;
; 0.845 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.112      ;
; 0.911 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.911 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.911 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.912 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 2.868      ; 4.218      ;
; 0.987 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.255      ;
; 1.006 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.273      ;
; 1.007 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.274      ;
; 1.017 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.284      ;
; 1.017 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.284      ;
; 1.017 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.284      ;
; 1.021 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.021 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.021 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.093 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.360      ;
; 1.094 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.361      ;
; 1.170 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.437      ;
; 1.171 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.438      ;
; 1.272 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.539      ;
; 1.273 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.540      ;
; 1.378 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.645      ;
; 1.379 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.646      ;
; 1.382 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.649      ;
; 1.383 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.650      ;
; 1.426 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 2.868      ; 4.232      ;
; 1.820 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.087      ;
; 1.828 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.095      ;
; 2.120 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.387      ;
; 2.139 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.406      ;
; 2.226 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.493      ;
; 2.303 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.570      ;
; 2.405 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.672      ;
; 2.511 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.778      ;
; 2.515 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.782      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst2|inst6'                                                                                                                                                             ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                               ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.407 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.081      ; 0.674      ;
; 0.718 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 2.057      ; 3.213      ;
; 0.836 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 2.057      ; 3.331      ;
; 0.844 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.909      ; 3.191      ;
; 0.928 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 1.422      ; 2.788      ;
; 0.949 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 1.422      ; 2.809      ;
; 0.950 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.909      ; 3.297      ;
; 0.968 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 3.148      ; 4.554      ;
; 1.167 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 3.177      ; 4.782      ;
; 1.183 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.078      ; 1.447      ;
; 1.190 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 3.124      ; 4.752      ;
; 1.265 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 2.057      ; 3.260      ;
; 1.332 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.079      ; 1.597      ;
; 1.349 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.909      ; 3.196      ;
; 1.356 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 2.057      ; 3.351      ;
; 1.440 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 3.148      ; 4.526      ;
; 1.461 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.909      ; 3.308      ;
; 1.474 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 1.422      ; 2.834      ;
; 1.495 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 1.422      ; 2.855      ;
; 1.665 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 3.177      ; 4.780      ;
; 1.670 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 3.124      ; 4.732      ;
; 1.701 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.047      ; 1.934      ;
; 1.772 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.047      ; 2.005      ;
; 1.951 ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.046      ; 2.183      ;
; 1.988 ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.045      ; 2.219      ;
; 2.058 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.046      ; 2.290      ;
; 2.407 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.045      ; 2.638      ;
; 2.441 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.079      ; 2.706      ;
; 2.485 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.045      ; 2.716      ;
; 2.654 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.046      ; 2.886      ;
; 2.704 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.047      ; 2.937      ;
; 2.775 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.081      ; 3.042      ;
; 2.790 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.078      ; 3.054      ;
; 2.809 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.946     ; 2.049      ;
; 2.831 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.946     ; 2.071      ;
; 2.852 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -1.071     ; 1.967      ;
; 2.954 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -1.071     ; 2.069      ;
; 3.072 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -1.608     ; 1.650      ;
; 3.090 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -1.608     ; 1.668      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: '4_Bit_Parallel_Access_Register:inst16|dff1'                                                                                                                                            ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.832 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.755      ; 4.819      ;
; 0.907 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.756      ; 4.895      ;
; 0.917 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.564      ; 4.713      ;
; 0.929 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.604      ; 4.765      ;
; 0.967 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.218      ; 3.205      ;
; 1.008 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.410      ; 3.438      ;
; 1.009 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.218      ; 3.247      ;
; 1.057 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.605      ; 4.894      ;
; 1.096 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.218      ; 3.334      ;
; 1.104 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.603      ; 4.939      ;
; 1.129 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.218      ; 3.367      ;
; 1.144 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.257      ; 3.421      ;
; 1.154 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.564      ; 4.950      ;
; 1.168 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.409      ; 3.597      ;
; 1.172 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.258      ; 3.450      ;
; 1.174 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.410      ; 3.604      ;
; 1.198 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.257      ; 3.475      ;
; 1.204 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.258      ; 3.482      ;
; 1.247 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.409      ; 3.676      ;
; 1.312 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.259      ; 3.591      ;
; 1.447 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.259      ; 3.726      ;
; 1.462 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.756      ; 4.970      ;
; 1.462 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.755      ; 4.969      ;
; 1.484 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.604      ; 4.840      ;
; 1.494 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.564      ; 4.810      ;
; 1.584 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.534      ; 2.138      ;
; 1.603 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.725      ; 2.348      ;
; 1.671 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.605      ; 5.028      ;
; 1.680 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.726      ; 2.426      ;
; 1.708 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.534      ; 2.262      ;
; 1.744 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.603      ; 5.099      ;
; 1.750 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.564      ; 5.066      ;
; 1.764 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.573      ; 2.357      ;
; 1.877 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.574      ; 2.471      ;
; 2.057 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.575      ; 2.652      ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: '4_Bit_Parallel_Access_Register:inst7|dff1'                                                                                                                                         ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.103 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.242      ; 3.365      ;
; 1.162 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.270      ; 3.452      ;
; 1.164 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.273      ; 3.457      ;
; 1.184 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.270      ; 3.474      ;
; 1.189 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.271      ; 3.480      ;
; 1.196 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.270      ; 3.486      ;
; 1.234 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.271      ; 3.525      ;
; 1.269 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.076      ; 2.365      ;
; 1.295 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.056      ; 5.583      ;
; 1.311 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.270      ; 3.601      ;
; 1.332 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.273      ; 3.625      ;
; 1.392 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.274      ; 3.686      ;
; 1.424 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.274      ; 3.718      ;
; 1.494 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.074      ; 2.588      ;
; 1.509 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.084      ; 5.825      ;
; 1.512 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.240      ; 3.772      ;
; 1.519 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.087      ; 5.838      ;
; 1.528 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.104      ; 2.652      ;
; 1.551 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.104      ; 2.675      ;
; 1.560 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.088      ; 5.880      ;
; 1.564 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.107      ; 2.691      ;
; 1.571 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.084      ; 5.887      ;
; 1.575 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.108      ; 2.703      ;
; 1.622 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.242      ; 3.884      ;
; 1.637 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.240      ; 3.897      ;
; 1.644 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.085      ; 5.961      ;
; 1.664 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.105      ; 2.789      ;
; 1.699 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 4.054      ; 5.985      ;
; 1.835 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.056      ; 5.643      ;
; 1.969 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.084      ; 5.805      ;
; 1.979 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.087      ; 5.818      ;
; 1.985 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.084      ; 5.821      ;
; 2.020 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.088      ; 5.860      ;
; 2.023 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.085      ; 5.860      ;
; 2.198 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 4.054      ; 6.004      ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: '4_Bit_Parallel_Access_Register:inst8|dff1'                                                                                                                                         ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.319 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.915      ; 5.466      ;
; 1.348 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.960      ; 3.328      ;
; 1.379 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.962      ; 3.361      ;
; 1.388 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.960      ; 3.368      ;
; 1.396 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.091      ; 3.507      ;
; 1.420 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.962      ; 3.402      ;
; 1.421 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.044      ; 2.485      ;
; 1.430 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.959      ; 3.409      ;
; 1.436 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.910      ; 3.366      ;
; 1.471 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.912      ; 2.403      ;
; 1.501 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 4.047      ; 5.780      ;
; 1.534 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.962      ; 3.516      ;
; 1.536 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.091      ; 3.647      ;
; 1.550 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.915      ; 2.485      ;
; 1.556 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.962      ; 3.538      ;
; 1.566 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.866      ; 5.664      ;
; 1.586 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.913      ; 2.519      ;
; 1.586 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.959      ; 3.565      ;
; 1.588 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.910      ; 3.518      ;
; 1.606 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.863      ; 2.489      ;
; 1.616 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.918      ; 5.766      ;
; 1.628 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.868      ; 5.728      ;
; 1.655 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.912      ; 3.587      ;
; 1.666 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.865      ; 2.551      ;
; 1.667 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.912      ; 3.599      ;
; 1.715 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.916      ; 5.863      ;
; 1.736 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.915      ; 2.671      ;
; 1.813 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.918      ; 5.963      ;
; 1.829 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.915      ; 5.496      ;
; 1.930 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 4.047      ; 5.729      ;
; 2.052 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.866      ; 5.670      ;
; 2.081 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.918      ; 5.751      ;
; 2.094 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.916      ; 5.762      ;
; 2.111 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.868      ; 5.731      ;
; 2.169 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.918      ; 5.839      ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 172.89 MHz ; 172.89 MHz      ; 4_Bit_Parallel_Access_Register:inst7|dff1             ;                                                               ;
; 179.6 MHz  ; 179.6 MHz       ; 4_Bit_Parallel_Access_Register:inst8|dff1             ;                                                               ;
; 194.86 MHz ; 194.86 MHz      ; 4_Bit_Parallel_Access_Register:inst16|dff1            ;                                                               ;
; 292.4 MHz  ; 292.4 MHz       ; clock_generator:inst2|inst6                           ;                                                               ;
; 328.95 MHz ; 250.0 MHz       ; CLK_IN                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 334.11 MHz ; 334.11 MHz      ; clock_generator:inst2|clock_divider_1024:inst|inst10  ;                                                               ;
; 377.22 MHz ; 377.22 MHz      ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ;                                                               ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; -2.475 ; -13.684       ;
; clock_generator:inst2|inst6                           ; -2.420 ; -20.641       ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; -2.392 ; -14.794       ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; -2.284 ; -15.293       ;
; CLK_IN                                                ; -2.040 ; -5.575        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; -1.993 ; -5.151        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -1.651 ; -2.638        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLK_IN                                                ; 0.353 ; 0.000         ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.353 ; 0.000         ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 0.354 ; 0.000         ;
; clock_generator:inst2|inst6                           ; 0.365 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 0.877 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 1.145 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 1.329 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK_IN                                                ; -3.000 ; -15.850       ;
; clock_generator:inst2|inst6                           ; -1.285 ; -15.420       ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -1.285 ; -7.710        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 0.398  ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 0.398  ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 0.430  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst16|dff1'                                                                                                                                             ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.475 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.199      ; 2.656      ;
; -2.066 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.332      ; 2.464      ;
; -2.066 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.055      ; 4.816      ;
; -1.976 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.199      ; 2.512      ;
; -1.940 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.742      ; 3.664      ;
; -1.907 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.164      ; 2.261      ;
; -1.895 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.197      ; 2.279      ;
; -1.890 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.020      ; 4.813      ;
; -1.881 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.053      ; 4.834      ;
; -1.831 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.188      ; 4.798      ;
; -1.771 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.742      ; 3.495      ;
; -1.724 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.333      ; 2.402      ;
; -1.713 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.875      ; 3.654      ;
; -1.684 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.875      ; 3.625      ;
; -1.641 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.165      ; 2.143      ;
; -1.556 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.055      ; 4.806      ;
; -1.494 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.021      ; 4.565      ;
; -1.467 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.740      ; 3.394      ;
; -1.454 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.707      ; 3.351      ;
; -1.450 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.189      ; 4.697      ;
; -1.446 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.740      ; 3.373      ;
; -1.439 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 3.055      ; 4.544      ;
; -1.422 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.020      ; 4.845      ;
; -1.419 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.707      ; 3.316      ;
; -1.372 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.053      ; 4.825      ;
; -1.363 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.876      ; 3.584      ;
; -1.347 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.188      ; 4.814      ;
; -1.300 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.742      ; 3.379      ;
; -1.251 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.742      ; 3.330      ;
; -1.189 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.708      ; 3.234      ;
; -1.188 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.876      ; 3.409      ;
; -1.129 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.708      ; 3.174      ;
; -1.076 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.189      ; 4.823      ;
; -1.053 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.055      ; 4.658      ;
; -0.965 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 3.021      ; 4.536      ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst2|inst6'                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                               ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; -2.420 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.612     ; 1.807      ;
; -2.364 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.612     ; 1.751      ;
; -2.251 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.110     ; 2.140      ;
; -2.180 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.009     ; 2.170      ;
; -2.154 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.110     ; 2.043      ;
; -2.142 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.009     ; 2.132      ;
; -2.107 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.070     ; 3.036      ;
; -2.091 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.072     ; 3.018      ;
; -2.014 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.043     ; 2.970      ;
; -1.945 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.044     ; 2.900      ;
; -1.760 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.070     ; 2.689      ;
; -1.749 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.042     ; 2.706      ;
; -1.682 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.042     ; 2.639      ;
; -1.421 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.044     ; 2.376      ;
; -1.302 ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.044     ; 2.257      ;
; -1.277 ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.042     ; 2.234      ;
; -1.229 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 2.725      ; 4.666      ;
; -1.229 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 2.675      ; 4.616      ;
; -1.155 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.043     ; 2.111      ;
; -1.040 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.043     ; 1.996      ;
; -0.969 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 2.699      ; 4.380      ;
; -0.853 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 1.244      ; 2.809      ;
; -0.798 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.694      ; 3.204      ;
; -0.794 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 1.244      ; 2.750      ;
; -0.718 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 2.675      ; 4.605      ;
; -0.711 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 2.725      ; 4.648      ;
; -0.707 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.819      ; 3.238      ;
; -0.678 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.694      ; 3.084      ;
; -0.640 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.070     ; 1.569      ;
; -0.640 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.819      ; 3.171      ;
; -0.584 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 2.699      ; 4.495      ;
; -0.532 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.070     ; 1.461      ;
; -0.400 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 1.244      ; 2.856      ;
; -0.341 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 1.244      ; 2.797      ;
; -0.327 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.694      ; 3.233      ;
; -0.297 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.819      ; 3.328      ;
; -0.261 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.694      ; 3.167      ;
; -0.193 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.819      ; 3.224      ;
; 0.244  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.072     ; 0.683      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst7|dff1'                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.392 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.437      ; 5.727      ;
; -2.275 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.465      ; 5.645      ;
; -2.232 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.462      ; 5.592      ;
; -2.075 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.465      ; 5.591      ;
; -2.047 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.437      ; 5.882      ;
; -2.014 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.655      ; 3.854      ;
; -1.982 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.463      ; 5.495      ;
; -1.947 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.462      ; 5.459      ;
; -1.933 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.465      ; 5.803      ;
; -1.905 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.661      ; 2.758      ;
; -1.893 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.655      ; 3.733      ;
; -1.891 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.657      ; 3.885      ;
; -1.890 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.462      ; 5.750      ;
; -1.882 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 3.439      ; 5.371      ;
; -1.838 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.658      ; 2.681      ;
; -1.813 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.683      ; 3.688      ;
; -1.802 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.683      ; 3.677      ;
; -1.800 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.463      ; 5.813      ;
; -1.758 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.680      ; 3.623      ;
; -1.746 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.659      ; 2.742      ;
; -1.734 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.465      ; 5.750      ;
; -1.732 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.462      ; 5.744      ;
; -1.719 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.633      ; 2.537      ;
; -1.680 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.661      ; 2.679      ;
; -1.679 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.658      ; 2.674      ;
; -1.593 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.683      ; 3.614      ;
; -1.584 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.680      ; 3.449      ;
; -1.484 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.681      ; 3.502      ;
; -1.463 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.681      ; 3.481      ;
; -1.417 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.683      ; 3.438      ;
; -1.409 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.635      ; 2.381      ;
; -1.395 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 3.439      ; 5.384      ;
; -1.378 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.680      ; 3.395      ;
; -1.363 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.680      ; 3.380      ;
; -1.352 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.657      ; 3.346      ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst8|dff1'                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.284 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.427      ; 5.491      ;
; -2.281 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.269      ; 5.448      ;
; -2.239 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.311      ; 5.448      ;
; -2.234 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.311      ; 5.448      ;
; -2.218 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.268      ; 5.389      ;
; -2.109 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.311      ; 5.818      ;
; -2.076 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.514      ; 3.657      ;
; -2.058 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.356      ; 3.599      ;
; -2.055 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.356      ; 3.596      ;
; -2.044 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.310      ; 5.406      ;
; -2.016 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.427      ; 5.723      ;
; -1.993 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 3.308      ; 5.204      ;
; -1.990 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.355      ; 3.535      ;
; -1.988 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.269      ; 5.655      ;
; -1.958 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.395      ; 3.543      ;
; -1.933 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.441      ; 2.559      ;
; -1.927 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.483      ; 2.595      ;
; -1.924 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.514      ; 3.505      ;
; -1.921 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.268      ; 5.592      ;
; -1.920 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.311      ; 5.634      ;
; -1.901 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.599      ; 2.567      ;
; -1.869 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.440      ; 2.499      ;
; -1.863 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.310      ; 5.725      ;
; -1.847 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.398      ; 3.435      ;
; -1.840 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.398      ; 3.428      ;
; -1.808 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.355      ; 3.353      ;
; -1.807 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.395      ; 3.392      ;
; -1.775 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.398      ; 3.358      ;
; -1.773 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.480      ; 2.443      ;
; -1.748 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.482      ; 2.569      ;
; -1.733 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.398      ; 3.316      ;
; -1.732 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.483      ; 2.405      ;
; -1.533 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 3.308      ; 5.244      ;
; -1.529 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.397      ; 3.265      ;
; -1.487 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.397      ; 3.223      ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_IN'                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.040 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.966      ;
; -2.033 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.959      ;
; -1.923 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.849      ;
; -1.796 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.722      ;
; -1.704 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.630      ;
; -1.694 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.620      ;
; -1.692 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.618      ;
; -1.461 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.387      ;
; -1.289 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 0.500        ; 2.714      ; 4.705      ;
; -1.215 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 2.141      ;
; -0.923 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 1.000        ; 2.714      ; 4.839      ;
; -0.741 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.667      ;
; -0.740 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.666      ;
; -0.734 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.660      ;
; -0.733 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.659      ;
; -0.624 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.550      ;
; -0.623 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.549      ;
; -0.545 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.471      ;
; -0.544 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.470      ;
; -0.544 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.470      ;
; -0.538 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.464      ;
; -0.537 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.463      ;
; -0.537 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.463      ;
; -0.497 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.423      ;
; -0.496 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.422      ;
; -0.428 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.354      ;
; -0.427 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.353      ;
; -0.427 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.353      ;
; -0.405 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.331      ;
; -0.404 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.330      ;
; -0.395 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.321      ;
; -0.394 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.320      ;
; -0.393 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.319      ;
; -0.392 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.318      ;
; -0.301 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.227      ;
; -0.300 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.226      ;
; -0.300 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.226      ;
; -0.211 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.137      ;
; -0.210 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.136      ;
; -0.203 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.129      ;
; -0.124 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 1.050      ;
; -0.068 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.994      ;
; -0.067 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.993      ;
; -0.056 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.982      ;
; -0.055 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.981      ;
; 0.028  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.898      ;
; 0.043  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.883      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.073     ; 0.683      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.993 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.920      ;
; -1.983 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.910      ;
; -1.874 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.801      ;
; -1.746 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.673      ;
; -1.670 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.597      ;
; -1.635 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.562      ;
; -1.625 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.552      ;
; -1.300 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.227      ;
; -1.289 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.216      ;
; -0.984 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 2.445      ; 4.141      ;
; -0.748 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.675      ;
; -0.747 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.674      ;
; -0.738 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.665      ;
; -0.737 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.664      ;
; -0.629 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.556      ;
; -0.628 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.555      ;
; -0.598 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 2.445      ; 4.255      ;
; -0.501 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.428      ;
; -0.500 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.427      ;
; -0.425 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.352      ;
; -0.424 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.351      ;
; -0.411 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.411 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.411 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.401 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.328      ;
; -0.401 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.328      ;
; -0.401 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.328      ;
; -0.390 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.317      ;
; -0.389 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.316      ;
; -0.380 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.307      ;
; -0.379 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.306      ;
; -0.292 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.219      ;
; -0.292 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.219      ;
; -0.292 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.219      ;
; -0.215 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.142      ;
; -0.215 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.142      ;
; -0.193 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.120      ;
; -0.164 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.091      ;
; -0.164 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.091      ;
; -0.164 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.091      ;
; -0.156 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.083      ;
; -0.068 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.995      ;
; -0.066 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.993      ;
; -0.063 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.990      ;
; -0.056 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.983      ;
; 0.032  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.895      ;
; 0.049  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.878      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.651 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.577      ;
; -1.641 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.567      ;
; -1.534 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.460      ;
; -1.392 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.318      ;
; -1.307 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.233      ;
; -1.084 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.592      ; 4.388      ;
; -0.700 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.592      ; 4.504      ;
; -0.398 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.324      ;
; -0.392 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.318      ;
; -0.382 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.308      ;
; -0.275 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.201      ;
; -0.200 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.126      ;
; -0.197 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.123      ;
; -0.133 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.059      ;
; 0.041  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.885      ;
; 0.042  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.884      ;
; 0.193  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.733      ;
; 0.243  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst1 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_IN'                                                                                                                                                                                               ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.608      ;
; 0.569 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.813      ;
; 0.578 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.822      ;
; 0.588 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.832      ;
; 0.591 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.835      ;
; 0.597 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.842      ;
; 0.708 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 0.952      ;
; 0.773 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.017      ;
; 0.775 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.019      ;
; 0.776 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.020      ;
; 0.905 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.149      ;
; 0.905 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.149      ;
; 0.906 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.150      ;
; 0.906 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.150      ;
; 0.907 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.151      ;
; 0.916 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.160      ;
; 0.917 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.161      ;
; 0.985 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.229      ;
; 0.986 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.230      ;
; 1.001 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.245      ;
; 1.001 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.245      ;
; 1.001 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.245      ;
; 1.075 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.319      ;
; 1.076 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.320      ;
; 1.094 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.338      ;
; 1.094 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.338      ;
; 1.094 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.338      ;
; 1.102 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.346      ;
; 1.102 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.346      ;
; 1.102 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.346      ;
; 1.165 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.409      ;
; 1.166 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.410      ;
; 1.203 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 0.000        ; 2.815      ; 4.432      ;
; 1.258 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.502      ;
; 1.259 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.503      ;
; 1.266 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.510      ;
; 1.267 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.511      ;
; 1.550 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; -0.500       ; 2.815      ; 4.279      ;
; 1.564 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 1.808      ;
; 1.817 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.061      ;
; 1.973 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.217      ;
; 1.983 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.227      ;
; 2.052 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.296      ;
; 2.142 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.386      ;
; 2.232 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.476      ;
; 2.325 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.569      ;
; 2.333 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.073      ; 2.577      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst1 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.630      ;
; 0.567 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.811      ;
; 0.568 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.812      ;
; 0.711 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.955      ;
; 0.768 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.012      ;
; 0.771 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.015      ;
; 0.818 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.062      ;
; 0.911 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.155      ;
; 0.915 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.159      ;
; 0.968 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.212      ;
; 1.031 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.718      ; 4.153      ;
; 1.451 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.718      ; 4.073      ;
; 1.669 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.913      ;
; 1.770 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.014      ;
; 1.877 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.121      ;
; 1.970 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.214      ;
; 1.974 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.218      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.573 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.816      ;
; 0.576 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.819      ;
; 0.592 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.835      ;
; 0.596 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.839      ;
; 0.600 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.843      ;
; 0.604 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.847      ;
; 0.740 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.740 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.740 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.744 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.987      ;
; 0.773 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.016      ;
; 0.781 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.024      ;
; 0.781 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.024      ;
; 0.831 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.831 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.831 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.898 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.141      ;
; 0.899 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.142      ;
; 0.904 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 2.565      ; 3.873      ;
; 0.915 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.158      ;
; 0.916 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.159      ;
; 0.925 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.168      ;
; 0.925 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.168      ;
; 0.925 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.168      ;
; 0.930 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 1.008 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.251      ;
; 1.009 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.252      ;
; 1.073 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.316      ;
; 1.074 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.317      ;
; 1.164 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.407      ;
; 1.165 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.408      ;
; 1.258 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.501      ;
; 1.259 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.502      ;
; 1.263 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.506      ;
; 1.264 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.507      ;
; 1.326 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 2.565      ; 3.795      ;
; 1.630 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.873      ;
; 1.638 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.881      ;
; 1.904 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.147      ;
; 1.921 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.164      ;
; 2.014 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.257      ;
; 2.079 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.322      ;
; 2.170 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.413      ;
; 2.264 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.507      ;
; 2.269 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.512      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst2|inst6'                                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                               ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.365 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.072      ; 0.608      ;
; 0.629 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.913      ; 2.946      ;
; 0.735 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.782      ; 2.921      ;
; 0.737 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.913      ; 3.054      ;
; 0.825 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.782      ; 3.011      ;
; 0.837 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 1.313      ; 2.554      ;
; 0.852 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 1.313      ; 2.569      ;
; 0.954 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 2.828      ; 4.186      ;
; 1.072 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.070      ; 1.313      ;
; 1.103 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.913      ; 2.920      ;
; 1.135 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 2.856      ; 4.395      ;
; 1.171 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.782      ; 2.857      ;
; 1.183 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 2.804      ; 4.391      ;
; 1.184 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.913      ; 3.001      ;
; 1.221 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.070      ; 1.462      ;
; 1.274 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.782      ; 2.960      ;
; 1.325 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 1.313      ; 2.542      ;
; 1.338 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 2.828      ; 4.070      ;
; 1.340 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 1.313      ; 2.557      ;
; 1.529 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.043      ; 1.743      ;
; 1.537 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 2.856      ; 4.297      ;
; 1.547 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 2.804      ; 4.255      ;
; 1.612 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.043      ; 1.826      ;
; 1.751 ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.044      ; 1.966      ;
; 1.797 ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.042      ; 2.010      ;
; 1.879 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.044      ; 2.094      ;
; 2.188 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.042      ; 2.401      ;
; 2.197 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.070      ; 2.438      ;
; 2.209 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.042      ; 2.422      ;
; 2.378 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.044      ; 2.593      ;
; 2.411 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.043      ; 2.625      ;
; 2.458 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.786     ; 1.843      ;
; 2.481 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.786     ; 1.866      ;
; 2.490 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.893     ; 1.768      ;
; 2.519 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.072      ; 2.762      ;
; 2.529 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.070      ; 2.770      ;
; 2.580 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.893     ; 1.858      ;
; 2.725 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -1.412     ; 1.484      ;
; 2.737 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -1.412     ; 1.496      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst16|dff1'                                                                                                                                             ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.877 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.340      ; 4.430      ;
; 0.956 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.166      ; 4.335      ;
; 0.994 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.922      ; 2.936      ;
; 1.024 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.341      ; 4.578      ;
; 1.028 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.922      ; 2.970      ;
; 1.029 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.097      ; 3.146      ;
; 1.047 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.202      ; 4.462      ;
; 1.048 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.922      ; 2.990      ;
; 1.081 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.956      ; 3.057      ;
; 1.083 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.922      ; 3.025      ;
; 1.094 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.202      ; 4.509      ;
; 1.098 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.096      ; 3.214      ;
; 1.125 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.200      ; 4.538      ;
; 1.141 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.956      ; 3.117      ;
; 1.170 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 3.166      ; 4.549      ;
; 1.171 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.097      ; 3.288      ;
; 1.180 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.958      ; 3.158      ;
; 1.212 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.958      ; 3.190      ;
; 1.250 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.958      ; 3.228      ;
; 1.253 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.096      ; 3.369      ;
; 1.374 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.340      ; 4.447      ;
; 1.375 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.341      ; 4.449      ;
; 1.408 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.202      ; 4.343      ;
; 1.410 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.958      ; 3.388      ;
; 1.470 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.166      ; 4.369      ;
; 1.471 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.615      ; 2.106      ;
; 1.476 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.441      ; 1.937      ;
; 1.539 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.616      ; 2.175      ;
; 1.579 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.202      ; 4.514      ;
; 1.592 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.441      ; 2.053      ;
; 1.634 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.200      ; 4.567      ;
; 1.637 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.475      ; 2.132      ;
; 1.652 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 3.166      ; 4.551      ;
; 1.736 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.477      ; 2.233      ;
; 1.902 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.477      ; 2.399      ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst7|dff1'                                                                                                                                          ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.145 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.907      ; 3.072      ;
; 1.183 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.931      ; 3.134      ;
; 1.186 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.934      ; 3.140      ;
; 1.192 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.926      ; 2.138      ;
; 1.209 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.931      ; 3.160      ;
; 1.212 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.932      ; 3.164      ;
; 1.221 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.931      ; 3.172      ;
; 1.254 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.932      ; 3.206      ;
; 1.270 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.931      ; 3.221      ;
; 1.289 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.934      ; 3.243      ;
; 1.335 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.601      ; 5.149      ;
; 1.367 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.935      ; 3.322      ;
; 1.375 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.925      ; 2.320      ;
; 1.380 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.935      ; 3.335      ;
; 1.418 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.950      ; 2.388      ;
; 1.445 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.950      ; 2.415      ;
; 1.449 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.954      ; 2.423      ;
; 1.451 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.906      ; 3.377      ;
; 1.458 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.953      ; 2.431      ;
; 1.524 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.951      ; 2.495      ;
; 1.526 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.625      ; 5.364      ;
; 1.538 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.628      ; 5.379      ;
; 1.556 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.907      ; 3.483      ;
; 1.566 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.906      ; 3.492      ;
; 1.566 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.629      ; 5.408      ;
; 1.663 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.625      ; 5.501      ;
; 1.704 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.600      ; 5.517      ;
; 1.731 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 3.626      ; 5.570      ;
; 1.808 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.601      ; 5.142      ;
; 1.849 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.625      ; 5.207      ;
; 1.860 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.628      ; 5.221      ;
; 1.864 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.625      ; 5.222      ;
; 1.889 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.629      ; 5.251      ;
; 1.897 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.626      ; 5.256      ;
; 2.068 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 3.600      ; 5.401      ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst8|dff1'                                                                                                                                          ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.329 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.890      ; 2.239      ;
; 1.364 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.465      ; 5.042      ;
; 1.373 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.648      ; 3.041      ;
; 1.377 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.766      ; 2.163      ;
; 1.393 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.650      ; 3.063      ;
; 1.394 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.770      ; 3.184      ;
; 1.413 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.648      ; 3.081      ;
; 1.433 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.646      ; 3.099      ;
; 1.436 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.650      ; 3.106      ;
; 1.446 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.604      ; 3.070      ;
; 1.476 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.770      ; 3.266      ;
; 1.477 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.770      ; 2.267      ;
; 1.481 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.768      ; 2.269      ;
; 1.492 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.650      ; 3.162      ;
; 1.509 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.724      ; 2.253      ;
; 1.523 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.604      ; 3.147      ;
; 1.532 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.589      ; 5.334      ;
; 1.556 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.650      ; 3.226      ;
; 1.564 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.726      ; 2.310      ;
; 1.584 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.606      ; 3.210      ;
; 1.587 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.646      ; 3.253      ;
; 1.599 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.606      ; 3.225      ;
; 1.601 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.423      ; 5.237      ;
; 1.605 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.770      ; 2.395      ;
; 1.652 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.469      ; 5.334      ;
; 1.659 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.425      ; 5.297      ;
; 1.802 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.467      ; 5.482      ;
; 1.804 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.465      ; 5.002      ;
; 1.821 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.589      ; 5.143      ;
; 1.909 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 3.469      ; 5.591      ;
; 1.918 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.423      ; 5.074      ;
; 1.971 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.469      ; 5.173      ;
; 1.972 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.425      ; 5.130      ;
; 1.973 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.467      ; 5.173      ;
; 2.036 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 3.469      ; 5.238      ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; -1.164 ; -6.971        ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; -1.130 ; -7.216        ;
; clock_generator:inst2|inst6                           ; -1.002 ; -7.354        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; -0.952 ; -5.185        ;
; CLK_IN                                                ; -0.599 ; -0.599        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; -0.598 ; -0.598        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -0.477 ; -0.477        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLK_IN                                                ; 0.180 ; 0.000         ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.181 ; 0.000         ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 0.181 ; 0.000         ;
; clock_generator:inst2|inst6                           ; 0.188 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 0.228 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 0.315 ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 0.469 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK_IN                                                ; -3.000 ; -13.600       ;
; clock_generator:inst2|inst6                           ; -1.000 ; -12.000       ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -1.000 ; -6.000        ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 0.366  ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 0.392  ; 0.000         ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 0.423  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst7|dff1'                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.164 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.083      ; 3.411      ;
; -1.069 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.101      ; 3.334      ;
; -1.052 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.098      ; 3.314      ;
; -0.988 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.098      ; 3.344      ;
; -0.969 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.098      ; 3.325      ;
; -0.966 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.100      ; 3.324      ;
; -0.763 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.500        ; 2.084      ; 3.105      ;
; -0.443 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.478      ; 1.480      ;
; -0.417 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.173      ; 2.149      ;
; -0.402 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.481      ; 1.442      ;
; -0.378 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.478      ; 1.509      ;
; -0.376 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.463      ; 1.398      ;
; -0.371 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.083      ; 3.118      ;
; -0.355 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.480      ; 1.488      ;
; -0.343 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.173      ; 2.075      ;
; -0.307 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.174      ; 2.134      ;
; -0.305 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.191      ; 2.055      ;
; -0.298 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.101      ; 3.063      ;
; -0.291 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.478      ; 1.422      ;
; -0.285 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.191      ; 2.035      ;
; -0.281 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.098      ; 3.043      ;
; -0.272 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.188      ; 2.019      ;
; -0.194 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.100      ; 3.052      ;
; -0.186 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 0.464      ; 1.303      ;
; -0.175 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.190      ; 2.018      ;
; -0.107 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.098      ; 2.963      ;
; -0.097 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.188      ; 1.844      ;
; -0.086 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.084      ; 2.928      ;
; -0.085 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 2.098      ; 2.941      ;
; -0.027 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.188      ; 1.868      ;
; -0.008 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.188      ; 1.849      ;
; -0.002 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.190      ; 1.845      ;
; 0.012  ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.188      ; 1.829      ;
; 0.023  ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.188      ; 1.818      ;
; 0.025  ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 1.000        ; 1.174      ; 1.802      ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst8|dff1'                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.130 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 1.999      ; 3.293      ;
; -1.092 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 2.052      ; 3.246      ;
; -1.089 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 1.999      ; 3.252      ;
; -1.060 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 1.974      ; 3.198      ;
; -1.032 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 1.973      ; 3.169      ;
; -1.019 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 1.998      ; 3.276      ;
; -0.794 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.500        ; 1.997      ; 2.955      ;
; -0.532 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.354      ; 1.445      ;
; -0.494 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.407      ; 1.398      ;
; -0.480 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.046      ; 2.023      ;
; -0.473 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.328      ; 1.360      ;
; -0.458 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.968      ; 1.985      ;
; -0.455 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.329      ; 1.343      ;
; -0.450 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.968      ; 1.977      ;
; -0.449 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.354      ; 1.362      ;
; -0.425 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.993      ; 1.977      ;
; -0.421 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.967      ; 1.947      ;
; -0.417 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.352      ; 1.328      ;
; -0.416 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.991      ; 1.966      ;
; -0.375 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.353      ; 1.382      ;
; -0.365 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.993      ; 1.917      ;
; -0.342 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 2.052      ; 2.996      ;
; -0.327 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.046      ; 1.870      ;
; -0.315 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.999      ; 2.978      ;
; -0.297 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.974      ; 2.935      ;
; -0.269 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.973      ; 2.906      ;
; -0.267 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.999      ; 2.930      ;
; -0.260 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.967      ; 1.786      ;
; -0.255 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.991      ; 1.805      ;
; -0.230 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.993      ; 1.782      ;
; -0.213 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.993      ; 1.765      ;
; -0.161 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.997      ; 2.822      ;
; -0.153 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 1.998      ; 2.910      ;
; -0.119 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.992      ; 1.765      ;
; -0.103 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 1.000        ; 0.992      ; 1.749      ;
+--------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst2|inst6'                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                               ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; -1.002 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.037     ; 0.952      ;
; -0.955 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -1.037     ; 0.905      ;
; -0.900 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.757     ; 1.130      ;
; -0.857 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.689     ; 1.155      ;
; -0.852 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.757     ; 1.082      ;
; -0.815 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.689     ; 1.113      ;
; -0.725 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.039     ; 1.673      ;
; -0.721 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.042     ; 1.666      ;
; -0.682 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.023     ; 1.646      ;
; -0.551 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.022     ; 1.516      ;
; -0.527 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.041     ; 1.473      ;
; -0.512 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.023     ; 1.476      ;
; -0.487 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.546      ; 2.625      ;
; -0.476 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 1.596      ; 2.664      ;
; -0.464 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.023     ; 1.428      ;
; -0.373 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 0.636      ; 1.601      ;
; -0.351 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 1.569      ; 2.512      ;
; -0.337 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 0.863      ; 1.792      ;
; -0.321 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.500        ; 0.636      ; 1.549      ;
; -0.317 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.022     ; 1.282      ;
; -0.309 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 0.956      ; 1.857      ;
; -0.269 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 0.863      ; 1.724      ;
; -0.244 ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.023     ; 1.208      ;
; -0.208 ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.022     ; 1.173      ;
; -0.185 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.500        ; 0.956      ; 1.733      ;
; -0.138 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.023     ; 1.102      ;
; -0.061 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.023     ; 1.025      ;
; 0.136  ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.546      ; 2.502      ;
; 0.158  ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.041     ; 0.788      ;
; 0.171  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 1.596      ; 2.517      ;
; 0.210  ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.039     ; 0.738      ;
; 0.259  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 0.636      ; 1.469      ;
; 0.282  ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 0.863      ; 1.673      ;
; 0.300  ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 1.569      ; 2.361      ;
; 0.311  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 1.000        ; 0.636      ; 1.417      ;
; 0.313  ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 0.956      ; 1.735      ;
; 0.340  ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 0.863      ; 1.615      ;
; 0.433  ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 1.000        ; 0.956      ; 1.615      ;
; 0.586  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 1.000        ; -0.042     ; 0.359      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: '4_Bit_Parallel_Access_Register:inst16|dff1'                                                                                                                                             ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.952 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.845      ; 2.876      ;
; -0.856 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.172      ; 1.502      ;
; -0.848 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.824      ; 2.836      ;
; -0.823 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.844      ; 2.831      ;
; -0.761 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.909      ; 2.773      ;
; -0.660 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.845      ; 2.763      ;
; -0.625 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.911      ; 2.802      ;
; -0.566 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.236      ; 1.300      ;
; -0.531 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.171      ; 1.261      ;
; -0.516 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.500        ; 1.825      ; 2.600      ;
; -0.503 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.172      ; 1.328      ;
; -0.466 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.151      ; 1.176      ;
; -0.431 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.238      ; 1.330      ;
; -0.366 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 0.152      ; 1.172      ;
; -0.351 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.172      ; 1.997      ;
; -0.324 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.172      ; 1.970      ;
; -0.266 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.236      ; 2.000      ;
; -0.199 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.845      ; 2.623      ;
; -0.177 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.236      ; 1.911      ;
; -0.158 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.151      ; 1.868      ;
; -0.153 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.171      ; 1.883      ;
; -0.134 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.151      ; 1.844      ;
; -0.116 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.171      ; 1.846      ;
; -0.071 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.824      ; 2.559      ;
; -0.044 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.844      ; 2.552      ;
; -0.015 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.238      ; 1.914      ;
; -0.013 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.152      ; 1.819      ;
; -0.012 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.909      ; 2.524      ;
; 0.007  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.172      ; 1.818      ;
; 0.057  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.172      ; 1.768      ;
; 0.074  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.152      ; 1.732      ;
; 0.096  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.238      ; 1.803      ;
; 0.148  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.825      ; 2.436      ;
; 0.197  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.845      ; 2.406      ;
; 0.218  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 1.000        ; 1.911      ; 2.459      ;
+--------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_IN'                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.599 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.543      ;
; -0.598 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.542      ;
; -0.547 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 0.500        ; 1.599      ; 2.728      ;
; -0.524 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.468      ;
; -0.463 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.407      ;
; -0.415 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.359      ;
; -0.414 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.358      ;
; -0.411 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.355      ;
; -0.280 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.224      ;
; -0.162 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 1.106      ;
; 0.054  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.890      ;
; 0.055  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.889      ;
; 0.055  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.889      ;
; 0.056  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.888      ;
; 0.129  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.815      ;
; 0.130  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.814      ;
; 0.149  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.795      ;
; 0.150  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.794      ;
; 0.150  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.794      ;
; 0.150  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.794      ;
; 0.151  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.793      ;
; 0.151  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.793      ;
; 0.190  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.754      ;
; 0.191  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.753      ;
; 0.204  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 1.000        ; 1.599      ; 2.477      ;
; 0.224  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.720      ;
; 0.225  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.719      ;
; 0.225  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.719      ;
; 0.238  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.706      ;
; 0.239  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.705      ;
; 0.239  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.705      ;
; 0.240  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.704      ;
; 0.242  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.702      ;
; 0.243  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.701      ;
; 0.285  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.659      ;
; 0.286  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.658      ;
; 0.286  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.658      ;
; 0.331  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.613      ;
; 0.331  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.613      ;
; 0.335  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.609      ;
; 0.395  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.549      ;
; 0.419  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.525      ;
; 0.419  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.525      ;
; 0.423  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.521      ;
; 0.427  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.517      ;
; 0.465  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.479      ;
; 0.473  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.471      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 1.000        ; -0.043     ; 0.359      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.598 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.543      ;
; -0.596 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.541      ;
; -0.523 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.468      ;
; -0.461 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.406      ;
; -0.423 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.368      ;
; -0.410 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.355      ;
; -0.399 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.344      ;
; -0.357 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 1.452      ; 2.401      ;
; -0.223 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.168      ;
; -0.220 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.165      ;
; 0.052  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.893      ;
; 0.054  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.891      ;
; 0.054  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.891      ;
; 0.056  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.889      ;
; 0.127  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.818      ;
; 0.129  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.816      ;
; 0.189  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.756      ;
; 0.191  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.754      ;
; 0.227  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.229  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.235  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.235  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.235  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.237  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.237  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.237  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.240  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.242  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.703      ;
; 0.251  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.694      ;
; 0.253  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.692      ;
; 0.310  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.310  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.310  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.326  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.619      ;
; 0.327  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.618      ;
; 0.332  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 1.452      ; 2.212      ;
; 0.342  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.603      ;
; 0.371  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.574      ;
; 0.372  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.573      ;
; 0.372  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.573      ;
; 0.372  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.573      ;
; 0.416  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.529      ;
; 0.420  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.525      ;
; 0.421  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.524      ;
; 0.426  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.519      ;
; 0.466  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.479      ;
; 0.478  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.467      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.477 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.508      ; 2.577      ;
; -0.441 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.386      ;
; -0.439 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.384      ;
; -0.367 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.312      ;
; -0.296 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.241      ;
; -0.255 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.200      ;
; 0.235  ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.508      ; 2.365      ;
; 0.243  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.702      ;
; 0.246  ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.699      ;
; 0.248  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.697      ;
; 0.320  ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.625      ;
; 0.337  ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.608      ;
; 0.340  ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.605      ;
; 0.391  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.554      ;
; 0.473  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.472      ;
; 0.474  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.471      ;
; 0.566  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.379      ;
; 0.586  ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst1 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_IN'                                                                                                                                                                                               ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.314      ;
; 0.271 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.398      ;
; 0.277 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.404      ;
; 0.292 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.419      ;
; 0.294 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.421      ;
; 0.298 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.425      ;
; 0.342 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.469      ;
; 0.372 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.499      ;
; 0.374 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.501      ;
; 0.375 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.502      ;
; 0.417 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; 0.000        ; 1.662      ; 2.298      ;
; 0.440 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.567      ;
; 0.440 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.567      ;
; 0.441 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.568      ;
; 0.454 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.581      ;
; 0.454 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.581      ;
; 0.459 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.586      ;
; 0.474 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.601      ;
; 0.474 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.601      ;
; 0.487 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.614      ;
; 0.487 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.614      ;
; 0.488 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.615      ;
; 0.525 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.652      ;
; 0.525 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.652      ;
; 0.538 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.665      ;
; 0.538 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.665      ;
; 0.539 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.666      ;
; 0.542 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.669      ;
; 0.542 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.669      ;
; 0.543 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.670      ;
; 0.572 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.699      ;
; 0.572 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.699      ;
; 0.623 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.750      ;
; 0.623 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.750      ;
; 0.627 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.754      ;
; 0.627 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.754      ;
; 0.831 ; clock_generator:inst2|clock_divider_1024:inst|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 0.958      ;
; 0.943 ; clock_generator:inst2|clock_divider_1024:inst|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.070      ;
; 1.035 ; clock_generator:inst2|clock_divider_1024:inst|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.162      ;
; 1.040 ; clock_generator:inst2|clock_divider_1024:inst|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.167      ;
; 1.055 ; clock_generator:inst2|clock_divider_1024:inst|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.182      ;
; 1.106 ; clock_generator:inst2|clock_divider_1024:inst|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.233      ;
; 1.153 ; clock_generator:inst2|clock_divider_1024:inst|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.280      ;
; 1.163 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN      ; -0.500       ; 1.662      ; 2.544      ;
; 1.204 ; clock_generator:inst2|clock_divider_1024:inst|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.331      ;
; 1.208 ; clock_generator:inst2|clock_divider_1024:inst|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; CLK_IN                                               ; CLK_IN      ; 0.000        ; 0.043      ; 1.335      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst1 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.318      ;
; 0.273 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst2 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.400      ;
; 0.348 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.474      ;
; 0.362 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.581      ; 2.152      ;
; 0.370 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst3 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.372 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.405 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.531      ;
; 0.457 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst5 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.584      ;
; 0.460 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst4 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.586      ;
; 0.842 ; clock_generator:inst2|inst5 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.968      ;
; 0.897 ; clock_generator:inst2|inst3 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.023      ;
; 0.954 ; clock_generator:inst2|inst4 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.080      ;
; 1.006 ; clock_generator:inst2|inst2 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.132      ;
; 1.007 ; clock_generator:inst2|inst1 ; clock_generator:inst2|inst6 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.133      ;
; 1.047 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6 ; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.581      ; 2.337      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.273 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.399      ;
; 0.279 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.405      ;
; 0.289 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 1.523      ; 2.021      ;
; 0.294 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.423      ;
; 0.301 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.428      ;
; 0.363 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.363 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.363 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.365 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.491      ;
; 0.372 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.381 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.507      ;
; 0.382 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.508      ;
; 0.411 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.411 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.411 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.449 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.575      ;
; 0.459 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.585      ;
; 0.464 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.488 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.614      ;
; 0.488 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.614      ;
; 0.522 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.522 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.570 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.570 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.623 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.749      ;
; 0.623 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.749      ;
; 0.624 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.821 ; clock_generator:inst2|clock_divider_1024:inst8|inst9  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.947      ;
; 0.825 ; clock_generator:inst2|clock_divider_1024:inst8|inst8  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.951      ;
; 0.951 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 1.523      ; 2.183      ;
; 0.979 ; clock_generator:inst2|clock_divider_1024:inst8|inst7  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.105      ;
; 0.989 ; clock_generator:inst2|clock_divider_1024:inst8|inst5  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.115      ;
; 1.018 ; clock_generator:inst2|clock_divider_1024:inst8|inst6  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.144      ;
; 1.052 ; clock_generator:inst2|clock_divider_1024:inst8|inst3  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.178      ;
; 1.100 ; clock_generator:inst2|clock_divider_1024:inst8|inst4  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.226      ;
; 1.153 ; clock_generator:inst2|clock_divider_1024:inst8|inst1  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.279      ;
; 1.154 ; clock_generator:inst2|clock_divider_1024:inst8|inst2  ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.280      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst2|inst6'                                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                               ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.188 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.042      ; 0.314      ;
; 0.284 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.006      ; 1.499      ;
; 0.308 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.645      ; 2.162      ;
; 0.356 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 0.910      ; 1.475      ;
; 0.370 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 1.673      ; 2.252      ;
; 0.371 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.006      ; 1.586      ;
; 0.406 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 0.910      ; 1.525      ;
; 0.411 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; 0.000        ; 1.620      ; 2.240      ;
; 0.427 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 0.673      ; 1.309      ;
; 0.435 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; 0.000        ; 0.673      ; 1.317      ;
; 0.563 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.039      ; 0.686      ;
; 0.614 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.041      ; 0.739      ;
; 0.776 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.023      ; 0.883      ;
; 0.839 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.023      ; 0.946      ;
; 0.885 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.006      ; 1.600      ;
; 0.914 ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.022      ; 1.020      ;
; 0.919 ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.023      ; 1.026      ;
; 0.951 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 0.910      ; 1.570      ;
; 0.956 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.022      ; 1.062      ;
; 0.960 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.645      ; 2.314      ;
; 0.970 ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.006      ; 1.685      ;
; 1.024 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 0.910      ; 1.643      ;
; 1.035 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 0.673      ; 1.417      ;
; 1.043 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 0.673      ; 1.425      ;
; 1.072 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; clock_generator:inst2|inst6 ; -0.500       ; 1.673      ; 2.454      ;
; 1.106 ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; clock_generator:inst2|inst6 ; -0.500       ; 1.620      ; 2.435      ;
; 1.112 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.023      ; 1.219      ;
; 1.132 ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.023      ; 1.239      ;
; 1.158 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.041      ; 1.283      ;
; 1.223 ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.022      ; 1.329      ;
; 1.228 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.023      ; 1.335      ;
; 1.309 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.042      ; 1.435      ;
; 1.323 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|dff1   ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; 0.039      ; 1.446      ;
; 1.443 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.563     ; 0.964      ;
; 1.460 ; 4_Bit_Parallel_Access_Register:inst8|dff0   ; 4_Bit_Parallel_Access_Register:inst8|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.563     ; 0.981      ;
; 1.470 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst9  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.636     ; 0.918      ;
; 1.524 ; 4_Bit_Parallel_Access_Register:inst7|dff0   ; 4_Bit_Parallel_Access_Register:inst7|inst8  ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.636     ; 0.972      ;
; 1.607 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.923     ; 0.768      ;
; 1.611 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; clock_generator:inst2|inst6                ; clock_generator:inst2|inst6 ; 0.000        ; -0.923     ; 0.772      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst16|dff1'                                                                                                                                             ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.228 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.005      ; 2.338      ;
; 0.238 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 2.003      ; 2.346      ;
; 0.251 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.279      ; 1.550      ;
; 0.255 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.278      ; 1.553      ;
; 0.258 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.299      ; 1.577      ;
; 0.266 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.937      ; 2.308      ;
; 0.275 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.279      ; 1.574      ;
; 0.280 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.278      ; 1.578      ;
; 0.292 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.369      ; 1.681      ;
; 0.294 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.299      ; 1.613      ;
; 0.307 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.915      ; 2.327      ;
; 0.313 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.367      ; 1.700      ;
; 0.331 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.935      ; 2.371      ;
; 0.354 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.937      ; 2.396      ;
; 0.355 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.301      ; 1.676      ;
; 0.361 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.301      ; 1.682      ;
; 0.369 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.914      ; 2.388      ;
; 0.376 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.369      ; 1.765      ;
; 0.396 ; 4_Bit_Parallel_Access_Register:inst16|inst8 ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.301      ; 1.717      ;
; 0.401 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.367      ; 1.788      ;
; 0.507 ; 4_Bit_Parallel_Access_Register:inst16|inst9 ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 1.301      ; 1.828      ;
; 0.660 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|A ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.319      ; 0.999      ;
; 0.687 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|F ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.409      ; 1.116      ;
; 0.696 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|D ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.407      ; 1.123      ;
; 0.725 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|E ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.339      ; 1.084      ;
; 0.770 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|G ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.318      ; 1.108      ;
; 0.865 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|C ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.341      ; 1.226      ;
; 0.913 ; 4_Bit_Parallel_Access_Register:inst16|dff0  ; seven_seg_decoder:inst15|B ; clock_generator:inst2|inst6                ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 0.000        ; 0.341      ; 1.274      ;
; 0.939 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|D ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 2.003      ; 2.567      ;
; 0.951 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|A ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 1.915      ; 2.491      ;
; 1.029 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|F ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 2.005      ; 2.659      ;
; 1.063 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|E ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 1.935      ; 2.623      ;
; 1.076 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|C ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 1.937      ; 2.638      ;
; 1.083 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|B ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 1.937      ; 2.645      ;
; 1.096 ; 4_Bit_Parallel_Access_Register:inst16|dff1  ; seven_seg_decoder:inst15|G ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; 4_Bit_Parallel_Access_Register:inst16|dff1 ; -0.500       ; 1.914      ; 2.635      ;
+-------+---------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst7|dff1'                                                                                                                                          ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.315 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.323      ; 1.658      ;
; 0.352 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.337      ; 1.709      ;
; 0.354 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.339      ; 1.713      ;
; 0.366 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.337      ; 1.723      ;
; 0.367 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.337      ; 1.724      ;
; 0.370 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.339      ; 1.729      ;
; 0.380 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.340      ; 1.740      ;
; 0.381 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.337      ; 1.738      ;
; 0.383 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.340      ; 1.743      ;
; 0.388 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.337      ; 1.745      ;
; 0.403 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.337      ; 1.760      ;
; 0.431 ; 4_Bit_Parallel_Access_Register:inst7|inst9 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.321      ; 1.772      ;
; 0.454 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.640      ; 1.114      ;
; 0.500 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.323      ; 1.843      ;
; 0.501 ; 4_Bit_Parallel_Access_Register:inst7|inst8 ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 1.321      ; 1.842      ;
; 0.508 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.186      ; 2.799      ;
; 0.513 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.202      ; 2.820      ;
; 0.514 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.200      ; 2.819      ;
; 0.516 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.200      ; 2.821      ;
; 0.523 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.203      ; 2.831      ;
; 0.538 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.200      ; 2.843      ;
; 0.547 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.638      ; 1.205      ;
; 0.592 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.656      ; 1.268      ;
; 0.594 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.654      ; 1.268      ;
; 0.616 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.654      ; 1.290      ;
; 0.617 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 2.184      ; 2.906      ;
; 0.636 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.654      ; 1.310      ;
; 0.661 ; 4_Bit_Parallel_Access_Register:inst7|dff0  ; seven_seg_decoder:inst4|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 0.000        ; 0.657      ; 1.338      ;
; 1.166 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|A ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.186      ; 2.977      ;
; 1.261 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|D ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.200      ; 3.086      ;
; 1.261 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|B ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.202      ; 3.088      ;
; 1.270 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|G ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.203      ; 3.098      ;
; 1.356 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|C ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.200      ; 3.181      ;
; 1.360 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|E ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.184      ; 3.169      ;
; 1.371 ; 4_Bit_Parallel_Access_Register:inst7|dff1  ; seven_seg_decoder:inst4|F ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; 4_Bit_Parallel_Access_Register:inst7|dff1 ; -0.500       ; 2.200      ; 3.196      ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: '4_Bit_Parallel_Access_Register:inst8|dff1'                                                                                                                                          ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.469 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.141      ; 1.630      ;
; 0.472 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.139      ; 1.631      ;
; 0.473 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.141      ; 1.634      ;
; 0.493 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.139      ; 1.652      ;
; 0.495 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.141      ; 1.656      ;
; 0.497 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.141      ; 1.658      ;
; 0.511 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.195      ; 1.726      ;
; 0.513 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.094      ; 2.712      ;
; 0.522 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.113      ; 1.655      ;
; 0.526 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.151      ; 2.782      ;
; 0.530 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.138      ; 1.688      ;
; 0.531 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.138      ; 1.689      ;
; 0.532 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.069      ; 2.706      ;
; 0.542 ; 4_Bit_Parallel_Access_Register:inst8|inst8 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.114      ; 1.676      ;
; 0.542 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.113      ; 1.675      ;
; 0.546 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.114      ; 1.680      ;
; 0.546 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.097      ; 2.748      ;
; 0.552 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.070      ; 2.727      ;
; 0.558 ; 4_Bit_Parallel_Access_Register:inst8|inst9 ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 1.195      ; 1.773      ;
; 0.589 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|A ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.525      ; 1.134      ;
; 0.590 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.095      ; 2.790      ;
; 0.599 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|B ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.582      ; 1.201      ;
; 0.604 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|E ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.528      ; 1.152      ;
; 0.615 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 2.097      ; 2.817      ;
; 0.654 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|D ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.500      ; 1.174      ;
; 0.688 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|F ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.528      ; 1.236      ;
; 0.713 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|C ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.526      ; 1.259      ;
; 0.726 ; 4_Bit_Parallel_Access_Register:inst8|dff0  ; seven_seg_decoder:inst6|G ; clock_generator:inst2|inst6               ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 0.000        ; 0.501      ; 1.247      ;
; 1.122 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|A ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.094      ; 2.841      ;
; 1.227 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|B ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.151      ; 3.003      ;
; 1.246 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|D ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.069      ; 2.940      ;
; 1.266 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|G ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.070      ; 2.961      ;
; 1.272 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|E ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.097      ; 2.994      ;
; 1.413 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|C ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.095      ; 3.133      ;
; 1.444 ; 4_Bit_Parallel_Access_Register:inst8|dff1  ; seven_seg_decoder:inst6|F ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; 4_Bit_Parallel_Access_Register:inst8|dff1 ; -0.500       ; 2.097      ; 3.166      ;
+-------+--------------------------------------------+---------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+--------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -2.789  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  4_Bit_Parallel_Access_Register:inst16|dff1            ; -2.713  ; 0.228 ; N/A      ; N/A     ; 0.398               ;
;  4_Bit_Parallel_Access_Register:inst7|dff1             ; -2.571  ; 0.315 ; N/A      ; N/A     ; 0.366               ;
;  4_Bit_Parallel_Access_Register:inst8|dff1             ; -2.499  ; 0.469 ; N/A      ; N/A     ; 0.392               ;
;  CLK_IN                                                ; -2.289  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -1.897  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst2|clock_divider_1024:inst|inst10  ; -2.265  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst2|inst6                           ; -2.789  ; 0.188 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                        ; -88.781 ; 0.0   ; 0.0      ; 0.0     ; -51.83              ;
;  4_Bit_Parallel_Access_Register:inst16|dff1            ; -15.115 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  4_Bit_Parallel_Access_Register:inst7|dff1             ; -16.049 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  4_Bit_Parallel_Access_Register:inst8|dff1             ; -16.642 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK_IN                                                ; -7.082  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_generator:inst2|clock_divider_1024:inst8|inst10 ; -3.359  ; 0.000 ; N/A      ; N/A     ; -7.710              ;
;  clock_generator:inst2|clock_divider_1024:inst|inst10  ; -6.641  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  clock_generator:inst2|inst6                           ; -23.893 ; 0.000 ; N/A      ; N/A     ; -15.420             ;
+--------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; 1y0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 1y1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 1y2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 1y3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 2y0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 2y1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 2y2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; 2y3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y3                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_IN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; C2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; E2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; F2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; C0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; E0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; F0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; C2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; E2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; F2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; C0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; E0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; F0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; C2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; E2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; F2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; E0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; F0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 7        ; 7        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 21       ; 0        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 7        ; 7        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 21       ; 0        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 7        ; 7        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 21       ; 0        ; 0        ; 0        ;
; CLK_IN                                                ; CLK_IN                                                ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; CLK_IN                                                ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 20       ; 0        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; clock_generator:inst2|inst6                           ; 3        ; 3        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; clock_generator:inst2|inst6                           ; 3        ; 3        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; clock_generator:inst2|inst6                           ; 3        ; 3        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; clock_generator:inst2|inst6                           ; 21       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 7        ; 7        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 21       ; 0        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 7        ; 7        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 21       ; 0        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 7        ; 7        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 21       ; 0        ; 0        ; 0        ;
; CLK_IN                                                ; CLK_IN                                                ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; CLK_IN                                                ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 20       ; 0        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; clock_generator:inst2|inst6                           ; 3        ; 3        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; clock_generator:inst2|inst6                           ; 3        ; 3        ; 0        ; 0        ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; clock_generator:inst2|inst6                           ; 3        ; 3        ; 0        ; 0        ;
; clock_generator:inst2|inst6                           ; clock_generator:inst2|inst6                           ; 21       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; Target                                                ; Clock                                                 ; Type ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; 4_Bit_Parallel_Access_Register:inst7|dff1             ; 4_Bit_Parallel_Access_Register:inst7|dff1             ; Base ; Constrained ;
; 4_Bit_Parallel_Access_Register:inst8|dff1             ; 4_Bit_Parallel_Access_Register:inst8|dff1             ; Base ; Constrained ;
; 4_Bit_Parallel_Access_Register:inst16|dff1            ; 4_Bit_Parallel_Access_Register:inst16|dff1            ; Base ; Constrained ;
; CLK_IN                                                ; CLK_IN                                                ; Base ; Constrained ;
; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; clock_generator:inst2|clock_divider_1024:inst8|inst10 ; Base ; Constrained ;
; clock_generator:inst2|clock_divider_1024:inst|inst10  ; clock_generator:inst2|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; clock_generator:inst2|inst6                           ; clock_generator:inst2|inst6                           ; Base ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; 1y0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 1y1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 1y2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 1y3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; 1y0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 1y1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 1y2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 1y3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2y3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Sun Dec  4 16:45:13 2022
Info: Command: quartus_sta Testing4BitDecrementer -c Testing4BitDecrementer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Testing4BitDecrementer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst2|inst6 clock_generator:inst2|inst6
    Info (332105): create_clock -period 1.000 -name clock_generator:inst2|clock_divider_1024:inst8|inst10 clock_generator:inst2|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst2|clock_divider_1024:inst|inst10 clock_generator:inst2|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name CLK_IN CLK_IN
    Info (332105): create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst8|dff1 4_Bit_Parallel_Access_Register:inst8|dff1
    Info (332105): create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst16|dff1 4_Bit_Parallel_Access_Register:inst16|dff1
    Info (332105): create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst7|dff1 4_Bit_Parallel_Access_Register:inst7|dff1
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.789             -23.893 clock_generator:inst2|inst6 
    Info (332119):    -2.713             -15.115 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):    -2.571             -16.049 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):    -2.499             -16.642 4_Bit_Parallel_Access_Register:inst8|dff1 
    Info (332119):    -2.289              -7.082 CLK_IN 
    Info (332119):    -2.265              -6.641 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.897              -3.359 clock_generator:inst2|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLK_IN 
    Info (332119):     0.402               0.000 clock_generator:inst2|clock_divider_1024:inst8|inst10 
    Info (332119):     0.402               0.000 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.407               0.000 clock_generator:inst2|inst6 
    Info (332119):     0.832               0.000 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):     1.103               0.000 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):     1.319               0.000 4_Bit_Parallel_Access_Register:inst8|dff1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK_IN 
    Info (332119):    -1.285             -15.420 clock_generator:inst2|inst6 
    Info (332119):    -1.285             -12.850 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -7.710 clock_generator:inst2|clock_divider_1024:inst8|inst10 
    Info (332119):     0.443               0.000 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):     0.465               0.000 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):     0.474               0.000 4_Bit_Parallel_Access_Register:inst8|dff1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.475             -13.684 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):    -2.420             -20.641 clock_generator:inst2|inst6 
    Info (332119):    -2.392             -14.794 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):    -2.284             -15.293 4_Bit_Parallel_Access_Register:inst8|dff1 
    Info (332119):    -2.040              -5.575 CLK_IN 
    Info (332119):    -1.993              -5.151 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.651              -2.638 clock_generator:inst2|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLK_IN 
    Info (332119):     0.353               0.000 clock_generator:inst2|clock_divider_1024:inst8|inst10 
    Info (332119):     0.354               0.000 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.365               0.000 clock_generator:inst2|inst6 
    Info (332119):     0.877               0.000 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):     1.145               0.000 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):     1.329               0.000 4_Bit_Parallel_Access_Register:inst8|dff1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK_IN 
    Info (332119):    -1.285             -15.420 clock_generator:inst2|inst6 
    Info (332119):    -1.285             -12.850 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -7.710 clock_generator:inst2|clock_divider_1024:inst8|inst10 
    Info (332119):     0.398               0.000 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):     0.398               0.000 4_Bit_Parallel_Access_Register:inst8|dff1 
    Info (332119):     0.430               0.000 4_Bit_Parallel_Access_Register:inst7|dff1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.164              -6.971 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):    -1.130              -7.216 4_Bit_Parallel_Access_Register:inst8|dff1 
    Info (332119):    -1.002              -7.354 clock_generator:inst2|inst6 
    Info (332119):    -0.952              -5.185 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):    -0.599              -0.599 CLK_IN 
    Info (332119):    -0.598              -0.598 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.477              -0.477 clock_generator:inst2|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 CLK_IN 
    Info (332119):     0.181               0.000 clock_generator:inst2|clock_divider_1024:inst8|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.188               0.000 clock_generator:inst2|inst6 
    Info (332119):     0.228               0.000 4_Bit_Parallel_Access_Register:inst16|dff1 
    Info (332119):     0.315               0.000 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):     0.469               0.000 4_Bit_Parallel_Access_Register:inst8|dff1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.600 CLK_IN 
    Info (332119):    -1.000             -12.000 clock_generator:inst2|inst6 
    Info (332119):    -1.000             -10.000 clock_generator:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -6.000 clock_generator:inst2|clock_divider_1024:inst8|inst10 
    Info (332119):     0.366               0.000 4_Bit_Parallel_Access_Register:inst7|dff1 
    Info (332119):     0.392               0.000 4_Bit_Parallel_Access_Register:inst8|dff1 
    Info (332119):     0.423               0.000 4_Bit_Parallel_Access_Register:inst16|dff1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Sun Dec  4 16:45:17 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


