[03/09 20:05:25      0] 
[03/09 20:05:25      0] Cadence Innovus(TM) Implementation System.
[03/09 20:05:25      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/09 20:05:25      0] 
[03/09 20:05:25      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/09 20:05:25      0] Options:	
[03/09 20:05:25      0] Date:		Sun Mar  9 20:05:25 2025
[03/09 20:05:25      0] Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/09 20:05:25      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/09 20:05:25      0] 
[03/09 20:05:25      0] License:
[03/09 20:05:25      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/09 20:05:25      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/09 20:05:26      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 20:05:26      0] 
[03/09 20:05:26      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 20:05:26      0] 
[03/09 20:05:26      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/09 20:05:26      0] 
[03/09 20:05:35      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/09 20:05:35      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/09 20:05:35      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/09 20:05:35      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/09 20:05:35      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/09 20:05:35      7] @(#)CDS: CPE v15.23-s045
[03/09 20:05:35      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/09 20:05:35      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/09 20:05:35      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/09 20:05:35      7] @(#)CDS: RCDB 11.7
[03/09 20:05:35      7] --- Running on ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/09 20:05:35      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd.

[03/09 20:05:35      8] 
[03/09 20:05:35      8] **INFO:  MMMC transition support version v31-84 
[03/09 20:05:35      8] 
[03/09 20:05:35      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 20:05:35      8] <CMD> suppressMessage ENCEXT-2799
[03/09 20:05:35      8] <CMD> getDrawView
[03/09 20:05:35      8] <CMD> loadWorkspace -name Physical
[03/09 20:05:35      8] <CMD> win
[03/09 20:05:45     10] <CMD> set init_pwr_net VDD
[03/09 20:05:45     10] <CMD> set init_gnd_net VSS
[03/09 20:05:45     10] <CMD> set init_verilog ./netlist/core.v
[03/09 20:05:45     10] <CMD> set init_design_netlisttype Verilog
[03/09 20:05:45     10] <CMD> set init_design_settop 1
[03/09 20:05:45     10] <CMD> set init_top_cell core
[03/09 20:05:45     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/09 20:05:45     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/09 20:05:45     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/09 20:05:45     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/09 20:05:45     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/09 20:05:45     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/09 20:05:45     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/09 20:05:45     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/09 20:05:45     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/09 20:05:45     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/09 20:05:45     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/09 20:05:45     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/09 20:05:45     10] 
[03/09 20:05:45     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/09 20:05:45     10] 
[03/09 20:05:45     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/09 20:05:45     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/09 20:05:45     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/09 20:05:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/09 20:05:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/09 20:05:45     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/09 20:05:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/09 20:05:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/09 20:05:45     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/09 20:05:45     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 20:05:45     10] The LEF parser will ignore this statement.
[03/09 20:05:45     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/09 20:05:45     10] Set DBUPerIGU to M2 pitch 400.
[03/09 20:05:45     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/09 20:05:45     10] Type 'man IMPLF-200' for more detail.
[03/09 20:05:45     10] 
[03/09 20:05:45     10] viaInitial starts at Sun Mar  9 20:05:45 2025
viaInitial ends at Sun Mar  9 20:05:45 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/09 20:05:45     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/09 20:05:45     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/09 20:05:46     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/09 20:05:46     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/09 20:05:47     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/09 20:05:47     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.37min, fe_mem=472.7M) ***
[03/09 20:05:47     12] *** Begin netlist parsing (mem=472.7M) ***
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/09 20:05:47     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/09 20:05:47     12] To increase the message display limit, refer to the product command reference manual.
[03/09 20:05:47     12] Created 811 new cells from 2 timing libraries.
[03/09 20:05:47     12] Reading netlist ...
[03/09 20:05:47     12] Backslashed names will retain backslash and a trailing blank character.
[03/09 20:05:47     12] Reading verilog netlist './netlist/core.v'
[03/09 20:05:48     12] 
[03/09 20:05:48     12] *** Memory Usage v#1 (Current mem = 475.707M, initial mem = 149.258M) ***
[03/09 20:05:48     12] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=475.7M) ***
[03/09 20:05:48     12] Set top cell to core.
[03/09 20:05:48     13] Hooked 1622 DB cells to tlib cells.
[03/09 20:05:48     13] Starting recursive module instantiation check.
[03/09 20:05:48     13] No recursion found.
[03/09 20:05:48     13] Building hierarchical netlist for Cell core ...
[03/09 20:05:48     13] *** Netlist is unique.
[03/09 20:05:48     13] ** info: there are 1751 modules.
[03/09 20:05:48     13] ** info: there are 23050 stdCell insts.
[03/09 20:05:48     13] 
[03/09 20:05:48     13] *** Memory Usage v#1 (Current mem = 545.539M, initial mem = 149.258M) ***
[03/09 20:05:48     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/09 20:05:48     13] Type 'man IMPFP-3961' for more detail.
[03/09 20:05:48     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/09 20:05:48     13] Type 'man IMPFP-3961' for more detail.
[03/09 20:05:48     13] Set Default Net Delay as 1000 ps.
[03/09 20:05:48     13] Set Default Net Load as 0.5 pF. 
[03/09 20:05:48     13] Set Default Input Pin Transition as 0.1 ps.
[03/09 20:05:48     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/09 20:05:48     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/09 20:05:48     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 20:05:48     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 20:05:48     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 20:05:48     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 20:05:48     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/09 20:05:48     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 20:05:48     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 20:05:48     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 20:05:48     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 20:05:48     13] Importing multi-corner RC tables ... 
[03/09 20:05:48     13] Summary of Active RC-Corners : 
[03/09 20:05:48     13]  
[03/09 20:05:48     13]  Analysis View: WC_VIEW
[03/09 20:05:48     13]     RC-Corner Name        : Cmax
[03/09 20:05:48     13]     RC-Corner Index       : 0
[03/09 20:05:48     13]     RC-Corner Temperature : 125 Celsius
[03/09 20:05:48     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/09 20:05:48     13]     RC-Corner PreRoute Res Factor         : 1
[03/09 20:05:48     13]     RC-Corner PreRoute Cap Factor         : 1
[03/09 20:05:48     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 20:05:48     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 20:05:48     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 20:05:48     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 20:05:48     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 20:05:48     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 20:05:48     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 20:05:48     13]  
[03/09 20:05:48     13]  Analysis View: BC_VIEW
[03/09 20:05:48     13]     RC-Corner Name        : Cmin
[03/09 20:05:48     13]     RC-Corner Index       : 1
[03/09 20:05:48     13]     RC-Corner Temperature : -40 Celsius
[03/09 20:05:48     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/09 20:05:48     13]     RC-Corner PreRoute Res Factor         : 1
[03/09 20:05:48     13]     RC-Corner PreRoute Cap Factor         : 1
[03/09 20:05:48     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 20:05:48     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 20:05:48     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 20:05:48     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 20:05:48     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 20:05:48     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 20:05:48     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 20:05:48     13] *Info: initialize multi-corner CTS.
[03/09 20:05:48     13] Reading timing constraints file './constraints/core.sdc' ...
[03/09 20:05:48     13] Current (total cpu=0:00:13.6, real=0:00:23.0, peak res=301.4M, current mem=668.6M)
[03/09 20:05:49     13] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).
[03/09 20:05:49     13] 
[03/09 20:05:49     13] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
[03/09 20:05:49     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=316.7M, current mem=685.9M)
[03/09 20:05:49     13] Current (total cpu=0:00:13.7, real=0:00:24.0, peak res=316.7M, current mem=685.9M)
[03/09 20:05:49     13] Summary for sequential cells idenfication: 
[03/09 20:05:49     13] Identified SBFF number: 199
[03/09 20:05:49     13] Identified MBFF number: 0
[03/09 20:05:49     13] Not identified SBFF number: 0
[03/09 20:05:49     13] Not identified MBFF number: 0
[03/09 20:05:49     13] Number of sequential cells which are not FFs: 104
[03/09 20:05:49     13] 
[03/09 20:05:49     13] Total number of combinational cells: 492
[03/09 20:05:49     13] Total number of sequential cells: 303
[03/09 20:05:49     13] Total number of tristate cells: 11
[03/09 20:05:49     13] Total number of level shifter cells: 0
[03/09 20:05:49     13] Total number of power gating cells: 0
[03/09 20:05:49     13] Total number of isolation cells: 0
[03/09 20:05:49     13] Total number of power switch cells: 0
[03/09 20:05:49     13] Total number of pulse generator cells: 0
[03/09 20:05:49     13] Total number of always on buffers: 0
[03/09 20:05:49     13] Total number of retention cells: 0
[03/09 20:05:49     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/09 20:05:49     13] Total number of usable buffers: 18
[03/09 20:05:49     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/09 20:05:49     13] Total number of unusable buffers: 9
[03/09 20:05:49     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/09 20:05:49     13] Total number of usable inverters: 18
[03/09 20:05:49     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/09 20:05:49     13] Total number of unusable inverters: 9
[03/09 20:05:49     13] List of identified usable delay cells:
[03/09 20:05:49     13] Total number of identified usable delay cells: 0
[03/09 20:05:49     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/09 20:05:49     13] Total number of identified unusable delay cells: 9
[03/09 20:05:49     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 20:05:49     13] 
[03/09 20:05:49     13] *** Summary of all messages that are not suppressed in this session:
[03/09 20:05:49     13] Severity  ID               Count  Summary                                  
[03/09 20:05:49     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/09 20:05:49     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/09 20:05:49     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/09 20:05:49     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/09 20:05:49     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/09 20:05:49     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/09 20:05:49     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/09 20:05:49     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/09 20:05:49     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/09 20:05:49     13] *** Message Summary: 1633 warning(s), 2 error(s)
[03/09 20:05:49     13] 
[03/09 20:05:49     13] <CMD> set_interactive_constraint_modes {CON}
[03/09 20:05:49     13] <CMD> setDesignMode -process 65
[03/09 20:05:49     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/09 20:05:49     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/09 20:05:49     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/09 20:05:49     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/09 20:05:49     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/09 20:05:49     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/09 20:05:49     13] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/09 20:05:49     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/09 20:05:49     13] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/09 20:05:49     13] 23050 new pwr-pin connections were made to global net 'VDD'.
[03/09 20:05:49     13] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/09 20:05:49     13] 23050 new gnd-pin connections were made to global net 'VSS'.
[03/09 20:05:49     13] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/09 20:05:49     13] 
[03/09 20:05:49     13] Ring generation is complete; vias are now being generated.
[03/09 20:05:49     13] The power planner created 8 wires.
[03/09 20:05:49     13] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 691.9M) ***
[03/09 20:05:49     13] <CMD> setAddStripeMode -break_at block_ring
[03/09 20:05:49     13] Stripe will break at block ring.
[03/09 20:05:49     13] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 22
[03/09 20:05:49     13] 
[03/09 20:05:49     13] Starting stripe generation ...
[03/09 20:05:49     13] Non-Default setAddStripeOption Settings :
[03/09 20:05:49     13]   NONE
[03/09 20:05:49     13] Stripe generation is complete; vias are now being generated.
[03/09 20:05:49     13] The power planner created 44 wires.
[03/09 20:05:49     13] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 691.9M) ***
[03/09 20:05:49     13] <CMD> sroute
[03/09 20:05:49     14] *** Begin SPECIAL ROUTE on Sun Mar  9 20:05:49 2025 ***
[03/09 20:05:49     14] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/core_nh/pnr
[03/09 20:05:49     14] SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/09 20:05:49     14] 
[03/09 20:05:49     14] Begin option processing ...
[03/09 20:05:49     14] srouteConnectPowerBump set to false
[03/09 20:05:49     14] routeSpecial set to true
[03/09 20:05:49     14] srouteConnectConverterPin set to false
[03/09 20:05:49     14] srouteFollowCorePinEnd set to 3
[03/09 20:05:49     14] srouteJogControl set to "preferWithChanges differentLayer"
[03/09 20:05:49     14] sroutePadPinAllPorts set to true
[03/09 20:05:49     14] sroutePreserveExistingRoutes set to true
[03/09 20:05:49     14] srouteRoutePowerBarPortOnBothDir set to true
[03/09 20:05:49     14] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1381.00 megs.
[03/09 20:05:49     14] 
[03/09 20:05:49     14] Reading DB technology information...
[03/09 20:05:49     14] Finished reading DB technology information.
[03/09 20:05:49     14] Reading floorplan and netlist information...
[03/09 20:05:49     14] Finished reading floorplan and netlist information.
[03/09 20:05:49     14] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/09 20:05:49     14] Read in 846 macros, 133 used
[03/09 20:05:49     14] Read in 133 components
[03/09 20:05:49     14]   133 core components: 133 unplaced, 0 placed, 0 fixed
[03/09 20:05:49     14] Read in 403 logical pins
[03/09 20:05:49     14] Read in 403 nets
[03/09 20:05:49     14] Read in 2 special nets, 2 routed
[03/09 20:05:49     14] Read in 266 terminals
[03/09 20:05:49     14] Begin power routing ...
[03/09 20:05:49     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/09 20:05:49     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/09 20:05:49     14] Type 'man IMPSR-1256' for more detail.
[03/09 20:05:49     14] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/09 20:05:49     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/09 20:05:49     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/09 20:05:49     14] Type 'man IMPSR-1256' for more detail.
[03/09 20:05:49     14] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/09 20:05:49     14] CPU time for FollowPin 0 seconds
[03/09 20:05:49     14] CPU time for FollowPin 0 seconds
[03/09 20:05:49     14]   Number of IO ports routed: 0
[03/09 20:05:49     14]   Number of Block ports routed: 0
[03/09 20:05:49     14]   Number of Stripe ports routed: 0
[03/09 20:05:49     14]   Number of Core ports routed: 510
[03/09 20:05:49     14]   Number of Pad ports routed: 0
[03/09 20:05:49     14]   Number of Power Bump ports routed: 0
[03/09 20:05:49     14]   Number of Followpin connections: 255
[03/09 20:05:49     14] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1404.00 megs.
[03/09 20:05:49     14] 
[03/09 20:05:49     14] 
[03/09 20:05:49     14] 
[03/09 20:05:49     14]  Begin updating DB with routing results ...
[03/09 20:05:49     14]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/09 20:05:49     14] Pin and blockage extraction finished
[03/09 20:05:49     14] 
[03/09 20:05:49     14] 
sroute post-processing starts at Sun Mar  9 20:05:49 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/09 20:05:50     14] sroute post-processing ends at Sun Mar  9 20:05:50 2025

sroute post-processing starts at Sun Mar  9 20:05:50 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/09 20:05:50     15] sroute post-processing ends at Sun Mar  9 20:05:50 2025
sroute: Total CPU time used = 0:0:0
[03/09 20:05:50     15] sroute: Total Real time used = 0:0:1
[03/09 20:05:50     15] sroute: Total Memory used = 24.42 megs
[03/09 20:05:50     15] sroute: Total Peak Memory used = 711.88 megs
[03/09 20:05:50     15] <CMD> setPinAssignMode -pinEditInBatch true
[03/09 20:05:50     15] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {{mem_in[*]} {clk} {inst[*]} {reset}}
[03/09 20:05:50     15] Successfully spread [83] pins.
[03/09 20:05:50     15] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.9M).
[03/09 20:05:50     15] <CMD> setPinAssignMode -pinEditInBatch false
[03/09 20:05:50     15] <CMD> setPinAssignMode -pinEditInBatch true
[03/09 20:05:50     15] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[*]} {sum_out[*]}}
[03/09 20:05:50     15] Successfully spread [320] pins.
[03/09 20:05:50     15] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.9M).
[03/09 20:05:50     15] <CMD> setPinAssignMode -pinEditInBatch false
[03/09 20:05:50     15] <CMD> legalizePin
[03/09 20:05:50     15] 
[03/09 20:05:50     15] Start pin legalization for the partition [core]:
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[159]] is [FIXED] at location ( 239.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[158]] is [FIXED] at location ( 238.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[157]] is [FIXED] at location ( 237.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[156]] is [FIXED] at location ( 236.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[155]] is [FIXED] at location ( 235.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[154]] is [FIXED] at location ( 234.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[153]] is [FIXED] at location ( 233.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[152]] is [FIXED] at location ( 232.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[151]] is [FIXED] at location ( 231.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[150]] is [FIXED] at location ( 230.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[149]] is [FIXED] at location ( 229.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[148]] is [FIXED] at location ( 228.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[147]] is [FIXED] at location ( 227.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[146]] is [FIXED] at location ( 226.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[145]] is [FIXED] at location ( 225.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[144]] is [FIXED] at location ( 224.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[143]] is [FIXED] at location ( 223.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[142]] is [FIXED] at location ( 222.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[141]] is [FIXED] at location ( 221.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[140]] is [FIXED] at location ( 220.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[139]] is [FIXED] at location ( 219.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[138]] is [FIXED] at location ( 218.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[137]] is [FIXED] at location ( 217.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[136]] is [FIXED] at location ( 216.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[135]] is [FIXED] at location ( 215.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[134]] is [FIXED] at location ( 214.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[133]] is [FIXED] at location ( 213.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[132]] is [FIXED] at location ( 212.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[131]] is [FIXED] at location ( 211.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[130]] is [FIXED] at location ( 210.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[129]] is [FIXED] at location ( 209.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[128]] is [FIXED] at location ( 208.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[127]] is [FIXED] at location ( 207.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[126]] is [FIXED] at location ( 206.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[125]] is [FIXED] at location ( 205.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[124]] is [FIXED] at location ( 204.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[123]] is [FIXED] at location ( 203.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[122]] is [FIXED] at location ( 202.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[121]] is [FIXED] at location ( 201.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[120]] is [FIXED] at location ( 200.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[119]] is [FIXED] at location ( 199.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[118]] is [FIXED] at location ( 198.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[117]] is [FIXED] at location ( 197.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[116]] is [FIXED] at location ( 196.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[115]] is [FIXED] at location ( 195.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[114]] is [FIXED] at location ( 194.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[113]] is [FIXED] at location ( 193.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[112]] is [FIXED] at location ( 192.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[111]] is [FIXED] at location ( 191.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[110]] is [FIXED] at location ( 190.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[109]] is [FIXED] at location ( 189.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[108]] is [FIXED] at location ( 188.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[107]] is [FIXED] at location ( 187.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[106]] is [FIXED] at location ( 186.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[105]] is [FIXED] at location ( 185.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[104]] is [FIXED] at location ( 184.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[103]] is [FIXED] at location ( 183.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[102]] is [FIXED] at location ( 182.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[101]] is [FIXED] at location ( 181.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[100]] is [FIXED] at location ( 180.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[99]] is [FIXED] at location ( 179.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[98]] is [FIXED] at location ( 178.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[97]] is [FIXED] at location ( 177.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[96]] is [FIXED] at location ( 176.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[95]] is [FIXED] at location ( 175.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[94]] is [FIXED] at location ( 174.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[93]] is [FIXED] at location ( 173.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[92]] is [FIXED] at location ( 172.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[91]] is [FIXED] at location ( 171.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[90]] is [FIXED] at location ( 170.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[89]] is [FIXED] at location ( 169.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[88]] is [FIXED] at location ( 168.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[87]] is [FIXED] at location ( 167.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[86]] is [FIXED] at location ( 166.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[85]] is [FIXED] at location ( 165.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[84]] is [FIXED] at location ( 164.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[83]] is [FIXED] at location ( 163.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[82]] is [FIXED] at location ( 162.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[81]] is [FIXED] at location ( 161.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[80]] is [FIXED] at location ( 160.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[79]] is [FIXED] at location ( 159.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[78]] is [FIXED] at location ( 158.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[77]] is [FIXED] at location ( 157.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[76]] is [FIXED] at location ( 156.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[75]] is [FIXED] at location ( 155.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[74]] is [FIXED] at location ( 154.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[73]] is [FIXED] at location ( 153.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[72]] is [FIXED] at location ( 152.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[71]] is [FIXED] at location ( 151.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[70]] is [FIXED] at location ( 150.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[69]] is [FIXED] at location ( 149.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[68]] is [FIXED] at location ( 148.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[67]] is [FIXED] at location ( 147.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[66]] is [FIXED] at location ( 146.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[65]] is [FIXED] at location ( 145.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[64]] is [FIXED] at location ( 144.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[63]] is [FIXED] at location ( 143.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[62]] is [FIXED] at location ( 142.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[61]] is [FIXED] at location ( 141.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[60]] is [FIXED] at location ( 140.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[59]] is [FIXED] at location ( 139.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[58]] is [FIXED] at location ( 138.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[57]] is [FIXED] at location ( 137.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[56]] is [FIXED] at location ( 136.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[55]] is [FIXED] at location ( 135.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[54]] is [FIXED] at location ( 134.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[53]] is [FIXED] at location ( 133.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[52]] is [FIXED] at location ( 132.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[51]] is [FIXED] at location ( 131.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[50]] is [FIXED] at location ( 130.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[49]] is [FIXED] at location ( 129.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[48]] is [FIXED] at location ( 128.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[47]] is [FIXED] at location ( 127.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[46]] is [FIXED] at location ( 126.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[45]] is [FIXED] at location ( 125.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[44]] is [FIXED] at location ( 124.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[43]] is [FIXED] at location ( 123.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[42]] is [FIXED] at location ( 122.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[41]] is [FIXED] at location ( 121.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[40]] is [FIXED] at location ( 120.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[39]] is [FIXED] at location ( 119.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[38]] is [FIXED] at location ( 118.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[37]] is [FIXED] at location ( 117.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[36]] is [FIXED] at location ( 116.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[35]] is [FIXED] at location ( 115.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[34]] is [FIXED] at location ( 114.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[33]] is [FIXED] at location ( 113.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[32]] is [FIXED] at location ( 112.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[31]] is [FIXED] at location ( 111.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[30]] is [FIXED] at location ( 110.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[29]] is [FIXED] at location ( 109.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[28]] is [FIXED] at location ( 108.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[27]] is [FIXED] at location ( 107.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[26]] is [FIXED] at location ( 106.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[25]] is [FIXED] at location ( 105.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[24]] is [FIXED] at location ( 104.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 103.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 102.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 101.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 100.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location (  99.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location (  98.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location (  97.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location (  96.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location (  95.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location (  94.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location (  93.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location (  92.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location (  91.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location (  90.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location (  89.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location (  88.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location (  87.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location (  86.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location (  85.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location (  84.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location (  83.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location (  82.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location (  81.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location (  80.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 399.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 398.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 397.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 396.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 395.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 394.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 393.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 392.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 391.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 390.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 389.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 388.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 387.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 386.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 385.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 384.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 383.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 382.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 381.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 380.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 379.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 378.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 377.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 376.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 375.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 374.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 373.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 372.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 371.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 370.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 369.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 368.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 367.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 366.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 365.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 364.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 363.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 362.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 361.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 360.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 359.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 358.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 357.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 356.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 355.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 354.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 353.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 352.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 351.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 350.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 349.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 348.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 347.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 346.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 345.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 344.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 343.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 342.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 341.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 340.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 339.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 338.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 337.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 336.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 335.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 334.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 333.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 332.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 331.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 330.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 329.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 328.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 327.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 326.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 325.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 324.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 323.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 322.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 321.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 320.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 319.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 318.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 317.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 316.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 315.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 314.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 313.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 312.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 311.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 310.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 309.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 308.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 307.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 306.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 305.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 304.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 303.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 302.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 301.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 300.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 299.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 298.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 297.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 296.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 295.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 294.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 293.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 292.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 291.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 290.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 289.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 288.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 287.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 286.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 285.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 284.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 283.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 282.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 281.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 280.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 279.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 278.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 277.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 276.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 275.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 274.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 273.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 272.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 271.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 270.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 269.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 268.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 267.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 266.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 265.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 264.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 263.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 262.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 261.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 260.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 259.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 258.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 257.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 256.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 255.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 254.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 253.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 252.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 251.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 250.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 249.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 248.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 247.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 246.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 245.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 244.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 243.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 242.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 241.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 240.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 20:05:50     15] Summary report for top level: [core] 
[03/09 20:05:50     15] 	Total Pads                         : 0
[03/09 20:05:50     15] 	Total Pins                         : 403
[03/09 20:05:50     15] 	Legally Assigned Pins              : 83
[03/09 20:05:50     15] 	Illegally Assigned Pins            : 320
[03/09 20:05:50     15] 	Unplaced Pins                      : 0
[03/09 20:05:50     15] 	Constant/Spl Net Pins              : 0
[03/09 20:05:50     15] 	Internal Pins                      : 0
[03/09 20:05:50     15] 	Legally Assigned Feedthrough Pins  : 0
[03/09 20:05:50     15] 	Illegally Assigned Feedthrough Pins: 0
[03/09 20:05:50     15] End of Summary report
[03/09 20:05:50     15] 320 pin(s) of the Partition core could not be legalized.
[03/09 20:05:50     15] End pin legalization for the partition [core].
[03/09 20:05:50     15] 
[03/09 20:05:50     15] legalizePin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 711.9M).
[03/09 20:05:50     15] <CMD> saveDesign pinPlaced.enc
[03/09 20:05:50     15] Writing Netlist "pinPlaced.enc.dat.tmp/core.v.gz" ...
[03/09 20:05:50     15] Saving AAE Data ...
[03/09 20:05:50     15] Saving preference file pinPlaced.enc.dat.tmp/gui.pref.tcl ...
[03/09 20:05:50     15] Saving mode setting ...
[03/09 20:05:50     15] Saving global file ...
[03/09 20:05:50     15] Saving floorplan file ...
[03/09 20:05:50     15] Saving Drc markers ...
[03/09 20:05:50     15] ... No Drc file written since there is no markers found.
[03/09 20:05:50     15] Saving placement file ...
[03/09 20:05:50     15] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=711.9M) ***
[03/09 20:05:50     15] Saving route file ...
[03/09 20:05:50     15] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=711.9M) ***
[03/09 20:05:50     15] Saving DEF file ...
[03/09 20:05:50     15] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 20:05:50     15] 
[03/09 20:05:50     15] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 20:05:50     15] 
[03/09 20:05:50     15] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 20:05:52     16] Generated self-contained design pinPlaced.enc.dat.tmp
[03/09 20:05:52     16] 
[03/09 20:05:52     16] *** Summary of all messages that are not suppressed in this session:
[03/09 20:05:52     16] Severity  ID               Count  Summary                                  
[03/09 20:05:52     16] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 20:05:52     16] ERROR     IMPOAX-142           2  %s                                       
[03/09 20:05:52     16] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 20:05:52     16] 
[03/09 20:05:52     16] <CMD> saveDesign floorplan.enc
[03/09 20:05:52     16] Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
[03/09 20:05:52     16] Saving AAE Data ...
[03/09 20:05:52     16] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/09 20:05:52     16] Saving mode setting ...
[03/09 20:05:52     16] Saving global file ...
[03/09 20:05:52     16] Saving floorplan file ...
[03/09 20:05:52     16] Saving Drc markers ...
[03/09 20:05:52     16] ... No Drc file written since there is no markers found.
[03/09 20:05:52     16] Saving placement file ...
[03/09 20:05:52     16] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=723.0M) ***
[03/09 20:05:52     16] Saving route file ...
[03/09 20:05:52     16] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=724.0M) ***
[03/09 20:05:52     16] Saving DEF file ...
[03/09 20:05:52     17] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 20:05:52     17] 
[03/09 20:05:52     17] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 20:05:52     17] 
[03/09 20:05:52     17] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 20:05:54     18] Generated self-contained design floorplan.enc.dat.tmp
[03/09 20:05:54     18] 
[03/09 20:05:54     18] *** Summary of all messages that are not suppressed in this session:
[03/09 20:05:54     18] Severity  ID               Count  Summary                                  
[03/09 20:05:54     18] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 20:05:54     18] ERROR     IMPOAX-142           2  %s                                       
[03/09 20:05:54     18] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 20:05:54     18] 
[03/09 20:05:54     18] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/09 20:05:54     18] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/09 20:05:54     18] <CMD> place_opt_design
[03/09 20:05:54     18] *** Starting GigaPlace ***
[03/09 20:05:54     18] **INFO: user set placement options
[03/09 20:05:54     18] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/09 20:05:54     18] **INFO: user set opt options
[03/09 20:05:54     18] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/09 20:05:54     18] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 20:05:54     18] **INFO: Enable pre-place timing setting for timing analysis
[03/09 20:05:54     18] Set Using Default Delay Limit as 101.
[03/09 20:05:54     18] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/09 20:05:54     18] Set Default Net Delay as 0 ps.
[03/09 20:05:54     18] Set Default Net Load as 0 pF. 
[03/09 20:05:54     18] **INFO: Analyzing IO path groups for slack adjustment
[03/09 20:05:55     19] Effort level <high> specified for reg2reg_tmp.18281 path_group
[03/09 20:05:55     19] #################################################################################
[03/09 20:05:55     19] # Design Stage: PreRoute
[03/09 20:05:55     19] # Design Name: core
[03/09 20:05:55     19] # Design Mode: 65nm
[03/09 20:05:55     19] # Analysis Mode: MMMC Non-OCV 
[03/09 20:05:55     19] # Parasitics Mode: No SPEF/RCDB
[03/09 20:05:55     19] # Signoff Settings: SI Off 
[03/09 20:05:55     19] #################################################################################
[03/09 20:05:55     19] Calculate delays in BcWc mode...
[03/09 20:05:55     19] Topological Sorting (CPU = 0:00:00.0, MEM = 754.9M, InitMEM = 751.4M)
[03/09 20:05:59     22] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/09 20:05:59     22] End delay calculation. (MEM=941.562 CPU=0:00:02.5 REAL=0:00:03.0)
[03/09 20:05:59     22] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 941.6M) ***
[03/09 20:05:59     23] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:05.0) (Real : 0:00:05.0) (mem : 941.6M)
[03/09 20:05:59     23] *** Start deleteBufferTree ***
[03/09 20:05:59     23] *info: Marking 0 level shifter instances dont touch
[03/09 20:05:59     23] *info: Marking 0 always on instances dont touch
[03/09 20:05:59     23] Info: Detect buffers to remove automatically.
[03/09 20:05:59     23] Analyzing netlist ...
[03/09 20:05:59     23] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/09 20:06:00     24] Updating netlist
[03/09 20:06:00     24] 
[03/09 20:06:00     24] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 448 instances (buffers/inverters) removed
[03/09 20:06:00     24] *       :      5 instances of type 'INVD4' removed
[03/09 20:06:00     24] *       :      5 instances of type 'INVD3' removed
[03/09 20:06:00     24] *       :      9 instances of type 'INVD2' removed
[03/09 20:06:00     24] *       :     13 instances of type 'INVD1' removed
[03/09 20:06:00     24] *       :     23 instances of type 'INVD0' removed
[03/09 20:06:00     24] *       :      1 instance  of type 'CKND3' removed
[03/09 20:06:00     24] *       :     19 instances of type 'CKND2' removed
[03/09 20:06:00     24] *       :    176 instances of type 'CKBD4' removed
[03/09 20:06:00     24] *       :      7 instances of type 'CKBD2' removed
[03/09 20:06:00     24] *       :     36 instances of type 'CKBD1' removed
[03/09 20:06:00     24] *       :      9 instances of type 'BUFFD8' removed
[03/09 20:06:00     24] *       :     15 instances of type 'BUFFD4' removed
[03/09 20:06:00     24] *       :     12 instances of type 'BUFFD3' removed
[03/09 20:06:00     24] *       :     88 instances of type 'BUFFD2' removed
[03/09 20:06:00     24] *       :     20 instances of type 'BUFFD1' removed
[03/09 20:06:00     24] *       :     10 instances of type 'BUFFD0' removed
[03/09 20:06:00     24] *** Finish deleteBufferTree (0:00:00.8) ***
[03/09 20:06:00     24] **INFO: Disable pre-place timing setting for timing analysis
[03/09 20:06:00     24] Set Using Default Delay Limit as 1000.
[03/09 20:06:00     24] Set Default Net Delay as 1000 ps.
[03/09 20:06:00     24] Set Default Net Load as 0.5 pF. 
[03/09 20:06:00     24] Deleted 0 physical inst  (cell - / prefix -).
[03/09 20:06:00     24] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/09 20:06:00     24] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/09 20:06:00     24] Define the scan chains before using this option.
[03/09 20:06:00     24] Type 'man IMPSP-9042' for more detail.
[03/09 20:06:00     24] #spOpts: N=65 
[03/09 20:06:00     24] #std cell=22610 (0 fixed + 22610 movable) #block=0 (0 floating + 0 preplaced)
[03/09 20:06:00     24] #ioInst=0 #net=24818 #term=86799 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
[03/09 20:06:00     24] stdCell: 22610 single + 0 double + 0 multi
[03/09 20:06:00     24] Total standard cell length = 57.6648 (mm), area = 0.1038 (mm^2)
[03/09 20:06:00     24] Core basic site is core
[03/09 20:06:00     24] Estimated cell power/ground rail width = 0.365 um
[03/09 20:06:00     24] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:06:00     24] Apply auto density screen in pre-place stage.
[03/09 20:06:00     24] Auto density screen increases utilization from 0.495 to 0.497
[03/09 20:06:00     24] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 873.9M
[03/09 20:06:00     24] Average module density = 0.497.
[03/09 20:06:00     24] Density for the design = 0.497.
[03/09 20:06:00     24]        = stdcell_area 288324 sites (103797 um^2) / alloc_area 579589 sites (208652 um^2).
[03/09 20:06:00     24] Pin Density = 0.1489.
[03/09 20:06:00     24]             = total # of pins 86799 / total area 582930.
[03/09 20:06:00     24] Initial padding reaches pin density 0.394 for top
[03/09 20:06:00     24] Initial padding increases density from 0.497 to 0.607 for top
[03/09 20:06:00     24] *Internal placement parameters: * | 14 | 0x000555
[03/09 20:06:04     28] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:04     28] End delay calculation. (MEM=955.094 CPU=0:00:02.4 REAL=0:00:03.0)
[03/09 20:06:04     28] Clock gating cells determined by native netlist tracing.
[03/09 20:06:05     29] Iteration  1: Total net bbox = 1.002e+05 (5.86e+04 4.16e+04)
[03/09 20:06:05     29]               Est.  stn bbox = 1.256e+05 (8.21e+04 4.35e+04)
[03/09 20:06:05     29]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 955.1M
[03/09 20:06:05     29] Iteration  2: Total net bbox = 1.328e+05 (5.86e+04 7.42e+04)
[03/09 20:06:05     29]               Est.  stn bbox = 1.808e+05 (8.21e+04 9.87e+04)
[03/09 20:06:05     29]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 955.1M
[03/09 20:06:06     30] Iteration  3: Total net bbox = 1.488e+05 (7.46e+04 7.42e+04)
[03/09 20:06:06     30]               Est.  stn bbox = 2.024e+05 (1.04e+05 9.87e+04)
[03/09 20:06:06     30]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 955.1M
[03/09 20:06:08     32] Iteration  4: Total net bbox = 1.849e+05 (7.66e+04 1.08e+05)
[03/09 20:06:08     32]               Est.  stn bbox = 2.663e+05 (1.10e+05 1.57e+05)
[03/09 20:06:08     32]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 955.1M
[03/09 20:06:19     42] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:19     42] End delay calculation. (MEM=974.172 CPU=0:00:02.5 REAL=0:00:03.0)
[03/09 20:06:20     43] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 20:06:20     43] Iteration  5: Total net bbox = 5.028e+05 (2.40e+05 2.63e+05)
[03/09 20:06:20     43]               Est.  stn bbox = 6.324e+05 (2.99e+05 3.34e+05)
[03/09 20:06:20     43]               cpu = 0:00:11.4 real = 0:00:12.0 mem = 974.2M
[03/09 20:06:22     46] Iteration  6: Total net bbox = 3.528e+05 (1.62e+05 1.91e+05)
[03/09 20:06:22     46]               Est.  stn bbox = 4.664e+05 (2.15e+05 2.51e+05)
[03/09 20:06:22     46]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 974.2M
[03/09 20:06:26     50] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:26     50] End delay calculation. (MEM=974.172 CPU=0:00:02.5 REAL=0:00:02.0)
[03/09 20:06:27     51] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 20:06:27     51] Iteration  7: Total net bbox = 3.715e+05 (1.80e+05 1.91e+05)
[03/09 20:06:27     51]               Est.  stn bbox = 4.855e+05 (2.34e+05 2.51e+05)
[03/09 20:06:27     51]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 974.2M
[03/09 20:06:28     52] Iteration  8: Total net bbox = 4.030e+05 (1.80e+05 2.23e+05)
[03/09 20:06:28     52]               Est.  stn bbox = 5.214e+05 (2.34e+05 2.87e+05)
[03/09 20:06:28     52]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 974.2M
[03/09 20:06:32     56] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:32     56] End delay calculation. (MEM=974.172 CPU=0:00:02.5 REAL=0:00:03.0)
[03/09 20:06:33     57] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 20:06:33     57] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:33     57] enableMT= 3
[03/09 20:06:33     57] useHNameCompare= 3 (lazy mode)
[03/09 20:06:33     57] doMTMainInit= 1
[03/09 20:06:33     57] doMTFlushLazyWireDelete= 1
[03/09 20:06:33     57] useFastLRoute= 0
[03/09 20:06:33     57] useFastCRoute= 1
[03/09 20:06:33     57] doMTNetInitAdjWires= 1
[03/09 20:06:33     57] wireMPoolNoThreadCheck= 1
[03/09 20:06:33     57] allMPoolNoThreadCheck= 1
[03/09 20:06:33     57] doNotUseMPoolInCRoute= 1
[03/09 20:06:33     57] doMTSprFixZeroViaCodes= 1
[03/09 20:06:33     57] doMTDtrRoute1CleanupA= 1
[03/09 20:06:33     57] doMTDtrRoute1CleanupB= 1
[03/09 20:06:33     57] doMTWireLenCalc= 0
[03/09 20:06:33     57] doSkipQALenRecalc= 1
[03/09 20:06:33     57] doMTMainCleanup= 1
[03/09 20:06:33     57] doMTMoveCellTermsToMSLayer= 1
[03/09 20:06:33     57] doMTConvertWiresToNewViaCode= 1
[03/09 20:06:33     57] doMTRemoveAntenna= 1
[03/09 20:06:33     57] doMTCheckConnectivity= 1
[03/09 20:06:33     57] enableRuntimeLog= 0
[03/09 20:06:33     57] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:33     57] Iteration  9: Total net bbox = 4.133e+05 (1.91e+05 2.23e+05)
[03/09 20:06:33     57]               Est.  stn bbox = 5.336e+05 (2.46e+05 2.87e+05)
[03/09 20:06:33     57]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 974.2M
[03/09 20:06:34     58] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:34     58] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:34     58] Iteration 10: Total net bbox = 4.315e+05 (1.91e+05 2.41e+05)
[03/09 20:06:34     58]               Est.  stn bbox = 5.549e+05 (2.46e+05 3.08e+05)
[03/09 20:06:34     58]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 974.2M
[03/09 20:06:38     62] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:38     62] End delay calculation. (MEM=974.172 CPU=0:00:02.4 REAL=0:00:02.0)
[03/09 20:06:39     63] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 20:06:39     63] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:39     63] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:40     63] Iteration 11: Total net bbox = 4.431e+05 (2.02e+05 2.41e+05)
[03/09 20:06:40     63]               Est.  stn bbox = 5.679e+05 (2.59e+05 3.08e+05)
[03/09 20:06:40     63]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 974.2M
[03/09 20:06:40     64] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:41     64] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:41     65] Iteration 12: Total net bbox = 4.584e+05 (2.02e+05 2.56e+05)
[03/09 20:06:41     65]               Est.  stn bbox = 5.845e+05 (2.59e+05 3.25e+05)
[03/09 20:06:41     65]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 974.2M
[03/09 20:06:45     69] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:45     69] End delay calculation. (MEM=974.172 CPU=0:00:02.4 REAL=0:00:03.0)
[03/09 20:06:46     70] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 20:06:46     70] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:46     70] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 20:06:47     70] Iteration 13: Total net bbox = 4.669e+05 (2.02e+05 2.65e+05)
[03/09 20:06:47     70]               Est.  stn bbox = 5.934e+05 (2.59e+05 3.34e+05)
[03/09 20:06:47     70]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 974.2M
[03/09 20:06:47     71] Iteration 14: Total net bbox = 4.668e+05 (2.02e+05 2.65e+05)
[03/09 20:06:47     71]               Est.  stn bbox = 5.934e+05 (2.59e+05 3.34e+05)
[03/09 20:06:47     71]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 974.2M
[03/09 20:06:47     71] Iteration 15: Total net bbox = 5.030e+05 (2.35e+05 2.67e+05)
[03/09 20:06:47     71]               Est.  stn bbox = 6.303e+05 (2.93e+05 3.37e+05)
[03/09 20:06:47     71]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 974.2M
[03/09 20:06:47     71] *** cost = 5.030e+05 (2.35e+05 2.67e+05) (cpu for global=0:00:43.0) real=0:00:43.0***
[03/09 20:06:47     71] Info: 0 clock gating cells identified, 0 (on average) moved
[03/09 20:06:48     72] #spOpts: N=65 mergeVia=F 
[03/09 20:06:48     72] Core basic site is core
[03/09 20:06:48     72] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:06:48     72] *** Starting refinePlace (0:01:12 mem=872.7M) ***
[03/09 20:06:48     72] Total net bbox length = 5.030e+05 (2.355e+05 2.675e+05) (ext = 3.015e+04)
[03/09 20:06:48     72] Starting refinePlace ...
[03/09 20:06:48     72] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:06:48     72] default core: bins with density >  0.75 = 1.04 % ( 7 / 676 )
[03/09 20:06:48     72] Density distribution unevenness ratio = 15.960%
[03/09 20:06:48     72]   Spread Effort: high, standalone mode, useDDP on.
[03/09 20:06:48     72] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=876.3MB) @(0:01:12 - 0:01:13).
[03/09 20:06:48     72] Move report: preRPlace moves 18792 insts, mean move: 0.87 um, max move: 5.60 um
[03/09 20:06:48     72] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U236): (228.40, 389.80) --> (230.40, 386.20)
[03/09 20:06:48     72] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 20:06:48     72] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:06:48     72] Placement tweakage begins.
[03/09 20:06:49     72] wire length = 6.535e+05
[03/09 20:06:51     75] wire length = 6.175e+05
[03/09 20:06:51     75] Placement tweakage ends.
[03/09 20:06:51     75] Move report: tweak moves 9437 insts, mean move: 3.10 um, max move: 47.00 um
[03/09 20:06:51     75] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U823): (406.40, 240.40) --> (419.20, 206.20)
[03/09 20:06:51     75] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:03.0, mem=880.9MB) @(0:01:13 - 0:01:16).
[03/09 20:06:51     75] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:06:51     75] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=880.9MB) @(0:01:16 - 0:01:16).
[03/09 20:06:51     75] Move report: Detail placement moves 19451 insts, mean move: 1.70 um, max move: 49.40 um
[03/09 20:06:51     75] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1138): (407.60, 357.40) --> (413.80, 314.20)
[03/09 20:06:51     75] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 880.9MB
[03/09 20:06:51     75] Statistics of distance of Instance movement in refine placement:
[03/09 20:06:51     75]   maximum (X+Y) =        49.40 um
[03/09 20:06:51     75]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1138) with max move: (407.6, 357.4) -> (413.8, 314.2)
[03/09 20:06:51     75]   mean    (X+Y) =         1.70 um
[03/09 20:06:51     75] Total instances flipped for WireLenOpt: 1404
[03/09 20:06:51     75] Total instances flipped, including legalization: 2333
[03/09 20:06:51     75] Summary Report:
[03/09 20:06:51     75] Instances move: 19451 (out of 22610 movable)
[03/09 20:06:51     75] Mean displacement: 1.70 um
[03/09 20:06:51     75] Max displacement: 49.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1138) (407.6, 357.4) -> (413.8, 314.2)
[03/09 20:06:51     75] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/09 20:06:51     75] Total instances moved : 19451
[03/09 20:06:51     75] Total net bbox length = 4.847e+05 (2.170e+05 2.678e+05) (ext = 2.988e+04)
[03/09 20:06:51     75] Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 880.9MB
[03/09 20:06:51     75] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:03.0, mem=880.9MB) @(0:01:12 - 0:01:16).
[03/09 20:06:51     75] *** Finished refinePlace (0:01:16 mem=880.9M) ***
[03/09 20:06:51     75] *** Finished Initial Placement (cpu=0:00:51.5, real=0:00:51.0, mem=880.9M) ***
[03/09 20:06:51     75] #spOpts: N=65 mergeVia=F 
[03/09 20:06:52     75] Core basic site is core
[03/09 20:06:52     75] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:06:52     75] default core: bins with density >  0.75 = 0.444 % ( 3 / 676 )
[03/09 20:06:52     75] Density distribution unevenness ratio = 15.724%
[03/09 20:06:52     75] Starting IO pin assignment...
[03/09 20:06:52     76] [PSP] Started earlyGlobalRoute kernel
[03/09 20:06:52     76] [PSP] Initial Peak syMemory usage = 880.9 MB
[03/09 20:06:52     76] (I)       Reading DB...
[03/09 20:06:52     76] (I)       congestionReportName   : 
[03/09 20:06:52     76] (I)       buildTerm2TermWires    : 1
[03/09 20:06:52     76] (I)       doTrackAssignment      : 1
[03/09 20:06:52     76] (I)       dumpBookshelfFiles     : 0
[03/09 20:06:52     76] (I)       numThreads             : 1
[03/09 20:06:52     76] [NR-eagl] honorMsvRouteConstraint: false
[03/09 20:06:52     76] (I)       honorPin               : false
[03/09 20:06:52     76] (I)       honorPinGuide          : true
[03/09 20:06:52     76] (I)       honorPartition         : false
[03/09 20:06:52     76] (I)       allowPartitionCrossover: false
[03/09 20:06:52     76] (I)       honorSingleEntry       : true
[03/09 20:06:52     76] (I)       honorSingleEntryStrong : true
[03/09 20:06:52     76] (I)       handleViaSpacingRule   : false
[03/09 20:06:52     76] (I)       PDConstraint           : none
[03/09 20:06:52     76] (I)       expBetterNDRHandling   : false
[03/09 20:06:52     76] [NR-eagl] honorClockSpecNDR      : 0
[03/09 20:06:52     76] (I)       routingEffortLevel     : 3
[03/09 20:06:52     76] [NR-eagl] minRouteLayer          : 2
[03/09 20:06:52     76] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 20:06:52     76] (I)       numRowsPerGCell        : 1
[03/09 20:06:52     76] (I)       speedUpLargeDesign     : 0
[03/09 20:06:52     76] (I)       speedUpBlkViolationClean: 0
[03/09 20:06:52     76] (I)       multiThreadingTA       : 0
[03/09 20:06:52     76] (I)       blockedPinEscape       : 1
[03/09 20:06:52     76] (I)       blkAwareLayerSwitching : 0
[03/09 20:06:52     76] (I)       betterClockWireModeling: 1
[03/09 20:06:52     76] (I)       punchThroughDistance   : 500.00
[03/09 20:06:52     76] (I)       scenicBound            : 1.15
[03/09 20:06:52     76] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 20:06:52     76] (I)       source-to-sink ratio   : 0.00
[03/09 20:06:52     76] (I)       targetCongestionRatioH : 1.00
[03/09 20:06:52     76] (I)       targetCongestionRatioV : 1.00
[03/09 20:06:52     76] (I)       layerCongestionRatio   : 0.70
[03/09 20:06:52     76] (I)       m1CongestionRatio      : 0.10
[03/09 20:06:52     76] (I)       m2m3CongestionRatio    : 0.70
[03/09 20:06:52     76] (I)       localRouteEffort       : 1.00
[03/09 20:06:52     76] (I)       numSitesBlockedByOneVia: 8.00
[03/09 20:06:52     76] (I)       supplyScaleFactorH     : 1.00
[03/09 20:06:52     76] (I)       supplyScaleFactorV     : 1.00
[03/09 20:06:52     76] (I)       highlight3DOverflowFactor: 0.00
[03/09 20:06:52     76] (I)       doubleCutViaModelingRatio: 0.00
[03/09 20:06:52     76] (I)       blockTrack             : 
[03/09 20:06:52     76] (I)       readTROption           : true
[03/09 20:06:52     76] (I)       extraSpacingBothSide   : false
[03/09 20:06:52     76] [NR-eagl] numTracksPerClockWire  : 0
[03/09 20:06:52     76] (I)       routeSelectedNetsOnly  : false
[03/09 20:06:52     76] (I)       before initializing RouteDB syMemory usage = 895.9 MB
[03/09 20:06:52     76] (I)       starting read tracks
[03/09 20:06:52     76] (I)       build grid graph
[03/09 20:06:52     76] (I)       build grid graph start
[03/09 20:06:52     76] [NR-eagl] Layer1 has no routable track
[03/09 20:06:52     76] [NR-eagl] Layer2 has single uniform track structure
[03/09 20:06:52     76] [NR-eagl] Layer3 has single uniform track structure
[03/09 20:06:52     76] [NR-eagl] Layer4 has single uniform track structure
[03/09 20:06:52     76] [NR-eagl] Layer5 has single uniform track structure
[03/09 20:06:52     76] [NR-eagl] Layer6 has single uniform track structure
[03/09 20:06:52     76] [NR-eagl] Layer7 has single uniform track structure
[03/09 20:06:52     76] [NR-eagl] Layer8 has single uniform track structure
[03/09 20:06:52     76] (I)       build grid graph end
[03/09 20:06:52     76] (I)       Layer1   numNetMinLayer=24818
[03/09 20:06:52     76] (I)       Layer2   numNetMinLayer=0
[03/09 20:06:52     76] (I)       Layer3   numNetMinLayer=0
[03/09 20:06:52     76] (I)       Layer4   numNetMinLayer=0
[03/09 20:06:52     76] (I)       Layer5   numNetMinLayer=0
[03/09 20:06:52     76] (I)       Layer6   numNetMinLayer=0
[03/09 20:06:52     76] (I)       Layer7   numNetMinLayer=0
[03/09 20:06:52     76] (I)       Layer8   numNetMinLayer=0
[03/09 20:06:52     76] (I)       numViaLayers=7
[03/09 20:06:52     76] (I)       end build via table
[03/09 20:06:52     76] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 20:06:52     76] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 20:06:52     76] (I)       readDataFromPlaceDB
[03/09 20:06:52     76] (I)       Read net information..
[03/09 20:06:52     76] [NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[03/09 20:06:52     76] (I)       Read testcase time = 0.000 seconds
[03/09 20:06:52     76] 
[03/09 20:06:52     76] (I)       totalPins=86799  totalGlobalPin=82038 (94.51%)
[03/09 20:06:52     76] (I)       Model blockage into capacity
[03/09 20:06:52     76] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 20:06:52     76] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 20:06:52     76] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 20:06:52     76] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 20:06:52     76] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 20:06:52     76] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 20:06:52     76] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 20:06:52     76] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 20:06:52     76] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 20:06:52     76] (I)       Modeling time = 0.020 seconds
[03/09 20:06:52     76] 
[03/09 20:06:52     76] (I)       Number of ignored nets = 0
[03/09 20:06:52     76] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 20:06:52     76] (I)       Number of clock nets = 1.  Ignored: No
[03/09 20:06:52     76] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 20:06:52     76] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 20:06:52     76] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 20:06:52     76] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 20:06:52     76] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 20:06:52     76] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 20:06:52     76] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 20:06:52     76] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 20:06:52     76] (I)       Before initializing earlyGlobalRoute syMemory usage = 895.9 MB
[03/09 20:06:52     76] (I)       Layer1  viaCost=300.00
[03/09 20:06:52     76] (I)       Layer2  viaCost=100.00
[03/09 20:06:52     76] (I)       Layer3  viaCost=100.00
[03/09 20:06:52     76] (I)       Layer4  viaCost=100.00
[03/09 20:06:52     76] (I)       Layer5  viaCost=100.00
[03/09 20:06:52     76] (I)       Layer6  viaCost=200.00
[03/09 20:06:52     76] (I)       Layer7  viaCost=100.00
[03/09 20:06:52     76] (I)       ---------------------Grid Graph Info--------------------
[03/09 20:06:52     76] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 20:06:52     76] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 20:06:52     76] (I)       Site Width          :   400  (dbu)
[03/09 20:06:52     76] (I)       Row Height          :  3600  (dbu)
[03/09 20:06:52     76] (I)       GCell Width         :  3600  (dbu)
[03/09 20:06:52     76] (I)       GCell Height        :  3600  (dbu)
[03/09 20:06:52     76] (I)       grid                :   266   265     8
[03/09 20:06:52     76] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 20:06:52     76] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 20:06:52     76] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 20:06:52     76] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 20:06:52     76] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 20:06:52     76] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 20:06:52     76] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 20:06:52     76] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 20:06:52     76] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 20:06:52     76] (I)       --------------------------------------------------------
[03/09 20:06:52     76] 
[03/09 20:06:52     76] [NR-eagl] ============ Routing rule table ============
[03/09 20:06:52     76] [NR-eagl] Rule id 0. Nets 24818 
[03/09 20:06:52     76] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 20:06:52     76] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 20:06:52     76] [NR-eagl] ========================================
[03/09 20:06:52     76] [NR-eagl] 
[03/09 20:06:52     76] (I)       After initializing earlyGlobalRoute syMemory usage = 898.7 MB
[03/09 20:06:52     76] (I)       Loading and dumping file time : 0.17 seconds
[03/09 20:06:52     76] (I)       ============= Initialization =============
[03/09 20:06:52     76] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 20:06:52     76] [NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 8]
[03/09 20:06:52     76] (I)       ============  Phase 1a Route ============
[03/09 20:06:52     76] (I)       Phase 1a runs 0.09 seconds
[03/09 20:06:52     76] (I)       Usage: 331509 = (151965 H, 179544 V) = (10.91% H, 9.99% V) = (2.735e+05um H, 3.232e+05um V)
[03/09 20:06:52     76] (I)       
[03/09 20:06:52     76] (I)       ============  Phase 1b Route ============
[03/09 20:06:52     76] (I)       Usage: 331509 = (151965 H, 179544 V) = (10.91% H, 9.99% V) = (2.735e+05um H, 3.232e+05um V)
[03/09 20:06:52     76] (I)       
[03/09 20:06:52     76] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.967162e+05um
[03/09 20:06:52     76] (I)       ============  Phase 1c Route ============
[03/09 20:06:52     76] (I)       Usage: 331509 = (151965 H, 179544 V) = (10.91% H, 9.99% V) = (2.735e+05um H, 3.232e+05um V)
[03/09 20:06:52     76] (I)       
[03/09 20:06:52     76] (I)       ============  Phase 1d Route ============
[03/09 20:06:52     76] (I)       Usage: 331509 = (151965 H, 179544 V) = (10.91% H, 9.99% V) = (2.735e+05um H, 3.232e+05um V)
[03/09 20:06:52     76] (I)       
[03/09 20:06:52     76] (I)       ============  Phase 1e Route ============
[03/09 20:06:52     76] (I)       Phase 1e runs 0.00 seconds
[03/09 20:06:52     76] (I)       Usage: 331509 = (151965 H, 179544 V) = (10.91% H, 9.99% V) = (2.735e+05um H, 3.232e+05um V)
[03/09 20:06:52     76] (I)       
[03/09 20:06:52     76] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.967162e+05um
[03/09 20:06:52     76] [NR-eagl] 
[03/09 20:06:52     76] (I)       ============  Phase 1l Route ============
[03/09 20:06:52     76] (I)       dpBasedLA: time=0.08  totalOF=3546  totalVia=165149  totalWL=331502  total(Via+WL)=496651 
[03/09 20:06:52     76] (I)       Total Global Routing Runtime: 0.26 seconds
[03/09 20:06:52     76] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 20:06:52     76] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 20:06:52     76] (I)       
[03/09 20:06:52     76] (I)       ============= track Assignment ============
[03/09 20:06:52     76] (I)       extract Global 3D Wires
[03/09 20:06:52     76] (I)       Extract Global WL : time=0.01
[03/09 20:06:52     76] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 20:06:52     76] (I)       Initialization real time=0.01 seconds
[03/09 20:06:52     76] (I)       Kernel real time=0.31 seconds
[03/09 20:06:52     76] (I)       End Greedy Track Assignment
[03/09 20:06:53     76] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86556
[03/09 20:06:53     76] [NR-eagl] Layer2(M2)(V) length: 2.056290e+05um, number of vias: 119814
[03/09 20:06:53     76] [NR-eagl] Layer3(M3)(H) length: 2.394423e+05um, number of vias: 11028
[03/09 20:06:53     76] [NR-eagl] Layer4(M4)(V) length: 9.555849e+04um, number of vias: 3396
[03/09 20:06:53     76] [NR-eagl] Layer5(M5)(H) length: 4.110765e+04um, number of vias: 1888
[03/09 20:06:53     76] [NR-eagl] Layer6(M6)(V) length: 3.155103e+04um, number of vias: 10
[03/09 20:06:53     76] [NR-eagl] Layer7(M7)(H) length: 1.019000e+02um, number of vias: 8
[03/09 20:06:53     76] [NR-eagl] Layer8(M8)(V) length: 2.632000e+02um, number of vias: 0
[03/09 20:06:53     76] [NR-eagl] Total length: 6.136535e+05um, number of vias: 222700
[03/09 20:06:53     76] [NR-eagl] End Peak syMemory usage = 911.9 MB
[03/09 20:06:53     76] [NR-eagl] Early Global Router Kernel+IO runtime : 0.95 seconds
[03/09 20:06:53     76] **placeDesign ... cpu = 0: 0:59, real = 0: 0:59, mem = 901.8M **
[03/09 20:06:53     77] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 20:06:53     77] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/09 20:06:53     77] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 20:06:53     77] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 20:06:53     77] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 20:06:53     77] -setupDynamicPowerViewAsDefaultView false
[03/09 20:06:53     77]                                            # bool, default=false, private
[03/09 20:06:53     77] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/09 20:06:53     77] #spOpts: N=65 
[03/09 20:06:53     77] Core basic site is core
[03/09 20:06:53     77] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:06:53     77] #spOpts: N=65 mergeVia=F 
[03/09 20:06:53     77] GigaOpt running with 1 threads.
[03/09 20:06:53     77] Info: 1 threads available for lower-level modules during optimization.
[03/09 20:06:53     77] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 20:06:53     77] 	Cell FILL1_LL, site bcore.
[03/09 20:06:53     77] 	Cell FILL_NW_HH, site bcore.
[03/09 20:06:53     77] 	Cell FILL_NW_LL, site bcore.
[03/09 20:06:53     77] 	Cell GFILL, site gacore.
[03/09 20:06:53     77] 	Cell GFILL10, site gacore.
[03/09 20:06:53     77] 	Cell GFILL2, site gacore.
[03/09 20:06:53     77] 	Cell GFILL3, site gacore.
[03/09 20:06:53     77] 	Cell GFILL4, site gacore.
[03/09 20:06:53     77] 	Cell LVLLHCD1, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHCD2, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHCD4, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHCD8, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHD1, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHD2, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHD4, site bcore.
[03/09 20:06:53     77] 	Cell LVLLHD8, site bcore.
[03/09 20:06:53     77] .
[03/09 20:06:53     77] Updating RC grid for preRoute extraction ...
[03/09 20:06:53     77] Initializing multi-corner capacitance tables ... 
[03/09 20:06:53     77] Initializing multi-corner resistance tables ...
[03/09 20:06:53     77] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/09 20:06:53     77] Type 'man IMPTS-403' for more detail.
[03/09 20:06:54     78] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/09 20:06:54     78] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 909.8M, totSessionCpu=0:01:19 **
[03/09 20:06:54     78] Added -handlePreroute to trialRouteMode
[03/09 20:06:54     78] *** optDesign -preCTS ***
[03/09 20:06:54     78] DRC Margin: user margin 0.0; extra margin 0.2
[03/09 20:06:54     78] Setup Target Slack: user slack 0; extra slack 0.1
[03/09 20:06:54     78] Hold Target Slack: user slack 0
[03/09 20:06:54     78] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 20:06:54     78] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 20:06:54     78] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 20:06:54     78] -setupDynamicPowerViewAsDefaultView false
[03/09 20:06:54     78]                                            # bool, default=false, private
[03/09 20:06:54     78] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 20:06:54     78] Type 'man IMPOPT-3195' for more detail.
[03/09 20:06:54     78] Start to check current routing status for nets...
[03/09 20:06:54     78] Using hname+ instead name for net compare
[03/09 20:06:54     78] All nets are already routed correctly.
[03/09 20:06:54     78] End to check current routing status for nets (mem=910.8M)
[03/09 20:06:54     78] Extraction called for design 'core' of instances=22610 and nets=25074 using extraction engine 'preRoute' .
[03/09 20:06:54     78] PreRoute RC Extraction called for design core.
[03/09 20:06:54     78] RC Extraction called in multi-corner(2) mode.
[03/09 20:06:54     78] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 20:06:54     78] RCMode: PreRoute
[03/09 20:06:54     78]       RC Corner Indexes            0       1   
[03/09 20:06:54     78] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 20:06:54     78] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 20:06:54     78] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 20:06:54     78] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 20:06:54     78] Shrink Factor                : 1.00000
[03/09 20:06:54     78] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 20:06:54     78] Using capacitance table file ...
[03/09 20:06:54     78] Updating RC grid for preRoute extraction ...
[03/09 20:06:54     78] Initializing multi-corner capacitance tables ... 
[03/09 20:06:55     78] Initializing multi-corner resistance tables ...
[03/09 20:06:55     79] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 910.793M)
[03/09 20:06:55     79] ** Profile ** Start :  cpu=0:00:00.0, mem=910.8M
[03/09 20:06:55     79] ** Profile ** Other data :  cpu=0:00:00.1, mem=910.8M
[03/09 20:06:55     79] #################################################################################
[03/09 20:06:55     79] # Design Stage: PreRoute
[03/09 20:06:55     79] # Design Name: core
[03/09 20:06:55     79] # Design Mode: 65nm
[03/09 20:06:55     79] # Analysis Mode: MMMC Non-OCV 
[03/09 20:06:55     79] # Parasitics Mode: No SPEF/RCDB
[03/09 20:06:55     79] # Signoff Settings: SI Off 
[03/09 20:06:55     79] #################################################################################
[03/09 20:06:56     79] AAE_INFO: 1 threads acquired from CTE.
[03/09 20:06:56     80] Calculate delays in BcWc mode...
[03/09 20:06:56     80] Topological Sorting (CPU = 0:00:00.0, MEM = 937.6M, InitMEM = 934.2M)
[03/09 20:06:59     83] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:06:59     83] End delay calculation. (MEM=1012.3 CPU=0:00:03.0 REAL=0:00:03.0)
[03/09 20:06:59     83] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1012.3M) ***
[03/09 20:06:59     83] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:01:24 mem=1012.3M)
[03/09 20:06:59     83] ** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1012.3M
[03/09 20:07:00     84] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1012.3M
[03/09 20:07:00     84] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.091  |
|           TNS (ns):|-12426.7 |
|    Violating Paths:|  6091   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    195 (195)     |   -0.577   |    195 (195)     |
|   max_tran     |    198 (9349)    |   -7.881   |    198 (9349)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.461%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1012.3M
[03/09 20:07:00     84] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 959.7M, totSessionCpu=0:01:24 **
[03/09 20:07:00     84] ** INFO : this run is activating medium effort placeOptDesign flow
[03/09 20:07:00     84] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:00     84] #spOpts: N=65 mergeVia=F 
[03/09 20:07:00     84] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:00     84] #spOpts: N=65 mergeVia=F 
[03/09 20:07:00     84] *** Starting optimizing excluded clock nets MEM= 962.7M) ***
[03/09 20:07:00     84] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 962.7M) ***
[03/09 20:07:00     84] 
[03/09 20:07:00     84] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Type 'man IMPOPT-3663' for more detail.
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Power view               = WC_VIEW
[03/09 20:07:00     84] Number of VT partitions  = 2
[03/09 20:07:00     84] Standard cells in design = 811
[03/09 20:07:00     84] Instances in design      = 22610
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Instance distribution across the VT partitions:
[03/09 20:07:00     84] 
[03/09 20:07:00     84]  LVT : inst = 7243 (32.0%), cells = 335 (41%)
[03/09 20:07:00     84]    Lib tcbn65gpluswc        : inst = 7243 (32.0%)
[03/09 20:07:00     84] 
[03/09 20:07:00     84]  HVT : inst = 15367 (68.0%), cells = 457 (56%)
[03/09 20:07:00     84]    Lib tcbn65gpluswc        : inst = 15367 (68.0%)
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Reporting took 0 sec
[03/09 20:07:00     84] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:00     84] optDesignOneStep: Leakage Power Flow
[03/09 20:07:00     84] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:00     84] Info: 1 clock net  excluded from IPO operation.
[03/09 20:07:00     84] Design State:
[03/09 20:07:00     84]     #signal nets       :  24978
[03/09 20:07:00     84]     #routed signal nets:  0
[03/09 20:07:00     84]     #clock nets        :  0
[03/09 20:07:00     84]     #routed clock nets :  0
[03/09 20:07:00     84] OptMgr: Begin leakage power optimization
[03/09 20:07:00     84] OptMgr: Number of active setup views: 1
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Power Net Detected:
[03/09 20:07:00     84]     Voltage	    Name
[03/09 20:07:00     84]     0.00V	    VSS
[03/09 20:07:00     84]     0.90V	    VDD
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Begin Power Analysis
[03/09 20:07:00     84] 
[03/09 20:07:00     84]     0.00V	    VSS
[03/09 20:07:00     84]     0.90V	    VDD
[03/09 20:07:00     84] Begin Processing Timing Library for Power Calculation
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Begin Processing Timing Library for Power Calculation
[03/09 20:07:00     84] 
[03/09 20:07:00     84] 
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Begin Processing Power Net/Grid for Power Calculation
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.61MB/797.61MB)
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Begin Processing Timing Window Data for Power Calculation
[03/09 20:07:00     84] 
[03/09 20:07:00     84] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.73MB/797.73MB)
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Begin Processing User Attributes
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.77MB/797.77MB)
[03/09 20:07:00     84] 
[03/09 20:07:00     84] Begin Processing Signal Activity
[03/09 20:07:00     84] 
[03/09 20:07:01     85] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.89MB/798.89MB)
[03/09 20:07:01     85] 
[03/09 20:07:01     85] Begin Power Computation
[03/09 20:07:01     85] 
[03/09 20:07:01     85]       ----------------------------------------------------------
[03/09 20:07:01     85]       # of cell(s) missing both power/leakage table: 0
[03/09 20:07:01     85]       # of cell(s) missing power table: 0
[03/09 20:07:01     85]       # of cell(s) missing leakage table: 0
[03/09 20:07:01     85]       # of MSMV cell(s) missing power_level: 0
[03/09 20:07:01     85]       ----------------------------------------------------------
[03/09 20:07:01     85] 
[03/09 20:07:01     85] 
[03/09 20:07:01     85] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=799.05MB/799.05MB)
[03/09 20:07:01     85] 
[03/09 20:07:01     85] Begin Processing User Attributes
[03/09 20:07:01     85] 
[03/09 20:07:01     85] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=799.05MB/799.05MB)
[03/09 20:07:01     85] 
[03/09 20:07:01     85] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=799.09MB/799.09MB)
[03/09 20:07:01     85] 
[03/09 20:07:02     86] OptMgr: Optimization mode is pre-route
[03/09 20:07:02     86] OptMgr: current WNS: -9.191 ns
[03/09 20:07:02     86] OptMgr: Using aggressive mode for Force Mode
[03/09 20:07:02     86] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:02     86] #spOpts: N=65 mergeVia=F 
[03/09 20:07:03     87] 
[03/09 20:07:03     87] Design leakage power (state independent) = 0.926 mW
[03/09 20:07:03     87] Resizable instances =  22610 (100.0%), leakage = 0.926 mW (100.0%)
[03/09 20:07:03     87] Leakage power distribution among resizable instances:
[03/09 20:07:03     87]  Total LVT =   7243 (32.0%), lkg = 0.262 mW (28.3%)
[03/09 20:07:03     87]    -ve slk =   7237 (32.0%), lkg = 0.262 mW (28.3%)
[03/09 20:07:03     87]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 20:07:03     87]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 20:07:03     87]  Total HVT =  15367 (68.0%), lkg = 0.664 mW (71.7%)
[03/09 20:07:03     87]    -ve slk =  15201 (67.2%), lkg = 0.662 mW (71.5%)
[03/09 20:07:03     87] 
[03/09 20:07:03     87] OptMgr: Begin forced downsizing
[03/09 20:07:03     87] OptMgr: 6960 instances resized in force mode
[03/09 20:07:03     87] OptMgr: Updating timing
[03/09 20:07:03     87] #################################################################################
[03/09 20:07:03     87] # Design Stage: PreRoute
[03/09 20:07:03     87] # Design Name: core
[03/09 20:07:03     87] # Design Mode: 65nm
[03/09 20:07:03     87] # Analysis Mode: MMMC Non-OCV 
[03/09 20:07:03     87] # Parasitics Mode: No SPEF/RCDB
[03/09 20:07:03     87] # Signoff Settings: SI Off 
[03/09 20:07:03     87] #################################################################################
[03/09 20:07:04     88] AAE_INFO: 1 threads acquired from CTE.
[03/09 20:07:04     88] Calculate delays in BcWc mode...
[03/09 20:07:04     88] Topological Sorting (CPU = 0:00:00.0, MEM = 952.7M, InitMEM = 949.2M)
[03/09 20:07:07     92] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:07:07     92] End delay calculation. (MEM=1026.35 CPU=0:00:03.1 REAL=0:00:03.0)
[03/09 20:07:07     92] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1026.4M) ***
[03/09 20:07:08     92] OptMgr: Design WNS: -11.605 ns
[03/09 20:07:08     92] OptMgr: 2056 (30%) instances reverted to original cell
[03/09 20:07:08     92] OptMgr: Updating timing
[03/09 20:07:11     95] OptMgr: Design WNS: -9.191 ns
[03/09 20:07:11     95] 
[03/09 20:07:11     95] Design leakage power (state independent) = 0.865 mW
[03/09 20:07:11     95] Resizable instances =  22610 (100.0%), leakage = 0.865 mW (100.0%)
[03/09 20:07:11     95] Leakage power distribution among resizable instances:
[03/09 20:07:11     95]  Total LVT =   3164 (14.0%), lkg = 0.130 mW (15.0%)
[03/09 20:07:11     95]    -ve slk =   3158 (14.0%), lkg = 0.130 mW (15.0%)
[03/09 20:07:11     95]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 20:07:11     95]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 20:07:11     95]  Total HVT =  19446 (86.0%), lkg = 0.735 mW (85.0%)
[03/09 20:07:11     95]    -ve slk =  19284 (85.3%), lkg = 0.733 mW (84.8%)
[03/09 20:07:11     95] 
[03/09 20:07:11     95] 
[03/09 20:07:11     95] Summary: cell sizing
[03/09 20:07:11     95] 
[03/09 20:07:11     95]  4904 instances changed cell type
[03/09 20:07:11     95] 
[03/09 20:07:11     95]                        UpSize    DownSize   SameSize   Total
[03/09 20:07:11     95]                        ------    --------   --------   -----
[03/09 20:07:11     95]     Sequential            0          0          0          0
[03/09 20:07:11     95]  Combinational            0          0       4904       4904
[03/09 20:07:11     95] 
[03/09 20:07:11     95]     1 instances changed cell type from        AN2D0   to    CKAN2D0
[03/09 20:07:11     95]     4 instances changed cell type from        AN2D1   to    CKAN2D0
[03/09 20:07:11     95]    15 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/09 20:07:11     95]   204 instances changed cell type from       AO21D1   to     AO21D0
[03/09 20:07:11     95]     6 instances changed cell type from      AOI21D1   to    AOI21D0
[03/09 20:07:11     95]    10 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/09 20:07:11     95]   327 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/09 20:07:11     95]   137 instances changed cell type from      CKND2D1   to    CKND2D0
[03/09 20:07:11     95]   193 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/09 20:07:11     95]     1 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/09 20:07:11     95]    52 instances changed cell type from       IND2D1   to     IND2D0
[03/09 20:07:11     95]   117 instances changed cell type from       INR2D1   to     INR2D0
[03/09 20:07:11     95]     1 instances changed cell type from       INR2D1   to    INR2XD0
[03/09 20:07:11     95]    48 instances changed cell type from       INR2D2   to    INR2XD1
[03/09 20:07:11     95]    29 instances changed cell type from      INR2XD0   to     INR2D0
[03/09 20:07:11     95]   163 instances changed cell type from        INVD1   to      CKND0
[03/09 20:07:11     95]     4 instances changed cell type from      IOA21D1   to    IOA21D0
[03/09 20:07:11     95]     3 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/09 20:07:11     95]    29 instances changed cell type from        ND2D0   to    CKND2D0
[03/09 20:07:11     95]   119 instances changed cell type from        ND2D1   to    CKND2D0
[03/09 20:07:11     95]    93 instances changed cell type from        ND2D2   to    CKND2D2
[03/09 20:07:11     95]    12 instances changed cell type from        ND2D3   to    CKND2D3
[03/09 20:07:11     95]    32 instances changed cell type from        ND2D4   to    CKND2D4
[03/09 20:07:11     95]     2 instances changed cell type from        ND2D8   to    CKND2D8
[03/09 20:07:11     95]     2 instances changed cell type from        ND3D1   to      ND3D0
[03/09 20:07:11     95]     1 instances changed cell type from        ND4D1   to      ND4D0
[03/09 20:07:11     95]    25 instances changed cell type from        NR2D1   to      NR2D0
[03/09 20:07:11     95]     6 instances changed cell type from        NR2D1   to     NR2XD0
[03/09 20:07:11     95]    29 instances changed cell type from        NR2D2   to     NR2XD1
[03/09 20:07:11     95]     1 instances changed cell type from        NR2D4   to     NR2XD2
[03/09 20:07:11     95]    30 instances changed cell type from       NR2XD0   to      NR2D0
[03/09 20:07:11     95]     3 instances changed cell type from       OA21D1   to     OA21D0
[03/09 20:07:11     95]    35 instances changed cell type from      OAI21D1   to    OAI21D0
[03/09 20:07:11     95]   937 instances changed cell type from      OAI22D1   to    OAI22D0
[03/09 20:07:11     95]    38 instances changed cell type from        OR2D1   to      OR2D0
[03/09 20:07:11     95]     2 instances changed cell type from       OR2XD1   to      OR2D0
[03/09 20:07:11     95]  2144 instances changed cell type from       XNR2D1   to     XNR2D0
[03/09 20:07:11     95]     2 instances changed cell type from       XNR3D1   to     XNR3D0
[03/09 20:07:11     95]    47 instances changed cell type from       XOR3D1   to     XOR3D0
[03/09 20:07:11     95]   checkSum: 4904
[03/09 20:07:11     95] 
[03/09 20:07:11     95] 
[03/09 20:07:11     95] 
[03/09 20:07:11     95] Begin Power Analysis
[03/09 20:07:11     95] 
[03/09 20:07:11     95]     0.00V	    VSS
[03/09 20:07:11     95]     0.90V	    VDD
[03/09 20:07:11     96] Begin Processing Timing Library for Power Calculation
[03/09 20:07:11     96] 
[03/09 20:07:11     96] Begin Processing Timing Library for Power Calculation
[03/09 20:07:11     96] 
[03/09 20:07:11     96] 
[03/09 20:07:11     96] 
[03/09 20:07:11     96] Begin Processing Power Net/Grid for Power Calculation
[03/09 20:07:11     96] 
[03/09 20:07:11     96] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.89MB/826.89MB)
[03/09 20:07:11     96] 
[03/09 20:07:11     96] Begin Processing Timing Window Data for Power Calculation
[03/09 20:07:11     96] 
[03/09 20:07:12     96] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.99MB/826.99MB)
[03/09 20:07:12     96] 
[03/09 20:07:12     96] Begin Processing User Attributes
[03/09 20:07:12     96] 
[03/09 20:07:12     96] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.99MB/826.99MB)
[03/09 20:07:12     96] 
[03/09 20:07:12     96] Begin Processing Signal Activity
[03/09 20:07:12     96] 
[03/09 20:07:13     97] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=830.63MB/830.63MB)
[03/09 20:07:13     97] 
[03/09 20:07:13     97] Begin Power Computation
[03/09 20:07:13     97] 
[03/09 20:07:13     97]       ----------------------------------------------------------
[03/09 20:07:13     97]       # of cell(s) missing both power/leakage table: 0
[03/09 20:07:13     97]       # of cell(s) missing power table: 0
[03/09 20:07:13     97]       # of cell(s) missing leakage table: 0
[03/09 20:07:13     97]       # of MSMV cell(s) missing power_level: 0
[03/09 20:07:13     97]       ----------------------------------------------------------
[03/09 20:07:13     97] 
[03/09 20:07:13     97] 
[03/09 20:07:13     97] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=830.63MB/830.63MB)
[03/09 20:07:13     97] 
[03/09 20:07:13     97] Begin Processing User Attributes
[03/09 20:07:13     97] 
[03/09 20:07:13     97] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=830.63MB/830.63MB)
[03/09 20:07:13     97] 
[03/09 20:07:13     97] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=830.63MB/830.63MB)
[03/09 20:07:13     97] 
[03/09 20:07:13     98] OptMgr: Leakage power optimization took: 13 seconds
[03/09 20:07:13     98] OptMgr: End leakage power optimization
[03/09 20:07:13     98] The useful skew maximum allowed delay is: 0.2
[03/09 20:07:14     98] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:14     98] optDesignOneStep: Leakage Power Flow
[03/09 20:07:14     98] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:14     98] Info: 1 clock net  excluded from IPO operation.
[03/09 20:07:15     99] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:15     99] #spOpts: N=65 
[03/09 20:07:15     99] *info: There are 18 candidate Buffer cells
[03/09 20:07:15     99] *info: There are 18 candidate Inverter cells
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Netlist preparation processing... 
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Constant propagation run...
[03/09 20:07:17    101] CPU of constant propagation run : 0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Dangling output instance removal run...
[03/09 20:07:17    101] CPU of dangling output instance removal run : 0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Dont care observability instance removal run...
[03/09 20:07:17    101] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Removed instances... 
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Replaced instances... 
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Removed 0 instance
[03/09 20:07:17    101] 	CPU for removing db instances : 0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] CPU of: netlist preparation :0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Mark undriven nets with IPOIgnored run...
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
[03/09 20:07:17    101] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/09 20:07:17    101] To increase the message display limit, refer to the product command reference manual.
[03/09 20:07:17    101] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1147.4M)
[03/09 20:07:17    101] *info: Marking 0 isolation instances dont touch
[03/09 20:07:17    101] *info: Marking 0 level shifter instances dont touch
[03/09 20:07:17    101] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:17    101] #spOpts: N=65 mergeVia=F 
[03/09 20:07:17    101] 
[03/09 20:07:17    101] Completed downsize cell map
[03/09 20:07:20    104] Forced downsizing resized 1243 out of 22610 instances
[03/09 20:07:20    104]      #inst not ok to resize: 0
[03/09 20:07:20    104]      #inst with no smaller cells: 16450
[03/09 20:07:20    104] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:20    104] optDesignOneStep: Leakage Power Flow
[03/09 20:07:20    104] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:20    104] Info: 1 clock net  excluded from IPO operation.
[03/09 20:07:20    104] Begin: Area Reclaim Optimization
[03/09 20:07:21    106] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:21    106] #spOpts: N=65 mergeVia=F 
[03/09 20:07:22    106] Reclaim Optimization WNS Slack -14.031  TNS Slack -26491.612 Density 48.48
[03/09 20:07:22    106] +----------+---------+--------+----------+------------+--------+
[03/09 20:07:22    106] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/09 20:07:22    106] +----------+---------+--------+----------+------------+--------+
[03/09 20:07:22    106] |    48.48%|        -| -14.031|-26491.612|   0:00:00.0| 1230.6M|
[03/09 20:07:23    107] |    48.48%|        1| -14.031|-26491.611|   0:00:01.0| 1230.6M|
[03/09 20:07:23    107] |    48.47%|        2| -14.031|-26491.449|   0:00:00.0| 1230.6M|
[03/09 20:07:27    112] |    48.10%|      606| -14.031|-26443.744|   0:00:04.0| 1230.6M|
[03/09 20:07:28    112] |    48.10%|        3| -14.031|-26443.672|   0:00:01.0| 1230.6M|
[03/09 20:07:28    112] |    48.10%|        0| -14.031|-26443.672|   0:00:00.0| 1230.6M|
[03/09 20:07:28    112] +----------+---------+--------+----------+------------+--------+
[03/09 20:07:28    112] Reclaim Optimization End WNS Slack -14.031  TNS Slack -26443.672 Density 48.10
[03/09 20:07:28    112] 
[03/09 20:07:28    112] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 2 Resize = 542 **
[03/09 20:07:28    112] --------------------------------------------------------------
[03/09 20:07:28    112] |                                   | Total     | Sequential |
[03/09 20:07:28    112] --------------------------------------------------------------
[03/09 20:07:28    112] | Num insts resized                 |     542  |       0    |
[03/09 20:07:28    112] | Num insts undone                  |      67  |       0    |
[03/09 20:07:28    112] | Num insts Downsized               |     542  |       0    |
[03/09 20:07:28    112] | Num insts Samesized               |       0  |       0    |
[03/09 20:07:28    112] | Num insts Upsized                 |       0  |       0    |
[03/09 20:07:28    112] | Num multiple commits+uncommits    |       0  |       -    |
[03/09 20:07:28    112] --------------------------------------------------------------
[03/09 20:07:28    112] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:07:28    112] 0 Ndr or Layer constraints added by optimization 
[03/09 20:07:28    112] **** End NDR-Layer Usage Statistics ****
[03/09 20:07:28    112] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
[03/09 20:07:28    112] Executing incremental physical updates
[03/09 20:07:28    112] Executing incremental physical updates
[03/09 20:07:28    112] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1071.76M, totSessionCpu=0:01:53).
[03/09 20:07:28    112] Leakage Power Opt: re-selecting buf/inv list 
[03/09 20:07:28    112] Summary for sequential cells idenfication: 
[03/09 20:07:28    112] Identified SBFF number: 199
[03/09 20:07:28    112] Identified MBFF number: 0
[03/09 20:07:28    112] Not identified SBFF number: 0
[03/09 20:07:28    112] Not identified MBFF number: 0
[03/09 20:07:28    112] Number of sequential cells which are not FFs: 104
[03/09 20:07:28    112] 
[03/09 20:07:28    112] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:28    112] optDesignOneStep: Leakage Power Flow
[03/09 20:07:28    112] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:28    112] Begin: GigaOpt high fanout net optimization
[03/09 20:07:28    113] Info: 1 clock net  excluded from IPO operation.
[03/09 20:07:28    113] Summary for sequential cells idenfication: 
[03/09 20:07:28    113] Identified SBFF number: 199
[03/09 20:07:28    113] Identified MBFF number: 0
[03/09 20:07:28    113] Not identified SBFF number: 0
[03/09 20:07:28    113] Not identified MBFF number: 0
[03/09 20:07:28    113] Number of sequential cells which are not FFs: 104
[03/09 20:07:28    113] 
[03/09 20:07:28    113] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:07:28    113] #spOpts: N=65 
[03/09 20:07:32    116] DEBUG: @coeDRVCandCache::init.
[03/09 20:07:32    116] +----------+---------+--------+----------+------------+--------+
[03/09 20:07:32    116] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/09 20:07:32    116] +----------+---------+--------+----------+------------+--------+
[03/09 20:07:32    116] |    48.10%|        -| -14.031|-26443.672|   0:00:00.0| 1205.3M|
[03/09 20:07:32    116] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:07:32    116] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:07:32    116] |    48.10%|        -| -14.031|-26443.672|   0:00:00.0| 1205.3M|
[03/09 20:07:32    116] +----------+---------+--------+----------+------------+--------+
[03/09 20:07:32    116] 
[03/09 20:07:32    116] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1205.3M) ***
[03/09 20:07:32    116] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:07:32    116] 0 Ndr or Layer constraints added by optimization 
[03/09 20:07:32    116] **** End NDR-Layer Usage Statistics ****
[03/09 20:07:32    116] DEBUG: @coeDRVCandCache::cleanup.
[03/09 20:07:32    116] End: GigaOpt high fanout net optimization
[03/09 20:07:32    116] Begin: GigaOpt DRV Optimization
[03/09 20:07:32    116] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/09 20:07:32    117] Info: 1 clock net  excluded from IPO operation.
[03/09 20:07:32    117] PhyDesignGrid: maxLocalDensity 3.00
[03/09 20:07:32    117] #spOpts: N=65 mergeVia=F 
[03/09 20:07:35    119] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:07:35    119] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 20:07:35    119] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:07:35    119] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 20:07:35    119] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:07:35    119] DEBUG: @coeDRVCandCache::init.
[03/09 20:07:35    119] Info: violation cost 97651.750000 (cap = 733.223694, tran = 96896.507812, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[03/09 20:07:35    119] |   336   | 10872   |   295   |    295  |     0   |     0   |     0   |     0   | -14.03 |          0|          0|          0|  48.10  |            |           |
[03/09 20:07:43    128] Info: violation cost 18.706882 (cap = 0.000000, tran = 18.706882, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:07:43    128] |    28   |  1582   |     0   |      0  |     0   |     0   |     0   |     0   | -2.32 |        191|          0|        274|  48.33  |   0:00:08.0|    1227.6M|
[03/09 20:07:45    129] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:07:45    129] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.32 |          1|          0|         27|  48.34  |   0:00:02.0|    1227.6M|
[03/09 20:07:45    129] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:07:45    129] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:07:45    129] 0 Ndr or Layer constraints added by optimization 
[03/09 20:07:45    129] **** End NDR-Layer Usage Statistics ****
[03/09 20:07:45    129] 
[03/09 20:07:45    129] *** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:11.0 mem=1227.6M) ***
[03/09 20:07:45    129] 
[03/09 20:07:45    129] DEBUG: @coeDRVCandCache::cleanup.
[03/09 20:07:45    129] End: GigaOpt DRV Optimization
[03/09 20:07:45    129] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/09 20:07:45    129] Leakage Power Opt: resetting the buf/inv selection
[03/09 20:07:45    129] **optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1076.7M, totSessionCpu=0:02:09 **
[03/09 20:07:45    129] Leakage Power Opt: re-selecting buf/inv list 
[03/09 20:07:45    129] Summary for sequential cells idenfication: 
[03/09 20:07:45    129] Identified SBFF number: 199
[03/09 20:07:45    129] Identified MBFF number: 0
[03/09 20:07:45    129] Not identified SBFF number: 0
[03/09 20:07:45    129] Not identified MBFF number: 0
[03/09 20:07:45    129] Number of sequential cells which are not FFs: 104
[03/09 20:07:45    129] 
[03/09 20:07:45    129] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:45    129] optDesignOneStep: Leakage Power Flow
[03/09 20:07:45    129] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:07:45    129] Begin: GigaOpt Global Optimization
[03/09 20:07:45    129] *info: use new DP (enabled)
[03/09 20:07:45    129] Info: 1 clock net  excluded from IPO operation.
[03/09 20:07:45    129] PhyDesignGrid: maxLocalDensity 1.20
[03/09 20:07:45    129] #spOpts: N=65 mergeVia=F 
[03/09 20:07:45    129] Summary for sequential cells idenfication: 
[03/09 20:07:45    129] Identified SBFF number: 199
[03/09 20:07:45    129] Identified MBFF number: 0
[03/09 20:07:45    129] Not identified SBFF number: 0
[03/09 20:07:45    129] Not identified MBFF number: 0
[03/09 20:07:45    129] Number of sequential cells which are not FFs: 104
[03/09 20:07:45    129] 
[03/09 20:07:48    132] *info: 1 clock net excluded
[03/09 20:07:48    132] *info: 2 special nets excluded.
[03/09 20:07:48    132] *info: 257 no-driver nets excluded.
[03/09 20:07:52    136] ** GigaOpt Global Opt WNS Slack -2.320  TNS Slack -4149.037 
[03/09 20:07:52    136] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:07:52    136] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:07:52    136] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:07:52    136] |  -2.320|-4149.037|    48.34%|   0:00:00.0| 1222.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 20:08:08    153] |  -2.310|-2834.066|    48.57%|   0:00:16.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 20:08:20    164] |  -2.310|-2497.135|    49.03%|   0:00:12.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 20:08:21    165] |  -2.310|-2497.135|    49.03%|   0:00:01.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 20:08:53    197] |  -1.662|-1674.760|    49.52%|   0:00:32.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:02    206] |  -1.662|-1624.629|    49.64%|   0:00:09.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:06    211] |  -1.662|-1611.919|    49.75%|   0:00:04.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:07    212] |  -1.662|-1611.919|    49.75%|   0:00:01.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:20    224] |  -1.525|-1489.956|    50.11%|   0:00:13.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:26    230] |  -1.525|-1488.976|    50.13%|   0:00:06.0| 1285.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:28    232] |  -1.525|-1488.590|    50.15%|   0:00:02.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:29    233] |  -1.525|-1488.590|    50.15%|   0:00:01.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:35    239] |  -1.493|-1454.849|    50.47%|   0:00:06.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:39    243] |  -1.491|-1454.651|    50.47%|   0:00:04.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:41    245] |  -1.491|-1454.437|    50.47%|   0:00:02.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:42    246] |  -1.491|-1454.437|    50.47%|   0:00:01.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:45    250] |  -1.491|-1444.262|    50.58%|   0:00:03.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:49    253] |  -1.491|-1444.262|    50.58%|   0:00:04.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:09:49    253] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:09:49    253] 
[03/09 20:09:49    253] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:57 real=0:01:57 mem=1304.2M) ***
[03/09 20:09:49    253] 
[03/09 20:09:49    253] *** Finish pre-CTS Setup Fixing (cpu=0:01:57 real=0:01:57 mem=1304.2M) ***
[03/09 20:09:49    253] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:09:49    253] 0 Ndr or Layer constraints added by optimization 
[03/09 20:09:49    253] **** End NDR-Layer Usage Statistics ****
[03/09 20:09:49    253] ** GigaOpt Global Opt End WNS Slack -1.491  TNS Slack -1444.263 
[03/09 20:09:49    253] End: GigaOpt Global Optimization
[03/09 20:09:49    253] Leakage Power Opt: resetting the buf/inv selection
[03/09 20:09:49    253] 
[03/09 20:09:49    253] Active setup views:
[03/09 20:09:49    253]  WC_VIEW
[03/09 20:09:49    253]   Dominating endpoints: 0
[03/09 20:09:49    253]   Dominating TNS: -0.000
[03/09 20:09:49    253] 
[03/09 20:09:49    253] *** Timing NOT met, worst failing slack is -1.491
[03/09 20:09:49    253] *** Check timing (0:00:00.0)
[03/09 20:09:49    253] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:09:49    253] optDesignOneStep: Leakage Power Flow
[03/09 20:09:49    253] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:09:49    253] Info: 1 clock net  excluded from IPO operation.
[03/09 20:09:49    253] Begin: Area Reclaim Optimization
[03/09 20:09:50    254] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:09:50    254] #spOpts: N=65 mergeVia=F 
[03/09 20:09:51    255] Reclaim Optimization WNS Slack -1.491  TNS Slack -1444.263 Density 50.58
[03/09 20:09:51    255] +----------+---------+--------+---------+------------+--------+
[03/09 20:09:51    255] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 20:09:51    255] +----------+---------+--------+---------+------------+--------+
[03/09 20:09:51    255] |    50.58%|        -|  -1.491|-1444.263|   0:00:00.0| 1272.0M|
[03/09 20:09:54    258] |    50.56%|       37|  -1.491|-1443.565|   0:00:03.0| 1272.0M|
[03/09 20:09:54    258] |    50.56%|        0|  -1.491|-1443.565|   0:00:00.0| 1272.0M|
[03/09 20:09:55    259] |    50.53%|       26|  -1.491|-1443.585|   0:00:01.0| 1272.0M|
[03/09 20:10:01    265] |    50.24%|      790|  -1.485|-1444.798|   0:00:06.0| 1272.0M|
[03/09 20:10:01    266] |    50.23%|       23|  -1.485|-1444.802|   0:00:00.0| 1272.0M|
[03/09 20:10:02    266] |    50.23%|        1|  -1.485|-1444.802|   0:00:01.0| 1272.0M|
[03/09 20:10:02    266] |    50.23%|        0|  -1.485|-1444.802|   0:00:00.0| 1272.0M|
[03/09 20:10:02    266] +----------+---------+--------+---------+------------+--------+
[03/09 20:10:02    266] Reclaim Optimization End WNS Slack -1.485  TNS Slack -1444.802 Density 50.23
[03/09 20:10:02    266] 
[03/09 20:10:02    266] ** Summary: Restruct = 37 Buffer Deletion = 21 Declone = 12 Resize = 771 **
[03/09 20:10:02    266] --------------------------------------------------------------
[03/09 20:10:02    266] |                                   | Total     | Sequential |
[03/09 20:10:02    266] --------------------------------------------------------------
[03/09 20:10:02    266] | Num insts resized                 |     749  |       0    |
[03/09 20:10:02    266] | Num insts undone                  |      43  |       0    |
[03/09 20:10:02    266] | Num insts Downsized               |     749  |       0    |
[03/09 20:10:02    266] | Num insts Samesized               |       0  |       0    |
[03/09 20:10:02    266] | Num insts Upsized                 |       0  |       0    |
[03/09 20:10:02    266] | Num multiple commits+uncommits    |      22  |       -    |
[03/09 20:10:02    266] --------------------------------------------------------------
[03/09 20:10:02    266] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:10:02    266] 0 Ndr or Layer constraints added by optimization 
[03/09 20:10:02    266] **** End NDR-Layer Usage Statistics ****
[03/09 20:10:02    266] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:13.0) **
[03/09 20:10:02    266] Executing incremental physical updates
[03/09 20:10:02    266] Executing incremental physical updates
[03/09 20:10:02    266] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1123.22M, totSessionCpu=0:04:26).
[03/09 20:10:02    266] setup target slack: 0.1
[03/09 20:10:02    266] extra slack: 0.1
[03/09 20:10:02    266] std delay: 0.0142
[03/09 20:10:02    266] real setup target slack: 0.0142
[03/09 20:10:02    266] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:10:02    266] #spOpts: N=65 
[03/09 20:10:02    266] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 20:10:02    266] [NR-eagl] Started earlyGlobalRoute kernel
[03/09 20:10:02    266] [NR-eagl] Initial Peak syMemory usage = 1123.2 MB
[03/09 20:10:02    266] (I)       Reading DB...
[03/09 20:10:02    267] (I)       congestionReportName   : 
[03/09 20:10:02    267] (I)       buildTerm2TermWires    : 0
[03/09 20:10:02    267] (I)       doTrackAssignment      : 1
[03/09 20:10:02    267] (I)       dumpBookshelfFiles     : 0
[03/09 20:10:02    267] (I)       numThreads             : 1
[03/09 20:10:02    267] [NR-eagl] honorMsvRouteConstraint: false
[03/09 20:10:02    267] (I)       honorPin               : false
[03/09 20:10:02    267] (I)       honorPinGuide          : true
[03/09 20:10:02    267] (I)       honorPartition         : false
[03/09 20:10:02    267] (I)       allowPartitionCrossover: false
[03/09 20:10:02    267] (I)       honorSingleEntry       : true
[03/09 20:10:02    267] (I)       honorSingleEntryStrong : true
[03/09 20:10:02    267] (I)       handleViaSpacingRule   : false
[03/09 20:10:02    267] (I)       PDConstraint           : none
[03/09 20:10:02    267] (I)       expBetterNDRHandling   : false
[03/09 20:10:02    267] [NR-eagl] honorClockSpecNDR      : 0
[03/09 20:10:02    267] (I)       routingEffortLevel     : 3
[03/09 20:10:02    267] [NR-eagl] minRouteLayer          : 2
[03/09 20:10:02    267] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 20:10:02    267] (I)       numRowsPerGCell        : 1
[03/09 20:10:02    267] (I)       speedUpLargeDesign     : 0
[03/09 20:10:02    267] (I)       speedUpBlkViolationClean: 0
[03/09 20:10:02    267] (I)       multiThreadingTA       : 0
[03/09 20:10:02    267] (I)       blockedPinEscape       : 1
[03/09 20:10:02    267] (I)       blkAwareLayerSwitching : 0
[03/09 20:10:02    267] (I)       betterClockWireModeling: 1
[03/09 20:10:02    267] (I)       punchThroughDistance   : 500.00
[03/09 20:10:02    267] (I)       scenicBound            : 1.15
[03/09 20:10:02    267] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 20:10:02    267] (I)       source-to-sink ratio   : 0.00
[03/09 20:10:02    267] (I)       targetCongestionRatioH : 1.00
[03/09 20:10:02    267] (I)       targetCongestionRatioV : 1.00
[03/09 20:10:02    267] (I)       layerCongestionRatio   : 0.70
[03/09 20:10:02    267] (I)       m1CongestionRatio      : 0.10
[03/09 20:10:02    267] (I)       m2m3CongestionRatio    : 0.70
[03/09 20:10:02    267] (I)       localRouteEffort       : 1.00
[03/09 20:10:02    267] (I)       numSitesBlockedByOneVia: 8.00
[03/09 20:10:02    267] (I)       supplyScaleFactorH     : 1.00
[03/09 20:10:02    267] (I)       supplyScaleFactorV     : 1.00
[03/09 20:10:02    267] (I)       highlight3DOverflowFactor: 0.00
[03/09 20:10:02    267] (I)       doubleCutViaModelingRatio: 0.00
[03/09 20:10:02    267] (I)       blockTrack             : 
[03/09 20:10:02    267] (I)       readTROption           : true
[03/09 20:10:02    267] (I)       extraSpacingBothSide   : false
[03/09 20:10:02    267] [NR-eagl] numTracksPerClockWire  : 0
[03/09 20:10:02    267] (I)       routeSelectedNetsOnly  : false
[03/09 20:10:02    267] (I)       before initializing RouteDB syMemory usage = 1143.8 MB
[03/09 20:10:02    267] (I)       starting read tracks
[03/09 20:10:02    267] (I)       build grid graph
[03/09 20:10:02    267] (I)       build grid graph start
[03/09 20:10:02    267] [NR-eagl] Layer1 has no routable track
[03/09 20:10:02    267] [NR-eagl] Layer2 has single uniform track structure
[03/09 20:10:02    267] [NR-eagl] Layer3 has single uniform track structure
[03/09 20:10:02    267] [NR-eagl] Layer4 has single uniform track structure
[03/09 20:10:02    267] [NR-eagl] Layer5 has single uniform track structure
[03/09 20:10:02    267] [NR-eagl] Layer6 has single uniform track structure
[03/09 20:10:02    267] [NR-eagl] Layer7 has single uniform track structure
[03/09 20:10:02    267] [NR-eagl] Layer8 has single uniform track structure
[03/09 20:10:02    267] (I)       build grid graph end
[03/09 20:10:02    267] (I)       Layer1   numNetMinLayer=25589
[03/09 20:10:02    267] (I)       Layer2   numNetMinLayer=0
[03/09 20:10:02    267] (I)       Layer3   numNetMinLayer=0
[03/09 20:10:02    267] (I)       Layer4   numNetMinLayer=0
[03/09 20:10:02    267] (I)       Layer5   numNetMinLayer=0
[03/09 20:10:02    267] (I)       Layer6   numNetMinLayer=0
[03/09 20:10:02    267] (I)       Layer7   numNetMinLayer=0
[03/09 20:10:02    267] (I)       Layer8   numNetMinLayer=0
[03/09 20:10:02    267] (I)       numViaLayers=7
[03/09 20:10:02    267] (I)       end build via table
[03/09 20:10:02    267] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 20:10:02    267] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 20:10:02    267] (I)       readDataFromPlaceDB
[03/09 20:10:02    267] (I)       Read net information..
[03/09 20:10:02    267] [NR-eagl] Read numTotalNets=25589  numIgnoredNets=3
[03/09 20:10:02    267] (I)       Read testcase time = 0.010 seconds
[03/09 20:10:02    267] 
[03/09 20:10:02    267] (I)       totalPins=88332  totalGlobalPin=82963 (93.92%)
[03/09 20:10:02    267] (I)       Model blockage into capacity
[03/09 20:10:02    267] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 20:10:02    267] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 20:10:02    267] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 20:10:02    267] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 20:10:02    267] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 20:10:02    267] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 20:10:02    267] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 20:10:02    267] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 20:10:02    267] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 20:10:02    267] (I)       Modeling time = 0.020 seconds
[03/09 20:10:02    267] 
[03/09 20:10:02    267] (I)       Number of ignored nets = 3
[03/09 20:10:02    267] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 20:10:02    267] (I)       Number of clock nets = 1.  Ignored: No
[03/09 20:10:02    267] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 20:10:02    267] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 20:10:02    267] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 20:10:02    267] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 20:10:02    267] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 20:10:02    267] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 20:10:02    267] (I)       Number of two pin nets which has pins at the same location = 3.  Ignored: Yes
[03/09 20:10:02    267] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 20:10:02    267] (I)       Before initializing earlyGlobalRoute syMemory usage = 1147.9 MB
[03/09 20:10:02    267] (I)       Layer1  viaCost=300.00
[03/09 20:10:02    267] (I)       Layer2  viaCost=100.00
[03/09 20:10:02    267] (I)       Layer3  viaCost=100.00
[03/09 20:10:02    267] (I)       Layer4  viaCost=100.00
[03/09 20:10:02    267] (I)       Layer5  viaCost=100.00
[03/09 20:10:02    267] (I)       Layer6  viaCost=200.00
[03/09 20:10:02    267] (I)       Layer7  viaCost=100.00
[03/09 20:10:02    267] (I)       ---------------------Grid Graph Info--------------------
[03/09 20:10:02    267] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 20:10:02    267] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 20:10:02    267] (I)       Site Width          :   400  (dbu)
[03/09 20:10:02    267] (I)       Row Height          :  3600  (dbu)
[03/09 20:10:02    267] (I)       GCell Width         :  3600  (dbu)
[03/09 20:10:02    267] (I)       GCell Height        :  3600  (dbu)
[03/09 20:10:02    267] (I)       grid                :   266   265     8
[03/09 20:10:02    267] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 20:10:02    267] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 20:10:02    267] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 20:10:02    267] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 20:10:02    267] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 20:10:02    267] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 20:10:02    267] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 20:10:02    267] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 20:10:02    267] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 20:10:02    267] (I)       --------------------------------------------------------
[03/09 20:10:02    267] 
[03/09 20:10:02    267] [NR-eagl] ============ Routing rule table ============
[03/09 20:10:02    267] [NR-eagl] Rule id 0. Nets 25586 
[03/09 20:10:02    267] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 20:10:02    267] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 20:10:02    267] [NR-eagl] ========================================
[03/09 20:10:02    267] [NR-eagl] 
[03/09 20:10:02    267] (I)       After initializing earlyGlobalRoute syMemory usage = 1147.9 MB
[03/09 20:10:02    267] (I)       Loading and dumping file time : 0.21 seconds
[03/09 20:10:02    267] (I)       ============= Initialization =============
[03/09 20:10:02    267] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 20:10:02    267] [NR-eagl] Layer group 1: route 25586 net(s) in layer range [2, 8]
[03/09 20:10:02    267] (I)       ============  Phase 1a Route ============
[03/09 20:10:03    267] (I)       Phase 1a runs 0.09 seconds
[03/09 20:10:03    267] (I)       Usage: 334625 = (155242 H, 179383 V) = (11.15% H, 9.98% V) = (2.794e+05um H, 3.229e+05um V)
[03/09 20:10:03    267] (I)       
[03/09 20:10:03    267] (I)       ============  Phase 1b Route ============
[03/09 20:10:03    267] (I)       Usage: 334625 = (155242 H, 179383 V) = (11.15% H, 9.98% V) = (2.794e+05um H, 3.229e+05um V)
[03/09 20:10:03    267] (I)       
[03/09 20:10:03    267] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 6.023250e+05um
[03/09 20:10:03    267] (I)       ============  Phase 1c Route ============
[03/09 20:10:03    267] (I)       Usage: 334625 = (155242 H, 179383 V) = (11.15% H, 9.98% V) = (2.794e+05um H, 3.229e+05um V)
[03/09 20:10:03    267] (I)       
[03/09 20:10:03    267] (I)       ============  Phase 1d Route ============
[03/09 20:10:03    267] (I)       Usage: 334625 = (155242 H, 179383 V) = (11.15% H, 9.98% V) = (2.794e+05um H, 3.229e+05um V)
[03/09 20:10:03    267] (I)       
[03/09 20:10:03    267] (I)       ============  Phase 1e Route ============
[03/09 20:10:03    267] (I)       Phase 1e runs 0.00 seconds
[03/09 20:10:03    267] (I)       Usage: 334625 = (155242 H, 179383 V) = (11.15% H, 9.98% V) = (2.794e+05um H, 3.229e+05um V)
[03/09 20:10:03    267] (I)       
[03/09 20:10:03    267] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 6.023250e+05um
[03/09 20:10:03    267] [NR-eagl] 
[03/09 20:10:03    267] (I)       ============  Phase 1l Route ============
[03/09 20:10:03    267] (I)       dpBasedLA: time=0.09  totalOF=3906  totalVia=168552  totalWL=334618  total(Via+WL)=503170 
[03/09 20:10:03    267] (I)       Total Global Routing Runtime: 0.29 seconds
[03/09 20:10:03    267] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 20:10:03    267] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 20:10:03    267] (I)       
[03/09 20:10:03    267] [NR-eagl] End Peak syMemory usage = 1147.9 MB
[03/09 20:10:03    267] [NR-eagl] Early Global Router Kernel+IO runtime : 0.52 seconds
[03/09 20:10:03    267] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 20:10:03    267] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 20:10:03    267] 
[03/09 20:10:03    267] ** np local hotspot detection info verbose **
[03/09 20:10:03    267] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 20:10:03    267] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 20:10:03    267] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 20:10:03    267] 
[03/09 20:10:03    267] #spOpts: N=65 
[03/09 20:10:03    267] Apply auto density screen in post-place stage.
[03/09 20:10:03    267] Auto density screen increases utilization from 0.502 to 0.502
[03/09 20:10:03    267] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1147.9M
[03/09 20:10:03    267] *** Starting refinePlace (0:04:28 mem=1147.9M) ***
[03/09 20:10:03    267] Total net bbox length = 5.046e+05 (2.311e+05 2.735e+05) (ext = 2.988e+04)
[03/09 20:10:03    267] default core: bins with density >  0.75 = 3.99 % ( 27 / 676 )
[03/09 20:10:03    267] Density distribution unevenness ratio = 17.112%
[03/09 20:10:03    267] RPlace IncrNP: Rollback Lev = -5
[03/09 20:10:03    267] RPlace: Density =1.016667, incremental np is triggered.
[03/09 20:10:03    267] incr SKP is on..., with optDC mode
[03/09 20:10:03    267] tdgpInitIgnoreNetLoadFix on 
[03/09 20:10:04    268] (cpu=0:00:01.2 mem=1147.9M) ***
[03/09 20:10:04    269] *** Build Virtual Sizing Timing Model
[03/09 20:10:04    269] (cpu=0:00:01.5 mem=1147.9M) ***
[03/09 20:10:08    271] Congestion driven padding in post-place stage.
[03/09 20:10:08    271] Congestion driven padding increases utilization from 0.701 to 0.703
[03/09 20:10:08    271] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1197.8M
[03/09 20:11:48    371] default core: bins with density >  0.75 = 4.14 % ( 28 / 676 )
[03/09 20:11:48    371] Density distribution unevenness ratio = 17.505%
[03/09 20:11:48    371] RPlace postIncrNP: Density = 1.016667 -> 0.847778.
[03/09 20:11:48    371] RPlace postIncrNP Info: Density distribution changes:
[03/09 20:11:48    371] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:11:48    371] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:11:48    371] [1.00 - 1.05] :	 3 (0.44%) -> 0 (0.00%)
[03/09 20:11:48    371] [0.95 - 1.00] :	 3 (0.44%) -> 0 (0.00%)
[03/09 20:11:48    371] [0.90 - 0.95] :	 1 (0.15%) -> 0 (0.00%)
[03/09 20:11:48    371] [0.85 - 0.90] :	 3 (0.44%) -> 0 (0.00%)
[03/09 20:11:48    371] [0.80 - 0.85] :	 3 (0.44%) -> 8 (1.18%)
[03/09 20:11:48    371] [CPU] RefinePlace/IncrNP (cpu=0:01:44, real=0:01:45, mem=1295.0MB) @(0:04:28 - 0:06:12).
[03/09 20:11:48    371] Move report: incrNP moves 23378 insts, mean move: 26.73 um, max move: 173.20 um
[03/09 20:11:48    371] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_): (363.60, 119.80) --> (419.80, 236.80)
[03/09 20:11:48    371] Move report: Timing Driven Placement moves 23378 insts, mean move: 26.73 um, max move: 173.20 um
[03/09 20:11:48    371] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_): (363.60, 119.80) --> (419.80, 236.80)
[03/09 20:11:48    371] 	Runtime: CPU: 0:01:44 REAL: 0:01:45 MEM: 1295.0MB
[03/09 20:11:48    371] Starting refinePlace ...
[03/09 20:11:48    371] default core: bins with density >  0.75 = 4.14 % ( 28 / 676 )
[03/09 20:11:48    371] Density distribution unevenness ratio = 17.350%
[03/09 20:11:48    372]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:11:48    372] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1295.0MB) @(0:06:12 - 0:06:12).
[03/09 20:11:48    372] Move report: preRPlace moves 2118 insts, mean move: 0.42 um, max move: 4.20 um
[03/09 20:11:48    372] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1239): (174.00, 323.20) --> (176.40, 321.40)
[03/09 20:11:48    372] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 20:11:48    372] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:11:48    372] Placement tweakage begins.
[03/09 20:11:48    372] wire length = 5.774e+05
[03/09 20:11:50    374] wire length = 5.481e+05
[03/09 20:11:50    374] Placement tweakage ends.
[03/09 20:11:50    374] Move report: tweak moves 1953 insts, mean move: 2.86 um, max move: 16.80 um
[03/09 20:11:50    374] 	Max move on inst (mac_array_instance/FE_OFC792_q_temp_166_): (208.40, 359.20) --> (225.20, 359.20)
[03/09 20:11:50    374] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=1295.0MB) @(0:06:12 - 0:06:14).
[03/09 20:11:51    374] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:11:51    374] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1295.0MB) @(0:06:14 - 0:06:15).
[03/09 20:11:51    374] Move report: Detail placement moves 3743 insts, mean move: 1.68 um, max move: 16.60 um
[03/09 20:11:51    374] 	Max move on inst (mac_array_instance/FE_OFC792_q_temp_166_): (208.60, 359.20) --> (225.20, 359.20)
[03/09 20:11:51    374] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1295.0MB
[03/09 20:11:51    374] Statistics of distance of Instance movement in refine placement:
[03/09 20:11:51    374]   maximum (X+Y) =       174.00 um
[03/09 20:11:51    374]   inst (mac_array_instance/col_idx_6__mac_col_inst/FE_OFC748_q_temp_411_) with max move: (363.6, 119.8) -> (422.4, 235)
[03/09 20:11:51    374]   mean    (X+Y) =        26.74 um
[03/09 20:11:51    374] Total instances flipped for WireLenOpt: 1395
[03/09 20:11:51    374] Total instances flipped, including legalization: 2
[03/09 20:11:51    374] Summary Report:
[03/09 20:11:51    374] Instances move: 23377 (out of 23381 movable)
[03/09 20:11:51    374] Mean displacement: 26.74 um
[03/09 20:11:51    374] Max displacement: 174.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC748_q_temp_411_) (363.6, 119.8) -> (422.4, 235)
[03/09 20:11:51    374] 	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
[03/09 20:11:51    374] Total instances moved : 23377
[03/09 20:11:51    374] Total net bbox length = 4.361e+05 (1.987e+05 2.374e+05) (ext = 2.547e+04)
[03/09 20:11:51    374] Runtime: CPU: 0:01:47 REAL: 0:01:48 MEM: 1295.0MB
[03/09 20:11:51    374] [CPU] RefinePlace/total (cpu=0:01:47, real=0:01:48, mem=1295.0MB) @(0:04:28 - 0:06:15).
[03/09 20:11:51    374] *** Finished refinePlace (0:06:15 mem=1295.0M) ***
[03/09 20:11:51    374] #spOpts: N=65 
[03/09 20:11:51    374] default core: bins with density >  0.75 = 3.99 % ( 27 / 676 )
[03/09 20:11:51    374] Density distribution unevenness ratio = 17.356%
[03/09 20:11:51    374] Trial Route Overflow 0(H) 0(V)
[03/09 20:11:51    374] Starting congestion repair ...
[03/09 20:11:51    374] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/09 20:11:51    374] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 20:11:51    374] (I)       Reading DB...
[03/09 20:11:51    374] (I)       congestionReportName   : 
[03/09 20:11:51    374] (I)       buildTerm2TermWires    : 1
[03/09 20:11:51    374] (I)       doTrackAssignment      : 1
[03/09 20:11:51    374] (I)       dumpBookshelfFiles     : 0
[03/09 20:11:51    374] (I)       numThreads             : 1
[03/09 20:11:51    374] [NR-eagl] honorMsvRouteConstraint: false
[03/09 20:11:51    374] (I)       honorPin               : false
[03/09 20:11:51    374] (I)       honorPinGuide          : true
[03/09 20:11:51    374] (I)       honorPartition         : false
[03/09 20:11:51    374] (I)       allowPartitionCrossover: false
[03/09 20:11:51    374] (I)       honorSingleEntry       : true
[03/09 20:11:51    374] (I)       honorSingleEntryStrong : true
[03/09 20:11:51    374] (I)       handleViaSpacingRule   : false
[03/09 20:11:51    374] (I)       PDConstraint           : none
[03/09 20:11:51    374] (I)       expBetterNDRHandling   : false
[03/09 20:11:51    374] [NR-eagl] honorClockSpecNDR      : 0
[03/09 20:11:51    374] (I)       routingEffortLevel     : 3
[03/09 20:11:51    374] [NR-eagl] minRouteLayer          : 2
[03/09 20:11:51    374] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 20:11:51    374] (I)       numRowsPerGCell        : 1
[03/09 20:11:51    374] (I)       speedUpLargeDesign     : 0
[03/09 20:11:51    374] (I)       speedUpBlkViolationClean: 0
[03/09 20:11:51    374] (I)       multiThreadingTA       : 0
[03/09 20:11:51    374] (I)       blockedPinEscape       : 1
[03/09 20:11:51    374] (I)       blkAwareLayerSwitching : 0
[03/09 20:11:51    374] (I)       betterClockWireModeling: 1
[03/09 20:11:51    374] (I)       punchThroughDistance   : 500.00
[03/09 20:11:51    374] (I)       scenicBound            : 1.15
[03/09 20:11:51    374] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 20:11:51    374] (I)       source-to-sink ratio   : 0.00
[03/09 20:11:51    374] (I)       targetCongestionRatioH : 1.00
[03/09 20:11:51    374] (I)       targetCongestionRatioV : 1.00
[03/09 20:11:51    374] (I)       layerCongestionRatio   : 0.70
[03/09 20:11:51    374] (I)       m1CongestionRatio      : 0.10
[03/09 20:11:51    374] (I)       m2m3CongestionRatio    : 0.70
[03/09 20:11:51    374] (I)       localRouteEffort       : 1.00
[03/09 20:11:51    374] (I)       numSitesBlockedByOneVia: 8.00
[03/09 20:11:51    374] (I)       supplyScaleFactorH     : 1.00
[03/09 20:11:51    374] (I)       supplyScaleFactorV     : 1.00
[03/09 20:11:51    374] (I)       highlight3DOverflowFactor: 0.00
[03/09 20:11:51    374] (I)       doubleCutViaModelingRatio: 0.00
[03/09 20:11:51    374] (I)       blockTrack             : 
[03/09 20:11:51    374] (I)       readTROption           : true
[03/09 20:11:51    374] (I)       extraSpacingBothSide   : false
[03/09 20:11:51    374] [NR-eagl] numTracksPerClockWire  : 0
[03/09 20:11:51    374] (I)       routeSelectedNetsOnly  : false
[03/09 20:11:51    374] (I)       before initializing RouteDB syMemory usage = 1295.0 MB
[03/09 20:11:51    374] (I)       starting read tracks
[03/09 20:11:51    374] (I)       build grid graph
[03/09 20:11:51    374] (I)       build grid graph start
[03/09 20:11:51    374] [NR-eagl] Layer1 has no routable track
[03/09 20:11:51    374] [NR-eagl] Layer2 has single uniform track structure
[03/09 20:11:51    374] [NR-eagl] Layer3 has single uniform track structure
[03/09 20:11:51    374] [NR-eagl] Layer4 has single uniform track structure
[03/09 20:11:51    374] [NR-eagl] Layer5 has single uniform track structure
[03/09 20:11:51    374] [NR-eagl] Layer6 has single uniform track structure
[03/09 20:11:51    374] [NR-eagl] Layer7 has single uniform track structure
[03/09 20:11:51    374] [NR-eagl] Layer8 has single uniform track structure
[03/09 20:11:51    374] (I)       build grid graph end
[03/09 20:11:51    374] (I)       Layer1   numNetMinLayer=25589
[03/09 20:11:51    374] (I)       Layer2   numNetMinLayer=0
[03/09 20:11:51    374] (I)       Layer3   numNetMinLayer=0
[03/09 20:11:51    374] (I)       Layer4   numNetMinLayer=0
[03/09 20:11:51    374] (I)       Layer5   numNetMinLayer=0
[03/09 20:11:51    374] (I)       Layer6   numNetMinLayer=0
[03/09 20:11:51    374] (I)       Layer7   numNetMinLayer=0
[03/09 20:11:51    374] (I)       Layer8   numNetMinLayer=0
[03/09 20:11:51    374] (I)       numViaLayers=7
[03/09 20:11:51    374] (I)       end build via table
[03/09 20:11:51    374] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 20:11:51    374] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 20:11:51    375] (I)       readDataFromPlaceDB
[03/09 20:11:51    375] (I)       Read net information..
[03/09 20:11:51    375] [NR-eagl] Read numTotalNets=25589  numIgnoredNets=0
[03/09 20:11:51    375] (I)       Read testcase time = 0.000 seconds
[03/09 20:11:51    375] 
[03/09 20:11:51    375] (I)       totalPins=88338  totalGlobalPin=87166 (98.67%)
[03/09 20:11:51    375] (I)       Model blockage into capacity
[03/09 20:11:51    375] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 20:11:51    375] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 20:11:51    375] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 20:11:51    375] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 20:11:51    375] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 20:11:51    375] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 20:11:51    375] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 20:11:51    375] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 20:11:51    375] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 20:11:51    375] (I)       Modeling time = 0.020 seconds
[03/09 20:11:51    375] 
[03/09 20:11:51    375] (I)       Number of ignored nets = 0
[03/09 20:11:51    375] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 20:11:51    375] (I)       Number of clock nets = 1.  Ignored: No
[03/09 20:11:51    375] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 20:11:51    375] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 20:11:51    375] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 20:11:51    375] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 20:11:51    375] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 20:11:51    375] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 20:11:51    375] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 20:11:51    375] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 20:11:51    375] (I)       Before initializing earlyGlobalRoute syMemory usage = 1295.0 MB
[03/09 20:11:51    375] (I)       Layer1  viaCost=300.00
[03/09 20:11:51    375] (I)       Layer2  viaCost=100.00
[03/09 20:11:51    375] (I)       Layer3  viaCost=100.00
[03/09 20:11:51    375] (I)       Layer4  viaCost=100.00
[03/09 20:11:51    375] (I)       Layer5  viaCost=100.00
[03/09 20:11:51    375] (I)       Layer6  viaCost=200.00
[03/09 20:11:51    375] (I)       Layer7  viaCost=100.00
[03/09 20:11:51    375] (I)       ---------------------Grid Graph Info--------------------
[03/09 20:11:51    375] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 20:11:51    375] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 20:11:51    375] (I)       Site Width          :   400  (dbu)
[03/09 20:11:51    375] (I)       Row Height          :  3600  (dbu)
[03/09 20:11:51    375] (I)       GCell Width         :  3600  (dbu)
[03/09 20:11:51    375] (I)       GCell Height        :  3600  (dbu)
[03/09 20:11:51    375] (I)       grid                :   266   265     8
[03/09 20:11:51    375] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 20:11:51    375] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 20:11:51    375] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 20:11:51    375] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 20:11:51    375] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 20:11:51    375] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 20:11:51    375] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 20:11:51    375] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 20:11:51    375] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 20:11:51    375] (I)       --------------------------------------------------------
[03/09 20:11:51    375] 
[03/09 20:11:51    375] [NR-eagl] ============ Routing rule table ============
[03/09 20:11:51    375] [NR-eagl] Rule id 0. Nets 25589 
[03/09 20:11:51    375] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 20:11:51    375] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 20:11:51    375] [NR-eagl] ========================================
[03/09 20:11:51    375] [NR-eagl] 
[03/09 20:11:51    375] (I)       After initializing earlyGlobalRoute syMemory usage = 1295.0 MB
[03/09 20:11:51    375] (I)       Loading and dumping file time : 0.19 seconds
[03/09 20:11:51    375] (I)       ============= Initialization =============
[03/09 20:11:51    375] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 20:11:51    375] [NR-eagl] Layer group 1: route 25589 net(s) in layer range [2, 8]
[03/09 20:11:51    375] (I)       ============  Phase 1a Route ============
[03/09 20:11:51    375] (I)       Phase 1a runs 0.09 seconds
[03/09 20:11:51    375] (I)       Usage: 295131 = (137174 H, 157957 V) = (9.85% H, 8.79% V) = (2.469e+05um H, 2.843e+05um V)
[03/09 20:11:51    375] (I)       
[03/09 20:11:51    375] (I)       ============  Phase 1b Route ============
[03/09 20:11:51    375] (I)       Usage: 295131 = (137174 H, 157957 V) = (9.85% H, 8.79% V) = (2.469e+05um H, 2.843e+05um V)
[03/09 20:11:51    375] (I)       
[03/09 20:11:51    375] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.312358e+05um
[03/09 20:11:51    375] (I)       ============  Phase 1c Route ============
[03/09 20:11:51    375] (I)       Usage: 295131 = (137174 H, 157957 V) = (9.85% H, 8.79% V) = (2.469e+05um H, 2.843e+05um V)
[03/09 20:11:51    375] (I)       
[03/09 20:11:51    375] (I)       ============  Phase 1d Route ============
[03/09 20:11:51    375] (I)       Usage: 295131 = (137174 H, 157957 V) = (9.85% H, 8.79% V) = (2.469e+05um H, 2.843e+05um V)
[03/09 20:11:51    375] (I)       
[03/09 20:11:51    375] (I)       ============  Phase 1e Route ============
[03/09 20:11:51    375] (I)       Phase 1e runs 0.00 seconds
[03/09 20:11:51    375] (I)       Usage: 295131 = (137174 H, 157957 V) = (9.85% H, 8.79% V) = (2.469e+05um H, 2.843e+05um V)
[03/09 20:11:51    375] (I)       
[03/09 20:11:51    375] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.312358e+05um
[03/09 20:11:51    375] [NR-eagl] 
[03/09 20:11:51    375] (I)       ============  Phase 1l Route ============
[03/09 20:11:51    375] (I)       dpBasedLA: time=0.09  totalOF=2206  totalVia=171726  totalWL=295123  total(Via+WL)=466849 
[03/09 20:11:51    375] (I)       Total Global Routing Runtime: 0.28 seconds
[03/09 20:11:51    375] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 20:11:51    375] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 20:11:51    375] (I)       
[03/09 20:11:51    375] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 20:11:51    375] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 20:11:51    375] 
[03/09 20:11:51    375] ** np local hotspot detection info verbose **
[03/09 20:11:51    375] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 20:11:51    375] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 20:11:51    375] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 20:11:51    375] 
[03/09 20:11:51    375] describeCongestion: hCong = 0.00 vCong = 0.00
[03/09 20:11:51    375] Skipped repairing congestion.
[03/09 20:11:51    375] (I)       ============= track Assignment ============
[03/09 20:11:51    375] (I)       extract Global 3D Wires
[03/09 20:11:51    375] (I)       Extract Global WL : time=0.01
[03/09 20:11:51    375] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 20:11:51    375] (I)       Initialization real time=0.01 seconds
[03/09 20:11:52    375] (I)       Kernel real time=0.32 seconds
[03/09 20:11:52    375] (I)       End Greedy Track Assignment
[03/09 20:11:52    375] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 88095
[03/09 20:11:52    375] [NR-eagl] Layer2(M2)(V) length: 2.066744e+05um, number of vias: 130668
[03/09 20:11:52    375] [NR-eagl] Layer3(M3)(H) length: 2.263156e+05um, number of vias: 6430
[03/09 20:11:52    375] [NR-eagl] Layer4(M4)(V) length: 6.587968e+04um, number of vias: 2719
[03/09 20:11:52    375] [NR-eagl] Layer5(M5)(H) length: 2.855712e+04um, number of vias: 1571
[03/09 20:11:52    375] [NR-eagl] Layer6(M6)(V) length: 1.995820e+04um, number of vias: 6
[03/09 20:11:52    375] [NR-eagl] Layer7(M7)(H) length: 2.000000e+00um, number of vias: 0
[03/09 20:11:52    375] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[03/09 20:11:52    375] [NR-eagl] Total length: 5.473870e+05um, number of vias: 229489
[03/09 20:11:52    376] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/09 20:11:52    376] Start to check current routing status for nets...
[03/09 20:11:52    376] Using hname+ instead name for net compare
[03/09 20:11:52    376] All nets are already routed correctly.
[03/09 20:11:52    376] End to check current routing status for nets (mem=1155.7M)
[03/09 20:11:52    376] Extraction called for design 'core' of instances=23381 and nets=25846 using extraction engine 'preRoute' .
[03/09 20:11:52    376] PreRoute RC Extraction called for design core.
[03/09 20:11:52    376] RC Extraction called in multi-corner(2) mode.
[03/09 20:11:52    376] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 20:11:52    376] RCMode: PreRoute
[03/09 20:11:52    376]       RC Corner Indexes            0       1   
[03/09 20:11:52    376] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 20:11:52    376] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 20:11:52    376] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 20:11:52    376] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 20:11:52    376] Shrink Factor                : 1.00000
[03/09 20:11:52    376] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 20:11:52    376] Using capacitance table file ...
[03/09 20:11:52    376] Updating RC grid for preRoute extraction ...
[03/09 20:11:52    376] Initializing multi-corner capacitance tables ... 
[03/09 20:11:52    376] Initializing multi-corner resistance tables ...
[03/09 20:11:52    376] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1155.746M)
[03/09 20:11:53    377] Compute RC Scale Done ...
[03/09 20:11:53    377] **optDesign ... cpu = 0:04:59, real = 0:04:59, mem = 1147.1M, totSessionCpu=0:06:17 **
[03/09 20:11:53    377] #################################################################################
[03/09 20:11:53    377] # Design Stage: PreRoute
[03/09 20:11:53    377] # Design Name: core
[03/09 20:11:53    377] # Design Mode: 65nm
[03/09 20:11:53    377] # Analysis Mode: MMMC Non-OCV 
[03/09 20:11:53    377] # Parasitics Mode: No SPEF/RCDB
[03/09 20:11:53    377] # Signoff Settings: SI Off 
[03/09 20:11:53    377] #################################################################################
[03/09 20:11:54    378] AAE_INFO: 1 threads acquired from CTE.
[03/09 20:11:54    378] Calculate delays in BcWc mode...
[03/09 20:11:54    378] Topological Sorting (CPU = 0:00:00.0, MEM = 1160.7M, InitMEM = 1157.2M)
[03/09 20:11:57    381] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:11:57    381] End delay calculation. (MEM=1234.42 CPU=0:00:03.1 REAL=0:00:03.0)
[03/09 20:11:57    381] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1234.4M) ***
[03/09 20:11:58    381] *** Timing NOT met, worst failing slack is -1.400
[03/09 20:11:58    381] *** Check timing (0:00:04.6)
[03/09 20:11:58    381] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:11:58    381] optDesignOneStep: Leakage Power Flow
[03/09 20:11:58    381] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:11:58    381] Begin: GigaOpt Optimization in TNS mode
[03/09 20:11:58    381] Effort level <high> specified for reg2reg path_group
[03/09 20:11:59    383] Info: 1 clock net  excluded from IPO operation.
[03/09 20:11:59    383] PhyDesignGrid: maxLocalDensity 0.95
[03/09 20:11:59    383] #spOpts: N=65 
[03/09 20:11:59    383] Core basic site is core
[03/09 20:11:59    383] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:12:03    386] *info: 1 clock net excluded
[03/09 20:12:03    386] *info: 2 special nets excluded.
[03/09 20:12:03    386] *info: 257 no-driver nets excluded.
[03/09 20:12:04    387] ** GigaOpt Optimizer WNS Slack -1.400 TNS Slack -1408.744 Density 50.23
[03/09 20:12:04    387] Optimizer TNS Opt
[03/09 20:12:04    387] Active Path Group: reg2reg  
[03/09 20:12:04    388] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:12:04    388] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:12:04    388] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:12:04    388] |  -1.400|   -1.400|-1401.416|-1408.744|    50.23%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 20:12:04    388] |  -1.358|   -1.358|-1390.533|-1397.861|    50.23%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/09 20:12:05    388] |  -1.339|   -1.339|-1379.209|-1386.536|    50.23%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/09 20:12:05    388] |  -1.322|   -1.322|-1372.737|-1380.065|    50.23%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/09 20:12:05    389] |  -1.317|   -1.317|-1347.669|-1354.997|    50.24%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/09 20:12:05    389] |  -1.303|   -1.303|-1346.332|-1353.659|    50.24%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:06    389] |  -1.281|   -1.281|-1339.728|-1347.056|    50.25%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/09 20:12:06    390] |  -1.270|   -1.270|-1323.114|-1330.442|    50.26%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:06    390] |  -1.262|   -1.262|-1317.369|-1324.697|    50.26%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/09 20:12:07    390] |  -1.240|   -1.240|-1303.575|-1310.903|    50.27%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/09 20:12:07    391] |  -1.230|   -1.230|-1288.267|-1295.595|    50.27%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:07    391] |  -1.219|   -1.219|-1278.798|-1286.126|    50.27%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:08    391] |  -1.208|   -1.208|-1266.646|-1273.974|    50.28%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/09 20:12:08    392] |  -1.204|   -1.204|-1260.272|-1267.599|    50.28%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/09 20:12:08    392] |  -1.196|   -1.196|-1254.312|-1261.640|    50.28%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
[03/09 20:12:09    392] |  -1.188|   -1.188|-1249.131|-1256.459|    50.29%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
[03/09 20:12:09    393] |  -1.172|   -1.172|-1241.700|-1249.027|    50.29%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/09 20:12:09    393] |  -1.161|   -1.161|-1232.189|-1239.517|    50.29%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/09 20:12:10    394] |  -1.156|   -1.156|-1226.871|-1234.199|    50.31%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:11    394] |  -1.153|   -1.153|-1222.076|-1229.403|    50.31%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:11    395] |  -1.149|   -1.149|-1217.149|-1224.477|    50.32%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:12    395] |  -1.143|   -1.143|-1210.624|-1217.952|    50.33%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/09 20:12:12    396] |  -1.141|   -1.141|-1205.982|-1213.310|    50.34%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/09 20:12:13    396] |  -1.136|   -1.136|-1199.870|-1207.198|    50.34%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:13    397] |  -1.136|   -1.136|-1194.749|-1202.077|    50.35%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:13    397] |  -1.136|   -1.136|-1194.473|-1201.801|    50.35%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:14    397] |  -1.132|   -1.132|-1191.191|-1198.519|    50.36%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:14    398] |  -1.131|   -1.131|-1187.863|-1195.190|    50.38%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:14    398] |  -1.131|   -1.131|-1187.407|-1194.734|    50.38%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:15    398] |  -1.131|   -1.131|-1185.829|-1193.157|    50.38%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:15    398] |  -1.127|   -1.127|-1184.404|-1191.732|    50.39%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/09 20:12:15    399] |  -1.123|   -1.123|-1181.009|-1188.337|    50.39%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:16    399] |  -1.123|   -1.123|-1179.555|-1186.882|    50.40%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:16    399] |  -1.121|   -1.121|-1179.045|-1186.373|    50.41%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/09 20:12:16    400] |  -1.121|   -1.121|-1177.477|-1184.805|    50.41%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/09 20:12:16    400] |  -1.115|   -1.115|-1176.505|-1183.833|    50.43%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:17    401] |  -1.110|   -1.110|-1172.301|-1179.628|    50.44%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:18    401] |  -1.109|   -1.109|-1164.601|-1171.928|    50.45%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:18    401] |  -1.109|   -1.109|-1164.335|-1171.663|    50.45%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:18    402] |  -1.109|   -1.109|-1161.897|-1169.225|    50.46%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:18    402] |  -1.101|   -1.101|-1161.386|-1168.714|    50.48%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:19    403] |  -1.100|   -1.100|-1159.095|-1166.423|    50.50%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:20    403] |  -1.100|   -1.100|-1154.433|-1161.761|    50.50%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:20    403] |  -1.097|   -1.097|-1153.352|-1160.680|    50.51%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:20    404] |  -1.097|   -1.097|-1152.786|-1160.114|    50.52%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:20    404] |  -1.092|   -1.092|-1152.242|-1159.569|    50.53%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:21    405] |  -1.092|   -1.092|-1149.521|-1156.849|    50.55%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:21    405] |  -1.090|   -1.090|-1148.650|-1155.977|    50.55%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:22    405] |  -1.091|   -1.091|-1148.412|-1155.740|    50.56%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:22    405] |  -1.088|   -1.088|-1148.184|-1155.511|    50.56%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:22    406] |  -1.088|   -1.088|-1147.262|-1154.590|    50.57%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:22    406] |  -1.084|   -1.084|-1146.474|-1153.802|    50.59%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:23    407] |  -1.084|   -1.084|-1144.983|-1152.311|    50.60%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:23    407] |  -1.081|   -1.081|-1143.782|-1151.110|    50.61%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 20:12:24    407] |  -1.081|   -1.081|-1143.556|-1150.884|    50.62%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 20:12:24    408] |  -1.079|   -1.079|-1142.911|-1150.239|    50.64%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/09 20:12:25    408] |  -1.078|   -1.078|-1141.611|-1148.939|    50.65%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:25    408] |  -1.078|   -1.078|-1141.421|-1148.749|    50.65%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:25    408] |  -1.078|   -1.078|-1141.212|-1148.540|    50.65%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:25    409] |  -1.075|   -1.075|-1140.639|-1147.967|    50.66%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:25    409] |  -1.075|   -1.075|-1139.931|-1147.259|    50.66%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/09 20:12:26    409] |  -1.072|   -1.072|-1139.617|-1146.945|    50.67%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:26    410] |  -1.072|   -1.072|-1137.974|-1145.302|    50.68%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:26    410] |  -1.072|   -1.072|-1137.807|-1145.134|    50.68%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:26    410] |  -1.068|   -1.068|-1136.348|-1143.675|    50.70%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:27    411] |  -1.067|   -1.067|-1135.595|-1142.923|    50.70%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:27    411] |  -1.067|   -1.067|-1135.432|-1142.760|    50.70%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:27    411] |  -1.067|   -1.067|-1135.371|-1142.699|    50.71%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:28    411] |  -1.066|   -1.066|-1134.644|-1141.972|    50.73%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/09 20:12:28    412] |  -1.066|   -1.066|-1133.799|-1141.127|    50.73%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/09 20:12:28    412] |  -1.066|   -1.066|-1133.723|-1141.051|    50.73%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/09 20:12:28    412] |  -1.064|   -1.064|-1132.812|-1140.139|    50.74%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:29    412] |  -1.064|   -1.064|-1131.455|-1138.783|    50.75%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/09 20:12:29    412] |  -1.064|   -1.064|-1131.444|-1138.772|    50.75%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/09 20:12:29    413] |  -1.062|   -1.062|-1130.286|-1137.614|    50.77%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/09 20:12:30    413] |  -1.062|   -1.062|-1129.961|-1137.289|    50.78%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/09 20:12:30    414] |  -1.061|   -1.061|-1128.443|-1135.770|    50.80%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
[03/09 20:12:30    414] |  -1.061|   -1.061|-1127.740|-1135.068|    50.81%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
[03/09 20:12:30    414] |  -1.061|   -1.061|-1127.717|-1135.045|    50.81%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
[03/09 20:12:31    415] |  -1.057|   -1.057|-1126.191|-1133.519|    50.85%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:32    415] |  -1.057|   -1.057|-1124.530|-1131.858|    50.85%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:32    415] |  -1.057|   -1.057|-1124.492|-1131.820|    50.85%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:32    416] |  -1.055|   -1.055|-1123.131|-1130.458|    50.89%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:33    417] |  -1.054|   -1.054|-1121.933|-1129.260|    50.90%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:33    417] |  -1.054|   -1.054|-1121.719|-1129.047|    50.90%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:33    417] |  -1.054|   -1.054|-1121.406|-1128.734|    50.92%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/09 20:12:34    417] |  -1.052|   -1.052|-1120.611|-1127.939|    50.94%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/09 20:12:34    418] |  -1.052|   -1.052|-1119.493|-1126.820|    50.95%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/09 20:12:35    418] |  -1.050|   -1.050|-1118.620|-1125.947|    50.97%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:35    418] |  -1.050|   -1.050|-1117.928|-1125.256|    50.98%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:35    419] |  -1.048|   -1.048|-1116.852|-1124.180|    51.00%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:37    421] |  -1.048|   -1.048|-1116.396|-1123.724|    51.02%|   0:00:02.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:37    421] |  -1.048|   -1.048|-1116.151|-1123.479|    51.03%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:38    422] |  -1.048|   -1.048|-1113.046|-1120.374|    51.07%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:38    422] |  -1.046|   -1.046|-1112.522|-1119.850|    51.08%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:39    423] |  -1.045|   -1.045|-1113.422|-1120.750|    51.09%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:40    423] |  -1.045|   -1.045|-1112.922|-1120.250|    51.11%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:40    424] |  -1.045|   -1.045|-1110.870|-1118.198|    51.11%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:41    424] |  -1.045|   -1.045|-1109.809|-1117.136|    51.14%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:41    425] |  -1.044|   -1.044|-1109.005|-1116.333|    51.14%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:42    425] |  -1.044|   -1.044|-1108.283|-1115.610|    51.15%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:42    425] |  -1.044|   -1.044|-1107.897|-1115.225|    51.15%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:42    425] |  -1.044|   -1.044|-1107.742|-1115.069|    51.15%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:42    426] |  -1.045|   -1.045|-1107.520|-1114.848|    51.16%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:42    426] |  -1.045|   -1.045|-1107.298|-1114.626|    51.16%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:42    426] |  -1.045|   -1.045|-1107.185|-1114.513|    51.17%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:12:44    428] |  -1.045|   -1.045|-1104.824|-1112.152|    51.20%|   0:00:02.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:44    428] |  -1.045|   -1.045|-1104.559|-1111.887|    51.20%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:45    429] |  -1.045|   -1.045|-1103.322|-1110.649|    51.25%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:45    429] |  -1.045|   -1.045|-1103.269|-1110.597|    51.25%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:46    429] |  -1.045|   -1.045|-1101.633|-1108.961|    51.27%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:46    429] |  -1.045|   -1.045|-1101.182|-1108.510|    51.28%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:46    430] |  -1.045|   -1.045|-1101.023|-1108.351|    51.28%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:46    430] |  -1.045|   -1.045|-1100.958|-1108.286|    51.28%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/09 20:12:48    431] |  -1.045|   -1.045|-1098.714|-1106.042|    51.31%|   0:00:02.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:48    432] |  -1.045|   -1.045|-1098.657|-1105.984|    51.31%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:49    432] |  -1.045|   -1.045|-1097.091|-1104.419|    51.35%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:49    433] |  -1.045|   -1.045|-1096.681|-1104.009|    51.35%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:50    433] |  -1.045|   -1.045|-1095.839|-1103.167|    51.36%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:50    434] |  -1.045|   -1.045|-1095.513|-1102.841|    51.39%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:51    434] |  -1.045|   -1.045|-1095.432|-1102.760|    51.40%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:51    434] |  -1.045|   -1.045|-1095.380|-1102.708|    51.40%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/09 20:12:53    436] |  -1.045|   -1.045|-1092.417|-1099.745|    51.42%|   0:00:02.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/09 20:12:53    437] |  -1.045|   -1.045|-1091.972|-1099.300|    51.42%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/09 20:12:54    437] |  -1.045|   -1.045|-1090.586|-1097.914|    51.46%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/09 20:12:54    438] |  -1.045|   -1.045|-1090.433|-1097.761|    51.47%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/09 20:12:55    439] |  -1.045|   -1.045|-1090.026|-1097.354|    51.47%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/09 20:12:56    440] |  -1.045|   -1.045|-1088.207|-1095.535|    51.52%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/09 20:13:00    443] |  -1.045|   -1.045|-1085.088|-1092.416|    51.55%|   0:00:04.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:13:01    445] |  -1.045|   -1.045|-1084.168|-1091.496|    51.64%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:13:02    446] |  -1.045|   -1.045|-1083.613|-1090.941|    51.66%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:13:02    446] |  -1.045|   -1.045|-1083.312|-1090.639|    51.66%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:13:03    446] |  -1.045|   -1.045|-1082.787|-1090.115|    51.67%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/09 20:13:03    446] |  -1.045|   -1.045|-1082.778|-1090.105|    51.67%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/09 20:13:03    447] |  -1.045|   -1.045|-1082.721|-1090.049|    51.67%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/09 20:13:04    447] |  -1.045|   -1.045|-1082.589|-1089.917|    51.71%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/09 20:13:06    449] |  -1.045|   -1.045|-1081.391|-1088.719|    51.73%|   0:00:02.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/09 20:13:07    450] |  -1.045|   -1.045|-1079.007|-1086.335|    51.79%|   0:00:01.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/09 20:13:07    451] |  -1.045|   -1.045|-1078.725|-1086.052|    51.80%|   0:00:00.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/09 20:13:08    451] |  -1.045|   -1.045|-1078.689|-1086.016|    51.80%|   0:00:01.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/09 20:13:08    452] |  -1.045|   -1.045|-1078.447|-1085.775|    51.83%|   0:00:00.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/09 20:13:10    454] |  -1.045|   -1.045|-1078.233|-1085.561|    51.84%|   0:00:02.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/09 20:13:11    454] |  -1.045|   -1.045|-1077.707|-1085.035|    51.89%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/09 20:13:11    455] |  -1.045|   -1.045|-1077.492|-1084.820|    51.89%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/09 20:13:12    455] |  -1.045|   -1.045|-1077.401|-1084.729|    51.90%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/09 20:13:12    456] |  -1.045|   -1.045|-1076.761|-1084.089|    51.93%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/09 20:13:13    456] |  -1.045|   -1.045|-1076.750|-1084.078|    51.93%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/09 20:13:14    458] |  -1.045|   -1.045|-1076.497|-1083.825|    51.96%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/09 20:13:14    458] |  -1.045|   -1.045|-1076.254|-1083.582|    51.99%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/09 20:13:15    458] |  -1.045|   -1.045|-1076.140|-1083.467|    52.00%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/09 20:13:15    459] |  -1.045|   -1.045|-1075.826|-1083.154|    52.00%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/09 20:13:15    459] |  -1.045|   -1.045|-1075.742|-1083.070|    52.00%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/09 20:13:15    459] |  -1.045|   -1.045|-1075.597|-1082.925|    52.01%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/09 20:13:16    459] |  -1.045|   -1.045|-1075.595|-1082.923|    52.03%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/09 20:13:17    461] |  -1.045|   -1.045|-1074.458|-1081.786|    52.04%|   0:00:01.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
[03/09 20:13:17    461] |  -1.045|   -1.045|-1074.172|-1081.500|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
[03/09 20:13:17    461] |  -1.045|   -1.045|-1074.060|-1081.388|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
[03/09 20:13:18    461] |  -1.045|   -1.045|-1073.323|-1080.651|    52.06%|   0:00:01.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
[03/09 20:13:18    461] |  -1.045|   -1.045|-1073.239|-1080.567|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
[03/09 20:13:18    462] |  -1.045|   -1.045|-1073.211|-1080.539|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
[03/09 20:13:19    462] |  -1.045|   -1.045|-1070.994|-1078.322|    52.07%|   0:00:01.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/09 20:13:19    463] |  -1.045|   -1.045|-1070.648|-1077.975|    52.08%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/09 20:13:21    464] |  -1.045|   -1.045|-1069.658|-1076.986|    52.10%|   0:00:02.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:21    464] |  -1.045|   -1.045|-1069.641|-1076.969|    52.10%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:21    465] |  -1.045|   -1.045|-1069.536|-1076.864|    52.11%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:21    465] |  -1.045|   -1.045|-1069.512|-1076.840|    52.11%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:21    465] |  -1.045|   -1.045|-1069.446|-1076.773|    52.12%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:23    466] |  -1.045|   -1.045|-1068.994|-1076.322|    52.14%|   0:00:02.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:23    466] |  -1.045|   -1.045|-1068.800|-1076.127|    52.17%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:23    467] |  -1.045|   -1.045|-1068.764|-1076.092|    52.17%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:23    467] |  -1.045|   -1.045|-1068.760|-1076.087|    52.18%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:24    467] |  -1.045|   -1.045|-1068.717|-1076.044|    52.18%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 20:13:24    468] |  -1.045|   -1.045|-1068.371|-1075.699|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 20:13:24    468] |  -1.045|   -1.045|-1068.358|-1075.686|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 20:13:24    468] |  -1.045|   -1.045|-1068.353|-1075.681|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 20:13:24    468] |  -1.045|   -1.045|-1068.340|-1075.668|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 20:13:24    468] |  -1.045|   -1.045|-1068.337|-1075.664|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 20:13:24    468] |  -1.045|   -1.045|-1068.323|-1075.651|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 20:13:25    468] |  -1.045|   -1.045|-1066.469|-1073.797|    52.19%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
[03/09 20:13:25    469] |  -1.045|   -1.045|-1066.337|-1073.665|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
[03/09 20:13:25    469] |  -1.045|   -1.045|-1066.334|-1073.662|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
[03/09 20:13:26    469] |  -1.045|   -1.045|-1065.722|-1073.050|    52.20%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/09 20:13:26    469] |  -1.045|   -1.045|-1065.681|-1073.009|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/09 20:13:26    469] |  -1.045|   -1.045|-1065.677|-1073.005|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
[03/09 20:13:26    470] |  -1.045|   -1.045|-1064.418|-1071.746|    52.21%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
[03/09 20:13:27    470] |  -1.045|   -1.045|-1064.137|-1071.465|    52.21%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
[03/09 20:13:27    471] |  -1.045|   -1.045|-1063.015|-1070.342|    52.21%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
[03/09 20:13:27    471] |  -1.045|   -1.045|-1062.408|-1069.736|    52.21%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/09 20:13:28    471] |  -1.045|   -1.045|-1062.357|-1069.685|    52.22%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/09 20:13:28    472] |  -1.045|   -1.045|-1061.988|-1069.316|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 20:13:28    472] |  -1.045|   -1.045|-1060.007|-1067.335|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 20:13:28    472] |  -1.045|   -1.045|-1059.978|-1067.305|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 20:13:28    472] |  -1.045|   -1.045|-1059.934|-1067.262|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 20:13:29    472] |  -1.045|   -1.045|-1059.915|-1067.242|    52.22%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 20:13:29    473] |  -1.045|   -1.045|-1059.718|-1067.046|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/09 20:13:29    473] |  -1.045|   -1.045|-1059.681|-1067.009|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/09 20:13:29    473] |  -1.045|   -1.045|-1059.434|-1066.762|    52.23%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
[03/09 20:13:30    473] |  -1.045|   -1.045|-1059.234|-1066.561|    52.23%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
[03/09 20:13:30    474] |  -1.045|   -1.045|-1058.789|-1066.117|    52.23%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/09 20:13:30    474] |  -1.045|   -1.045|-1058.731|-1066.059|    52.24%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/09 20:13:30    474] |  -1.045|   -1.045|-1058.500|-1065.828|    52.24%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/09 20:13:31    474] |  -1.045|   -1.045|-1058.475|-1065.803|    52.24%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/09 20:13:31    474] |  -1.045|   -1.045|-1058.458|-1065.785|    52.24%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/09 20:13:31    475] |  -1.045|   -1.045|-1058.140|-1065.468|    52.25%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D    |
[03/09 20:13:32    475] |  -1.045|   -1.045|-1058.089|-1065.417|    52.25%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D    |
[03/09 20:13:32    475] |  -1.045|   -1.045|-1057.998|-1065.326|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/09 20:13:32    475] |  -1.045|   -1.045|-1057.975|-1065.302|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/09 20:13:32    476] |  -1.045|   -1.045|-1057.799|-1065.127|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/09 20:13:32    476] |  -1.045|   -1.045|-1057.738|-1065.066|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/09 20:13:32    476] |  -1.045|   -1.045|-1057.588|-1064.916|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/09 20:13:32    476] |  -1.045|   -1.045|-1057.516|-1064.844|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/09 20:13:33    476] |  -1.045|   -1.045|-1057.332|-1064.659|    52.26%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1057.133|-1064.461|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1057.116|-1064.444|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1056.976|-1064.304|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1056.909|-1064.237|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1056.886|-1064.214|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1056.819|-1064.147|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
[03/09 20:13:33    477] |  -1.045|   -1.045|-1056.809|-1064.137|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
[03/09 20:13:34    477] |  -1.045|   -1.045|-1056.742|-1064.070|    52.27%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:13:34    478] |  -1.045|   -1.045|-1055.682|-1063.010|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
[03/09 20:13:34    478] |  -1.045|   -1.045|-1055.605|-1062.933|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
[03/09 20:13:34    478] |  -1.045|   -1.045|-1054.739|-1062.066|    52.28%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
[03/09 20:13:35    478] |  -1.045|   -1.045|-1054.597|-1061.925|    52.29%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
[03/09 20:13:35    479] |  -1.045|   -1.045|-1054.720|-1062.048|    52.30%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
[03/09 20:13:35    479] |  -1.045|   -1.045|-1054.565|-1061.893|    52.31%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/09 20:13:36    479] |  -1.045|   -1.045|-1053.888|-1061.216|    52.32%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/09 20:13:36    480] |  -1.045|   -1.045|-1053.851|-1061.179|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/09 20:13:36    480] |  -1.045|   -1.045|-1053.848|-1061.176|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
[03/09 20:13:36    480] |  -1.045|   -1.045|-1053.798|-1061.126|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/09 20:13:37    480] |  -1.045|   -1.045|-1053.712|-1061.040|    52.32%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/09 20:13:37    480] |  -1.045|   -1.045|-1053.570|-1060.898|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.566|-1060.894|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.531|-1060.859|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.372|-1060.700|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.367|-1060.695|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.350|-1060.678|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.102|-1060.430|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
[03/09 20:13:37    481] |  -1.045|   -1.045|-1053.098|-1060.426|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
[03/09 20:13:38    481] |  -1.045|   -1.045|-1053.048|-1060.376|    52.32%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
[03/09 20:13:38    481] |  -1.045|   -1.045|-1052.988|-1060.316|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
[03/09 20:13:38    481] |  -1.045|   -1.045|-1052.955|-1060.283|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
[03/09 20:13:38    481] |  -1.045|   -1.045|-1052.896|-1060.223|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
[03/09 20:13:38    482] |  -1.045|   -1.045|-1051.483|-1058.907|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_51_/D                |
[03/09 20:13:38    482] |  -1.045|   -1.045|-1050.481|-1057.924|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_52_/D                |
[03/09 20:13:38    482] |  -1.045|   -1.045|-1048.848|-1056.328|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D    |
[03/09 20:13:38    482] |  -1.045|   -1.045|-1048.032|-1055.547|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_62_/D                |
[03/09 20:13:38    482] |  -1.045|   -1.045|-1047.729|-1055.280|    52.33%|   0:00:00.0| 1332.2M|        NA|       NA| NA                                                 |
[03/09 20:13:38    482] |  -1.045|   -1.045|-1047.729|-1055.280|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:13:38    482] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:13:38    482] 
[03/09 20:13:38    482] *** Finish Core Optimize Step (cpu=0:01:35 real=0:01:34 mem=1332.2M) ***
[03/09 20:13:38    482] 
[03/09 20:13:38    482] *** Finished Optimize Step Cumulative (cpu=0:01:35 real=0:01:34 mem=1332.2M) ***
[03/09 20:13:38    482] ** GigaOpt Optimizer WNS Slack -1.045 TNS Slack -1055.280 Density 52.33
[03/09 20:13:38    482] Placement Snapshot: Density distribution:
[03/09 20:13:38    482] [1.00 -  +++]: 71 (10.92%)
[03/09 20:13:38    482] [0.95 - 1.00]: 2 (0.31%)
[03/09 20:13:38    482] [0.90 - 0.95]: 4 (0.62%)
[03/09 20:13:38    482] [0.85 - 0.90]: 10 (1.54%)
[03/09 20:13:38    482] [0.80 - 0.85]: 11 (1.69%)
[03/09 20:13:38    482] [0.75 - 0.80]: 15 (2.31%)
[03/09 20:13:38    482] [0.70 - 0.75]: 16 (2.46%)
[03/09 20:13:38    482] [0.65 - 0.70]: 17 (2.62%)
[03/09 20:13:38    482] [0.60 - 0.65]: 32 (4.92%)
[03/09 20:13:38    482] [0.55 - 0.60]: 47 (7.23%)
[03/09 20:13:38    482] [0.50 - 0.55]: 44 (6.77%)
[03/09 20:13:38    482] [0.45 - 0.50]: 71 (10.92%)
[03/09 20:13:38    482] [0.40 - 0.45]: 88 (13.54%)
[03/09 20:13:38    482] [0.35 - 0.40]: 84 (12.92%)
[03/09 20:13:38    482] [0.30 - 0.35]: 68 (10.46%)
[03/09 20:13:38    482] [0.25 - 0.30]: 37 (5.69%)
[03/09 20:13:38    482] [0.20 - 0.25]: 20 (3.08%)
[03/09 20:13:38    482] [0.15 - 0.20]: 5 (0.77%)
[03/09 20:13:38    482] [0.10 - 0.15]: 6 (0.92%)
[03/09 20:13:38    482] [0.05 - 0.10]: 2 (0.31%)
[03/09 20:13:38    482] [0.00 - 0.05]: 0 (0.00%)
[03/09 20:13:38    482] Begin: Area Reclaim Optimization
[03/09 20:13:39    482] Reclaim Optimization WNS Slack -1.045  TNS Slack -1055.280 Density 52.33
[03/09 20:13:39    482] +----------+---------+--------+---------+------------+--------+
[03/09 20:13:39    482] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 20:13:39    482] +----------+---------+--------+---------+------------+--------+
[03/09 20:13:39    482] |    52.33%|        -|  -1.045|-1055.280|   0:00:00.0| 1332.2M|
[03/09 20:13:40    484] |    52.28%|       67|  -1.045|-1055.197|   0:00:01.0| 1332.2M|
[03/09 20:13:45    488] |    52.07%|      446|  -1.046|-1058.455|   0:00:05.0| 1332.2M|
[03/09 20:13:45    488] |    52.07%|        5|  -1.046|-1058.455|   0:00:00.0| 1332.2M|
[03/09 20:13:45    488] |    52.07%|        1|  -1.046|-1058.455|   0:00:00.0| 1332.2M|
[03/09 20:13:45    488] |    52.07%|        0|  -1.046|-1058.455|   0:00:00.0| 1332.2M|
[03/09 20:13:45    488] +----------+---------+--------+---------+------------+--------+
[03/09 20:13:45    488] Reclaim Optimization End WNS Slack -1.046  TNS Slack -1058.455 Density 52.07
[03/09 20:13:45    488] 
[03/09 20:13:45    488] ** Summary: Restruct = 0 Buffer Deletion = 17 Declone = 57 Resize = 395 **
[03/09 20:13:45    488] --------------------------------------------------------------
[03/09 20:13:45    488] |                                   | Total     | Sequential |
[03/09 20:13:45    488] --------------------------------------------------------------
[03/09 20:13:45    488] | Num insts resized                 |     389  |       0    |
[03/09 20:13:45    488] | Num insts undone                  |      57  |       0    |
[03/09 20:13:45    488] | Num insts Downsized               |     389  |       0    |
[03/09 20:13:45    488] | Num insts Samesized               |       0  |       0    |
[03/09 20:13:45    488] | Num insts Upsized                 |       0  |       0    |
[03/09 20:13:45    488] | Num multiple commits+uncommits    |       6  |       -    |
[03/09 20:13:45    488] --------------------------------------------------------------
[03/09 20:13:45    488] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:13:45    488] 0 Ndr or Layer constraints added by optimization 
[03/09 20:13:45    488] **** End NDR-Layer Usage Statistics ****
[03/09 20:13:45    488] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
[03/09 20:13:45    488] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1332.18M, totSessionCpu=0:08:09).
[03/09 20:13:45    488] Placement Snapshot: Density distribution:
[03/09 20:13:45    488] [1.00 -  +++]: 71 (10.92%)
[03/09 20:13:45    488] [0.95 - 1.00]: 2 (0.31%)
[03/09 20:13:45    488] [0.90 - 0.95]: 4 (0.62%)
[03/09 20:13:45    488] [0.85 - 0.90]: 10 (1.54%)
[03/09 20:13:45    488] [0.80 - 0.85]: 11 (1.69%)
[03/09 20:13:45    488] [0.75 - 0.80]: 15 (2.31%)
[03/09 20:13:45    488] [0.70 - 0.75]: 16 (2.46%)
[03/09 20:13:45    488] [0.65 - 0.70]: 19 (2.92%)
[03/09 20:13:45    488] [0.60 - 0.65]: 31 (4.77%)
[03/09 20:13:45    488] [0.55 - 0.60]: 46 (7.08%)
[03/09 20:13:45    488] [0.50 - 0.55]: 46 (7.08%)
[03/09 20:13:45    488] [0.45 - 0.50]: 71 (10.92%)
[03/09 20:13:45    488] [0.40 - 0.45]: 88 (13.54%)
[03/09 20:13:45    488] [0.35 - 0.40]: 89 (13.69%)
[03/09 20:13:45    488] [0.30 - 0.35]: 69 (10.62%)
[03/09 20:13:45    488] [0.25 - 0.30]: 33 (5.08%)
[03/09 20:13:45    488] [0.20 - 0.25]: 17 (2.62%)
[03/09 20:13:45    488] [0.15 - 0.20]: 7 (1.08%)
[03/09 20:13:45    488] [0.10 - 0.15]: 5 (0.77%)
[03/09 20:13:45    488] [0.05 - 0.10]: 0 (0.00%)
[03/09 20:13:45    488] [0.00 - 0.05]: 0 (0.00%)
[03/09 20:13:45    489] ** GigaOpt Optimizer WNS Slack -1.046 TNS Slack -1058.455 Density 52.07
[03/09 20:13:45    489] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:13:45    489] 0 Ndr or Layer constraints added by optimization 
[03/09 20:13:45    489] **** End NDR-Layer Usage Statistics ****
[03/09 20:13:45    489] 
[03/09 20:13:45    489] *** Finish pre-CTS Setup Fixing (cpu=0:01:41 real=0:01:41 mem=1332.2M) ***
[03/09 20:13:45    489] 
[03/09 20:13:45    489] End: GigaOpt Optimization in TNS mode
[03/09 20:13:45    489] setup target slack: 0.1
[03/09 20:13:45    489] extra slack: 0.1
[03/09 20:13:45    489] std delay: 0.0142
[03/09 20:13:45    489] real setup target slack: 0.0142
[03/09 20:13:45    489] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:13:45    489] #spOpts: N=65 
[03/09 20:13:46    489] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 20:13:46    489] [NR-eagl] Started earlyGlobalRoute kernel
[03/09 20:13:46    489] [NR-eagl] Initial Peak syMemory usage = 1196.6 MB
[03/09 20:13:46    489] (I)       Reading DB...
[03/09 20:13:46    489] (I)       congestionReportName   : 
[03/09 20:13:46    489] (I)       buildTerm2TermWires    : 0
[03/09 20:13:46    489] (I)       doTrackAssignment      : 1
[03/09 20:13:46    489] (I)       dumpBookshelfFiles     : 0
[03/09 20:13:46    489] (I)       numThreads             : 1
[03/09 20:13:46    489] [NR-eagl] honorMsvRouteConstraint: false
[03/09 20:13:46    489] (I)       honorPin               : false
[03/09 20:13:46    489] (I)       honorPinGuide          : true
[03/09 20:13:46    489] (I)       honorPartition         : false
[03/09 20:13:46    489] (I)       allowPartitionCrossover: false
[03/09 20:13:46    489] (I)       honorSingleEntry       : true
[03/09 20:13:46    489] (I)       honorSingleEntryStrong : true
[03/09 20:13:46    489] (I)       handleViaSpacingRule   : false
[03/09 20:13:46    489] (I)       PDConstraint           : none
[03/09 20:13:46    489] (I)       expBetterNDRHandling   : false
[03/09 20:13:46    489] [NR-eagl] honorClockSpecNDR      : 0
[03/09 20:13:46    489] (I)       routingEffortLevel     : 3
[03/09 20:13:46    489] [NR-eagl] minRouteLayer          : 2
[03/09 20:13:46    489] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 20:13:46    489] (I)       numRowsPerGCell        : 1
[03/09 20:13:46    489] (I)       speedUpLargeDesign     : 0
[03/09 20:13:46    489] (I)       speedUpBlkViolationClean: 0
[03/09 20:13:46    489] (I)       multiThreadingTA       : 0
[03/09 20:13:46    489] (I)       blockedPinEscape       : 1
[03/09 20:13:46    489] (I)       blkAwareLayerSwitching : 0
[03/09 20:13:46    489] (I)       betterClockWireModeling: 1
[03/09 20:13:46    489] (I)       punchThroughDistance   : 500.00
[03/09 20:13:46    489] (I)       scenicBound            : 1.15
[03/09 20:13:46    489] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 20:13:46    489] (I)       source-to-sink ratio   : 0.00
[03/09 20:13:46    489] (I)       targetCongestionRatioH : 1.00
[03/09 20:13:46    489] (I)       targetCongestionRatioV : 1.00
[03/09 20:13:46    489] (I)       layerCongestionRatio   : 0.70
[03/09 20:13:46    489] (I)       m1CongestionRatio      : 0.10
[03/09 20:13:46    489] (I)       m2m3CongestionRatio    : 0.70
[03/09 20:13:46    489] (I)       localRouteEffort       : 1.00
[03/09 20:13:46    489] (I)       numSitesBlockedByOneVia: 8.00
[03/09 20:13:46    489] (I)       supplyScaleFactorH     : 1.00
[03/09 20:13:46    489] (I)       supplyScaleFactorV     : 1.00
[03/09 20:13:46    489] (I)       highlight3DOverflowFactor: 0.00
[03/09 20:13:46    489] (I)       doubleCutViaModelingRatio: 0.00
[03/09 20:13:46    489] (I)       blockTrack             : 
[03/09 20:13:46    489] (I)       readTROption           : true
[03/09 20:13:46    489] (I)       extraSpacingBothSide   : false
[03/09 20:13:46    489] [NR-eagl] numTracksPerClockWire  : 0
[03/09 20:13:46    489] (I)       routeSelectedNetsOnly  : false
[03/09 20:13:46    489] (I)       before initializing RouteDB syMemory usage = 1217.3 MB
[03/09 20:13:46    489] (I)       starting read tracks
[03/09 20:13:46    489] (I)       build grid graph
[03/09 20:13:46    489] (I)       build grid graph start
[03/09 20:13:46    489] [NR-eagl] Layer1 has no routable track
[03/09 20:13:46    489] [NR-eagl] Layer2 has single uniform track structure
[03/09 20:13:46    489] [NR-eagl] Layer3 has single uniform track structure
[03/09 20:13:46    489] [NR-eagl] Layer4 has single uniform track structure
[03/09 20:13:46    489] [NR-eagl] Layer5 has single uniform track structure
[03/09 20:13:46    489] [NR-eagl] Layer6 has single uniform track structure
[03/09 20:13:46    489] [NR-eagl] Layer7 has single uniform track structure
[03/09 20:13:46    489] [NR-eagl] Layer8 has single uniform track structure
[03/09 20:13:46    489] (I)       build grid graph end
[03/09 20:13:46    489] (I)       Layer1   numNetMinLayer=26749
[03/09 20:13:46    489] (I)       Layer2   numNetMinLayer=0
[03/09 20:13:46    489] (I)       Layer3   numNetMinLayer=0
[03/09 20:13:46    489] (I)       Layer4   numNetMinLayer=0
[03/09 20:13:46    489] (I)       Layer5   numNetMinLayer=0
[03/09 20:13:46    489] (I)       Layer6   numNetMinLayer=0
[03/09 20:13:46    489] (I)       Layer7   numNetMinLayer=0
[03/09 20:13:46    489] (I)       Layer8   numNetMinLayer=0
[03/09 20:13:46    489] (I)       numViaLayers=7
[03/09 20:13:46    489] (I)       end build via table
[03/09 20:13:46    489] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 20:13:46    489] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 20:13:46    489] (I)       readDataFromPlaceDB
[03/09 20:13:46    489] (I)       Read net information..
[03/09 20:13:46    489] [NR-eagl] Read numTotalNets=26749  numIgnoredNets=5
[03/09 20:13:46    489] (I)       Read testcase time = 0.010 seconds
[03/09 20:13:46    489] 
[03/09 20:13:46    489] (I)       totalPins=91673  totalGlobalPin=88235 (96.25%)
[03/09 20:13:46    489] (I)       Model blockage into capacity
[03/09 20:13:46    489] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 20:13:46    489] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 20:13:46    489] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 20:13:46    489] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 20:13:46    489] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 20:13:46    489] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 20:13:46    489] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 20:13:46    489] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 20:13:46    489] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 20:13:46    489] (I)       Modeling time = 0.030 seconds
[03/09 20:13:46    489] 
[03/09 20:13:46    489] (I)       Number of ignored nets = 5
[03/09 20:13:46    489] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 20:13:46    489] (I)       Number of clock nets = 1.  Ignored: No
[03/09 20:13:46    489] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 20:13:46    489] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 20:13:46    489] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 20:13:46    489] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 20:13:46    489] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 20:13:46    489] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 20:13:46    489] (I)       Number of two pin nets which has pins at the same location = 5.  Ignored: Yes
[03/09 20:13:46    489] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 20:13:46    489] (I)       Before initializing earlyGlobalRoute syMemory usage = 1221.6 MB
[03/09 20:13:46    489] (I)       Layer1  viaCost=300.00
[03/09 20:13:46    489] (I)       Layer2  viaCost=100.00
[03/09 20:13:46    489] (I)       Layer3  viaCost=100.00
[03/09 20:13:46    489] (I)       Layer4  viaCost=100.00
[03/09 20:13:46    489] (I)       Layer5  viaCost=100.00
[03/09 20:13:46    489] (I)       Layer6  viaCost=200.00
[03/09 20:13:46    489] (I)       Layer7  viaCost=100.00
[03/09 20:13:46    489] (I)       ---------------------Grid Graph Info--------------------
[03/09 20:13:46    489] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 20:13:46    489] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 20:13:46    489] (I)       Site Width          :   400  (dbu)
[03/09 20:13:46    489] (I)       Row Height          :  3600  (dbu)
[03/09 20:13:46    489] (I)       GCell Width         :  3600  (dbu)
[03/09 20:13:46    489] (I)       GCell Height        :  3600  (dbu)
[03/09 20:13:46    489] (I)       grid                :   266   265     8
[03/09 20:13:46    489] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 20:13:46    489] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 20:13:46    489] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 20:13:46    489] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 20:13:46    489] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 20:13:46    489] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 20:13:46    489] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 20:13:46    489] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 20:13:46    489] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 20:13:46    489] (I)       --------------------------------------------------------
[03/09 20:13:46    489] 
[03/09 20:13:46    489] [NR-eagl] ============ Routing rule table ============
[03/09 20:13:46    490] [NR-eagl] Rule id 0. Nets 26744 
[03/09 20:13:46    490] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 20:13:46    490] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 20:13:46    490] [NR-eagl] ========================================
[03/09 20:13:46    490] [NR-eagl] 
[03/09 20:13:46    490] (I)       After initializing earlyGlobalRoute syMemory usage = 1221.6 MB
[03/09 20:13:46    490] (I)       Loading and dumping file time : 0.24 seconds
[03/09 20:13:46    490] (I)       ============= Initialization =============
[03/09 20:13:46    490] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 20:13:46    490] [NR-eagl] Layer group 1: route 26744 net(s) in layer range [2, 8]
[03/09 20:13:46    490] (I)       ============  Phase 1a Route ============
[03/09 20:13:46    490] (I)       Phase 1a runs 0.09 seconds
[03/09 20:13:46    490] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/09 20:13:46    490] (I)       Usage: 299353 = (140230 H, 159123 V) = (10.07% H, 8.85% V) = (2.524e+05um H, 2.864e+05um V)
[03/09 20:13:46    490] (I)       
[03/09 20:13:46    490] (I)       ============  Phase 1b Route ============
[03/09 20:13:46    490] (I)       Phase 1b runs 0.01 seconds
[03/09 20:13:46    490] (I)       Usage: 299367 = (140236 H, 159131 V) = (10.07% H, 8.85% V) = (2.524e+05um H, 2.864e+05um V)
[03/09 20:13:46    490] (I)       
[03/09 20:13:46    490] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.388606e+05um
[03/09 20:13:46    490] (I)       ============  Phase 1c Route ============
[03/09 20:13:46    490] (I)       Level2 Grid: 54 x 53
[03/09 20:13:46    490] (I)       Phase 1c runs 0.01 seconds
[03/09 20:13:46    490] (I)       Usage: 299367 = (140236 H, 159131 V) = (10.07% H, 8.85% V) = (2.524e+05um H, 2.864e+05um V)
[03/09 20:13:46    490] (I)       
[03/09 20:13:46    490] (I)       ============  Phase 1d Route ============
[03/09 20:13:46    490] (I)       Phase 1d runs 0.05 seconds
[03/09 20:13:46    490] (I)       Usage: 299395 = (140271 H, 159124 V) = (10.07% H, 8.85% V) = (2.525e+05um H, 2.864e+05um V)
[03/09 20:13:46    490] (I)       
[03/09 20:13:46    490] (I)       ============  Phase 1e Route ============
[03/09 20:13:46    490] (I)       Phase 1e runs 0.00 seconds
[03/09 20:13:46    490] (I)       Usage: 299395 = (140271 H, 159124 V) = (10.07% H, 8.85% V) = (2.525e+05um H, 2.864e+05um V)
[03/09 20:13:46    490] (I)       
[03/09 20:13:46    490] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.389110e+05um
[03/09 20:13:46    490] [NR-eagl] 
[03/09 20:13:46    490] (I)       ============  Phase 1l Route ============
[03/09 20:13:46    490] (I)       dpBasedLA: time=0.09  totalOF=4037  totalVia=176148  totalWL=299387  total(Via+WL)=475535 
[03/09 20:13:46    490] (I)       Total Global Routing Runtime: 0.37 seconds
[03/09 20:13:46    490] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[03/09 20:13:46    490] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.11% V
[03/09 20:13:46    490] (I)       
[03/09 20:13:46    490] [NR-eagl] End Peak syMemory usage = 1221.6 MB
[03/09 20:13:46    490] [NR-eagl] Early Global Router Kernel+IO runtime : 0.62 seconds
[03/09 20:13:46    490] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 20:13:46    490] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 20:13:46    490] 
[03/09 20:13:46    490] ** np local hotspot detection info verbose **
[03/09 20:13:46    490] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 20:13:46    490] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 20:13:46    490] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 20:13:46    490] 
[03/09 20:13:46    490] #spOpts: N=65 
[03/09 20:13:46    490] Apply auto density screen in post-place stage.
[03/09 20:13:46    490] Auto density screen increases utilization from 0.521 to 0.521
[03/09 20:13:46    490] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1221.6M
[03/09 20:13:46    490] *** Starting refinePlace (0:08:11 mem=1221.6M) ***
[03/09 20:13:46    490] Total net bbox length = 4.441e+05 (2.043e+05 2.398e+05) (ext = 2.547e+04)
[03/09 20:13:46    490] default core: bins with density >  0.75 = 9.02 % ( 61 / 676 )
[03/09 20:13:46    490] Density distribution unevenness ratio = 17.764%
[03/09 20:13:46    490] RPlace IncrNP: Rollback Lev = -5
[03/09 20:13:46    490] RPlace: Density =0.952222, incremental np is triggered.
[03/09 20:13:46    490] incr SKP is on..., with optDC mode
[03/09 20:13:46    490] tdgpInitIgnoreNetLoadFix on 
[03/09 20:13:49    493] Congestion driven padding in post-place stage.
[03/09 20:13:49    493] Congestion driven padding increases utilization from 0.717 to 0.718
[03/09 20:13:49    493] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1240.9M
[03/09 20:15:28    592] default core: bins with density >  0.75 = 9.62 % ( 65 / 676 )
[03/09 20:15:28    592] Density distribution unevenness ratio = 17.640%
[03/09 20:15:28    592] RPlace postIncrNP: Density = 0.952222 -> 0.838889.
[03/09 20:15:28    592] RPlace postIncrNP Info: Density distribution changes:
[03/09 20:15:28    592] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:15:28    592] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:15:28    592] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:15:28    592] [0.95 - 1.00] :	 1 (0.15%) -> 0 (0.00%)
[03/09 20:15:28    592] [0.90 - 0.95] :	 5 (0.74%) -> 0 (0.00%)
[03/09 20:15:28    592] [0.85 - 0.90] :	 4 (0.59%) -> 0 (0.00%)
[03/09 20:15:28    592] [0.80 - 0.85] :	 21 (3.11%) -> 18 (2.66%)
[03/09 20:15:28    592] [CPU] RefinePlace/IncrNP (cpu=0:01:42, real=0:01:42, mem=1323.5MB) @(0:08:11 - 0:09:53).
[03/09 20:15:28    592] Move report: incrNP moves 24588 insts, mean move: 10.51 um, max move: 77.60 um
[03/09 20:15:28    592] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1156_0): (437.60, 328.60) --> (376.20, 312.40)
[03/09 20:15:28    592] Move report: Timing Driven Placement moves 24588 insts, mean move: 10.51 um, max move: 77.60 um
[03/09 20:15:28    592] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1156_0): (437.60, 328.60) --> (376.20, 312.40)
[03/09 20:15:28    592] 	Runtime: CPU: 0:01:42 REAL: 0:01:42 MEM: 1323.5MB
[03/09 20:15:28    592] Starting refinePlace ...
[03/09 20:15:29    592] default core: bins with density >  0.75 = 9.62 % ( 65 / 676 )
[03/09 20:15:29    592] Density distribution unevenness ratio = 17.536%
[03/09 20:15:29    593]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:15:29    593] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1323.5MB) @(0:09:53 - 0:09:53).
[03/09 20:15:29    593] Move report: preRPlace moves 2835 insts, mean move: 0.45 um, max move: 4.40 um
[03/09 20:15:29    593] 	Max move on inst (ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/fifo_mux_2_1c/U10): (347.40, 344.80) --> (350.00, 343.00)
[03/09 20:15:29    593] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/09 20:15:29    593] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:15:29    593] Placement tweakage begins.
[03/09 20:15:29    593] wire length = 5.703e+05
[03/09 20:15:31    595] wire length = 5.406e+05
[03/09 20:15:31    595] Placement tweakage ends.
[03/09 20:15:31    595] Move report: tweak moves 2112 insts, mean move: 2.58 um, max move: 14.20 um
[03/09 20:15:31    595] 	Max move on inst (mac_array_instance/FE_OFC810_q_temp_165_): (204.80, 359.20) --> (219.00, 359.20)
[03/09 20:15:31    595] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=1323.5MB) @(0:09:53 - 0:09:55).
[03/09 20:15:32    595] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:15:32    595] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1323.5MB) @(0:09:55 - 0:09:56).
[03/09 20:15:32    595] Move report: Detail placement moves 4417 insts, mean move: 1.45 um, max move: 15.20 um
[03/09 20:15:32    595] 	Max move on inst (mac_array_instance/FE_OFC810_q_temp_165_): (203.80, 359.20) --> (219.00, 359.20)
[03/09 20:15:32    595] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1323.5MB
[03/09 20:15:32    595] Statistics of distance of Instance movement in refine placement:
[03/09 20:15:32    595]   maximum (X+Y) =        77.60 um
[03/09 20:15:32    595]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1156_0) with max move: (437.6, 328.6) -> (376.2, 312.4)
[03/09 20:15:32    595]   mean    (X+Y) =        10.53 um
[03/09 20:15:32    595] Total instances flipped for WireLenOpt: 1408
[03/09 20:15:32    595] Total instances flipped, including legalization: 9
[03/09 20:15:32    595] Summary Report:
[03/09 20:15:32    595] Instances move: 24585 (out of 24617 movable)
[03/09 20:15:32    595] Mean displacement: 10.53 um
[03/09 20:15:32    595] Max displacement: 77.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1156_0) (437.6, 328.6) -> (376.2, 312.4)
[03/09 20:15:32    595] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/09 20:15:32    595] Total instances moved : 24585
[03/09 20:15:32    595] Total net bbox length = 4.330e+05 (1.978e+05 2.352e+05) (ext = 2.416e+04)
[03/09 20:15:32    595] Runtime: CPU: 0:01:45 REAL: 0:01:46 MEM: 1323.5MB
[03/09 20:15:32    595] [CPU] RefinePlace/total (cpu=0:01:45, real=0:01:46, mem=1323.5MB) @(0:08:11 - 0:09:56).
[03/09 20:15:32    595] *** Finished refinePlace (0:09:56 mem=1323.5M) ***
[03/09 20:15:32    595] #spOpts: N=65 
[03/09 20:15:32    595] default core: bins with density >  0.75 = 9.62 % ( 65 / 676 )
[03/09 20:15:32    595] Density distribution unevenness ratio = 17.522%
[03/09 20:15:32    595] Trial Route Overflow 0(H) 0(V)
[03/09 20:15:32    595] Starting congestion repair ...
[03/09 20:15:32    595] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/09 20:15:32    595] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 20:15:32    595] (I)       Reading DB...
[03/09 20:15:32    596] (I)       congestionReportName   : 
[03/09 20:15:32    596] (I)       buildTerm2TermWires    : 1
[03/09 20:15:32    596] (I)       doTrackAssignment      : 1
[03/09 20:15:32    596] (I)       dumpBookshelfFiles     : 0
[03/09 20:15:32    596] (I)       numThreads             : 1
[03/09 20:15:32    596] [NR-eagl] honorMsvRouteConstraint: false
[03/09 20:15:32    596] (I)       honorPin               : false
[03/09 20:15:32    596] (I)       honorPinGuide          : true
[03/09 20:15:32    596] (I)       honorPartition         : false
[03/09 20:15:32    596] (I)       allowPartitionCrossover: false
[03/09 20:15:32    596] (I)       honorSingleEntry       : true
[03/09 20:15:32    596] (I)       honorSingleEntryStrong : true
[03/09 20:15:32    596] (I)       handleViaSpacingRule   : false
[03/09 20:15:32    596] (I)       PDConstraint           : none
[03/09 20:15:32    596] (I)       expBetterNDRHandling   : false
[03/09 20:15:32    596] [NR-eagl] honorClockSpecNDR      : 0
[03/09 20:15:32    596] (I)       routingEffortLevel     : 3
[03/09 20:15:32    596] [NR-eagl] minRouteLayer          : 2
[03/09 20:15:32    596] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 20:15:32    596] (I)       numRowsPerGCell        : 1
[03/09 20:15:32    596] (I)       speedUpLargeDesign     : 0
[03/09 20:15:32    596] (I)       speedUpBlkViolationClean: 0
[03/09 20:15:32    596] (I)       multiThreadingTA       : 0
[03/09 20:15:32    596] (I)       blockedPinEscape       : 1
[03/09 20:15:32    596] (I)       blkAwareLayerSwitching : 0
[03/09 20:15:32    596] (I)       betterClockWireModeling: 1
[03/09 20:15:32    596] (I)       punchThroughDistance   : 500.00
[03/09 20:15:32    596] (I)       scenicBound            : 1.15
[03/09 20:15:32    596] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 20:15:32    596] (I)       source-to-sink ratio   : 0.00
[03/09 20:15:32    596] (I)       targetCongestionRatioH : 1.00
[03/09 20:15:32    596] (I)       targetCongestionRatioV : 1.00
[03/09 20:15:32    596] (I)       layerCongestionRatio   : 0.70
[03/09 20:15:32    596] (I)       m1CongestionRatio      : 0.10
[03/09 20:15:32    596] (I)       m2m3CongestionRatio    : 0.70
[03/09 20:15:32    596] (I)       localRouteEffort       : 1.00
[03/09 20:15:32    596] (I)       numSitesBlockedByOneVia: 8.00
[03/09 20:15:32    596] (I)       supplyScaleFactorH     : 1.00
[03/09 20:15:32    596] (I)       supplyScaleFactorV     : 1.00
[03/09 20:15:32    596] (I)       highlight3DOverflowFactor: 0.00
[03/09 20:15:32    596] (I)       doubleCutViaModelingRatio: 0.00
[03/09 20:15:32    596] (I)       blockTrack             : 
[03/09 20:15:32    596] (I)       readTROption           : true
[03/09 20:15:32    596] (I)       extraSpacingBothSide   : false
[03/09 20:15:32    596] [NR-eagl] numTracksPerClockWire  : 0
[03/09 20:15:32    596] (I)       routeSelectedNetsOnly  : false
[03/09 20:15:32    596] (I)       before initializing RouteDB syMemory usage = 1323.5 MB
[03/09 20:15:32    596] (I)       starting read tracks
[03/09 20:15:32    596] (I)       build grid graph
[03/09 20:15:32    596] (I)       build grid graph start
[03/09 20:15:32    596] [NR-eagl] Layer1 has no routable track
[03/09 20:15:32    596] [NR-eagl] Layer2 has single uniform track structure
[03/09 20:15:32    596] [NR-eagl] Layer3 has single uniform track structure
[03/09 20:15:32    596] [NR-eagl] Layer4 has single uniform track structure
[03/09 20:15:32    596] [NR-eagl] Layer5 has single uniform track structure
[03/09 20:15:32    596] [NR-eagl] Layer6 has single uniform track structure
[03/09 20:15:32    596] [NR-eagl] Layer7 has single uniform track structure
[03/09 20:15:32    596] [NR-eagl] Layer8 has single uniform track structure
[03/09 20:15:32    596] (I)       build grid graph end
[03/09 20:15:32    596] (I)       Layer1   numNetMinLayer=26749
[03/09 20:15:32    596] (I)       Layer2   numNetMinLayer=0
[03/09 20:15:32    596] (I)       Layer3   numNetMinLayer=0
[03/09 20:15:32    596] (I)       Layer4   numNetMinLayer=0
[03/09 20:15:32    596] (I)       Layer5   numNetMinLayer=0
[03/09 20:15:32    596] (I)       Layer6   numNetMinLayer=0
[03/09 20:15:32    596] (I)       Layer7   numNetMinLayer=0
[03/09 20:15:32    596] (I)       Layer8   numNetMinLayer=0
[03/09 20:15:32    596] (I)       numViaLayers=7
[03/09 20:15:32    596] (I)       end build via table
[03/09 20:15:32    596] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 20:15:32    596] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 20:15:32    596] (I)       readDataFromPlaceDB
[03/09 20:15:32    596] (I)       Read net information..
[03/09 20:15:32    596] [NR-eagl] Read numTotalNets=26749  numIgnoredNets=0
[03/09 20:15:32    596] (I)       Read testcase time = 0.010 seconds
[03/09 20:15:32    596] 
[03/09 20:15:32    596] (I)       totalPins=91683  totalGlobalPin=90018 (98.18%)
[03/09 20:15:32    596] (I)       Model blockage into capacity
[03/09 20:15:32    596] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 20:15:32    596] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 20:15:32    596] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 20:15:32    596] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 20:15:32    596] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 20:15:32    596] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 20:15:32    596] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 20:15:32    596] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 20:15:32    596] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 20:15:32    596] (I)       Modeling time = 0.020 seconds
[03/09 20:15:32    596] 
[03/09 20:15:32    596] (I)       Number of ignored nets = 0
[03/09 20:15:32    596] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 20:15:32    596] (I)       Number of clock nets = 1.  Ignored: No
[03/09 20:15:32    596] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 20:15:32    596] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 20:15:32    596] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 20:15:32    596] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 20:15:32    596] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 20:15:32    596] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 20:15:32    596] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 20:15:32    596] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 20:15:32    596] (I)       Before initializing earlyGlobalRoute syMemory usage = 1323.5 MB
[03/09 20:15:32    596] (I)       Layer1  viaCost=300.00
[03/09 20:15:32    596] (I)       Layer2  viaCost=100.00
[03/09 20:15:32    596] (I)       Layer3  viaCost=100.00
[03/09 20:15:32    596] (I)       Layer4  viaCost=100.00
[03/09 20:15:32    596] (I)       Layer5  viaCost=100.00
[03/09 20:15:32    596] (I)       Layer6  viaCost=200.00
[03/09 20:15:32    596] (I)       Layer7  viaCost=100.00
[03/09 20:15:32    596] (I)       ---------------------Grid Graph Info--------------------
[03/09 20:15:32    596] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 20:15:32    596] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 20:15:32    596] (I)       Site Width          :   400  (dbu)
[03/09 20:15:32    596] (I)       Row Height          :  3600  (dbu)
[03/09 20:15:32    596] (I)       GCell Width         :  3600  (dbu)
[03/09 20:15:32    596] (I)       GCell Height        :  3600  (dbu)
[03/09 20:15:32    596] (I)       grid                :   266   265     8
[03/09 20:15:32    596] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 20:15:32    596] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 20:15:32    596] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 20:15:32    596] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 20:15:32    596] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 20:15:32    596] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 20:15:32    596] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 20:15:32    596] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 20:15:32    596] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 20:15:32    596] (I)       --------------------------------------------------------
[03/09 20:15:32    596] 
[03/09 20:15:32    596] [NR-eagl] ============ Routing rule table ============
[03/09 20:15:32    596] [NR-eagl] Rule id 0. Nets 26749 
[03/09 20:15:32    596] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 20:15:32    596] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 20:15:32    596] [NR-eagl] ========================================
[03/09 20:15:32    596] [NR-eagl] 
[03/09 20:15:32    596] (I)       After initializing earlyGlobalRoute syMemory usage = 1323.5 MB
[03/09 20:15:32    596] (I)       Loading and dumping file time : 0.24 seconds
[03/09 20:15:32    596] (I)       ============= Initialization =============
[03/09 20:15:32    596] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 20:15:32    596] [NR-eagl] Layer group 1: route 26749 net(s) in layer range [2, 8]
[03/09 20:15:32    596] (I)       ============  Phase 1a Route ============
[03/09 20:15:32    596] (I)       Phase 1a runs 0.09 seconds
[03/09 20:15:32    596] (I)       Usage: 291603 = (135827 H, 155776 V) = (9.75% H, 8.67% V) = (2.445e+05um H, 2.804e+05um V)
[03/09 20:15:32    596] (I)       
[03/09 20:15:32    596] (I)       ============  Phase 1b Route ============
[03/09 20:15:32    596] (I)       Usage: 291603 = (135827 H, 155776 V) = (9.75% H, 8.67% V) = (2.445e+05um H, 2.804e+05um V)
[03/09 20:15:32    596] (I)       
[03/09 20:15:32    596] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.248854e+05um
[03/09 20:15:32    596] (I)       ============  Phase 1c Route ============
[03/09 20:15:32    596] (I)       Usage: 291603 = (135827 H, 155776 V) = (9.75% H, 8.67% V) = (2.445e+05um H, 2.804e+05um V)
[03/09 20:15:32    596] (I)       
[03/09 20:15:32    596] (I)       ============  Phase 1d Route ============
[03/09 20:15:32    596] (I)       Usage: 291603 = (135827 H, 155776 V) = (9.75% H, 8.67% V) = (2.445e+05um H, 2.804e+05um V)
[03/09 20:15:32    596] (I)       
[03/09 20:15:32    596] (I)       ============  Phase 1e Route ============
[03/09 20:15:32    596] (I)       Phase 1e runs 0.00 seconds
[03/09 20:15:32    596] (I)       Usage: 291603 = (135827 H, 155776 V) = (9.75% H, 8.67% V) = (2.445e+05um H, 2.804e+05um V)
[03/09 20:15:32    596] (I)       
[03/09 20:15:32    596] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.248854e+05um
[03/09 20:15:32    596] [NR-eagl] 
[03/09 20:15:32    596] (I)       ============  Phase 1l Route ============
[03/09 20:15:32    596] (I)       dpBasedLA: time=0.09  totalOF=2285  totalVia=176653  totalWL=291601  total(Via+WL)=468254 
[03/09 20:15:32    596] (I)       Total Global Routing Runtime: 0.28 seconds
[03/09 20:15:32    596] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 20:15:32    596] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 20:15:32    596] (I)       
[03/09 20:15:32    596] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 20:15:32    596] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 20:15:32    596] 
[03/09 20:15:32    596] ** np local hotspot detection info verbose **
[03/09 20:15:32    596] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 20:15:32    596] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 20:15:32    596] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 20:15:32    596] 
[03/09 20:15:32    596] describeCongestion: hCong = 0.00 vCong = 0.00
[03/09 20:15:32    596] Skipped repairing congestion.
[03/09 20:15:32    596] (I)       ============= track Assignment ============
[03/09 20:15:32    596] (I)       extract Global 3D Wires
[03/09 20:15:32    596] (I)       Extract Global WL : time=0.01
[03/09 20:15:32    596] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 20:15:32    596] (I)       Initialization real time=0.01 seconds
[03/09 20:15:33    596] (I)       Kernel real time=0.33 seconds
[03/09 20:15:33    596] (I)       End Greedy Track Assignment
[03/09 20:15:33    596] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 91440
[03/09 20:15:33    596] [NR-eagl] Layer2(M2)(V) length: 2.030275e+05um, number of vias: 134444
[03/09 20:15:33    596] [NR-eagl] Layer3(M3)(H) length: 2.235053e+05um, number of vias: 6546
[03/09 20:15:33    596] [NR-eagl] Layer4(M4)(V) length: 6.688299e+04um, number of vias: 2807
[03/09 20:15:33    596] [NR-eagl] Layer5(M5)(H) length: 2.869543e+04um, number of vias: 1620
[03/09 20:15:33    596] [NR-eagl] Layer6(M6)(V) length: 1.914385e+04um, number of vias: 4
[03/09 20:15:33    596] [NR-eagl] Layer7(M7)(H) length: 1.600000e+00um, number of vias: 2
[03/09 20:15:33    596] [NR-eagl] Layer8(M8)(V) length: 7.120000e+01um, number of vias: 0
[03/09 20:15:33    596] [NR-eagl] Total length: 5.413279e+05um, number of vias: 236863
[03/09 20:15:33    597] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[03/09 20:15:33    597] Start to check current routing status for nets...
[03/09 20:15:33    597] Using hname+ instead name for net compare
[03/09 20:15:33    597] All nets are already routed correctly.
[03/09 20:15:33    597] End to check current routing status for nets (mem=1182.9M)
[03/09 20:15:33    597] Extraction called for design 'core' of instances=24617 and nets=27006 using extraction engine 'preRoute' .
[03/09 20:15:33    597] PreRoute RC Extraction called for design core.
[03/09 20:15:33    597] RC Extraction called in multi-corner(2) mode.
[03/09 20:15:33    597] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 20:15:33    597] RCMode: PreRoute
[03/09 20:15:33    597]       RC Corner Indexes            0       1   
[03/09 20:15:33    597] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 20:15:33    597] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 20:15:33    597] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 20:15:33    597] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 20:15:33    597] Shrink Factor                : 1.00000
[03/09 20:15:33    597] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 20:15:33    597] Using capacitance table file ...
[03/09 20:15:33    597] Updating RC grid for preRoute extraction ...
[03/09 20:15:33    597] Initializing multi-corner capacitance tables ... 
[03/09 20:15:33    597] Initializing multi-corner resistance tables ...
[03/09 20:15:33    597] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1182.871M)
[03/09 20:15:34    598] Compute RC Scale Done ...
[03/09 20:15:34    598] **optDesign ... cpu = 0:08:40, real = 0:08:40, mem = 1176.1M, totSessionCpu=0:09:58 **
[03/09 20:15:34    598] Include MVT Delays for Hold Opt
[03/09 20:15:35    598] #################################################################################
[03/09 20:15:35    598] # Design Stage: PreRoute
[03/09 20:15:35    598] # Design Name: core
[03/09 20:15:35    598] # Design Mode: 65nm
[03/09 20:15:35    598] # Analysis Mode: MMMC Non-OCV 
[03/09 20:15:35    598] # Parasitics Mode: No SPEF/RCDB
[03/09 20:15:35    598] # Signoff Settings: SI Off 
[03/09 20:15:35    598] #################################################################################
[03/09 20:15:35    599] AAE_INFO: 1 threads acquired from CTE.
[03/09 20:15:35    599] Calculate delays in BcWc mode...
[03/09 20:15:36    599] Topological Sorting (CPU = 0:00:00.1, MEM = 1175.8M, InitMEM = 1172.1M)
[03/09 20:15:39    602] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:15:39    602] End delay calculation. (MEM=1249.5 CPU=0:00:03.2 REAL=0:00:03.0)
[03/09 20:15:39    602] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1249.5M) ***
[03/09 20:15:40    604] Leakage Power Opt: re-selecting buf/inv list 
[03/09 20:15:40    604] Summary for sequential cells idenfication: 
[03/09 20:15:40    604] Identified SBFF number: 199
[03/09 20:15:40    604] Identified MBFF number: 0
[03/09 20:15:40    604] Not identified SBFF number: 0
[03/09 20:15:40    604] Not identified MBFF number: 0
[03/09 20:15:40    604] Number of sequential cells which are not FFs: 104
[03/09 20:15:40    604] 
[03/09 20:15:40    604] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:15:40    604] optDesignOneStep: Leakage Power Flow
[03/09 20:15:40    604] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:15:40    604] Begin: GigaOpt DRV Optimization
[03/09 20:15:40    604] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/09 20:15:40    604] Info: 1 clock net  excluded from IPO operation.
[03/09 20:15:40    604] Summary for sequential cells idenfication: 
[03/09 20:15:40    604] Identified SBFF number: 199
[03/09 20:15:40    604] Identified MBFF number: 0
[03/09 20:15:40    604] Not identified SBFF number: 0
[03/09 20:15:40    604] Not identified MBFF number: 0
[03/09 20:15:40    604] Number of sequential cells which are not FFs: 104
[03/09 20:15:40    604] 
[03/09 20:15:40    604] PhyDesignGrid: maxLocalDensity 3.00
[03/09 20:15:40    604] #spOpts: N=65 
[03/09 20:15:40    604] Core basic site is core
[03/09 20:15:40    604] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:15:44    608] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:15:44    608] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 20:15:44    608] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:15:44    608] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 20:15:44    608] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:15:44    608] DEBUG: @coeDRVCandCache::init.
[03/09 20:15:44    608] Info: violation cost 7.738678 (cap = 0.203229, tran = 0.535450, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/09 20:15:44    608] |     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  52.07  |            |           |
[03/09 20:15:46    610] Info: violation cost 2.780069 (cap = 0.000000, tran = 2.780069, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:15:46    610] |     4   |   269   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |         25|          0|         15|  52.09  |   0:00:02.0|    1347.9M|
[03/09 20:15:46    610] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:15:46    610] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          4|  52.09  |   0:00:00.0|    1347.9M|
[03/09 20:15:46    610] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:15:46    610] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  52.09  |   0:00:00.0|    1347.9M|
[03/09 20:15:46    610] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:15:46    610] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:15:46    610] 0 Ndr or Layer constraints added by optimization 
[03/09 20:15:46    610] **** End NDR-Layer Usage Statistics ****
[03/09 20:15:46    610] 
[03/09 20:15:46    610] *** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1347.9M) ***
[03/09 20:15:46    610] 
[03/09 20:15:46    610] *** Starting refinePlace (0:10:11 mem=1379.9M) ***
[03/09 20:15:46    610] Total net bbox length = 4.355e+05 (1.998e+05 2.358e+05) (ext = 2.416e+04)
[03/09 20:15:47    610] default core: bins with density >  0.75 = 9.62 % ( 65 / 676 )
[03/09 20:15:47    610] Density distribution unevenness ratio = 17.609%
[03/09 20:15:47    610] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1379.9MB) @(0:10:11 - 0:10:11).
[03/09 20:15:47    610] Starting refinePlace ...
[03/09 20:15:47    610] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:15:47    610] default core: bins with density >  0.75 = 9.62 % ( 65 / 676 )
[03/09 20:15:47    610] Density distribution unevenness ratio = 17.509%
[03/09 20:15:47    610]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:15:47    610] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1379.9MB) @(0:10:11 - 0:10:11).
[03/09 20:15:47    610] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:15:47    610] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:15:47    610] Move report: legalization moves 24 insts, mean move: 1.23 um, max move: 3.60 um
[03/09 20:15:47    610] 	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/FE_OFC1440_rd_ptr_0_): (235.20, 301.60) --> (235.20, 298.00)
[03/09 20:15:47    610] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1379.9MB) @(0:10:11 - 0:10:11).
[03/09 20:15:47    610] Move report: Detail placement moves 24 insts, mean move: 1.23 um, max move: 3.60 um
[03/09 20:15:47    610] 	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/FE_OFC1440_rd_ptr_0_): (235.20, 301.60) --> (235.20, 298.00)
[03/09 20:15:47    610] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1379.9MB
[03/09 20:15:47    610] Statistics of distance of Instance movement in refine placement:
[03/09 20:15:47    610]   maximum (X+Y) =         3.60 um
[03/09 20:15:47    610]   inst (ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/FE_OFC1440_rd_ptr_0_) with max move: (235.2, 301.6) -> (235.2, 298)
[03/09 20:15:47    610]   mean    (X+Y) =         1.23 um
[03/09 20:15:47    610] Summary Report:
[03/09 20:15:47    610] Instances move: 24 (out of 24642 movable)
[03/09 20:15:47    610] Mean displacement: 1.23 um
[03/09 20:15:47    610] Max displacement: 3.60 um (Instance: ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/FE_OFC1440_rd_ptr_0_) (235.2, 301.6) -> (235.2, 298)
[03/09 20:15:47    610] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/09 20:15:47    610] Total instances moved : 24
[03/09 20:15:47    610] Total net bbox length = 4.355e+05 (1.998e+05 2.358e+05) (ext = 2.416e+04)
[03/09 20:15:47    610] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1379.9MB
[03/09 20:15:47    610] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1379.9MB) @(0:10:11 - 0:10:11).
[03/09 20:15:47    610] *** Finished refinePlace (0:10:11 mem=1379.9M) ***
[03/09 20:15:47    611] Finished re-routing un-routed nets (0:00:00.0 1379.9M)
[03/09 20:15:47    611] 
[03/09 20:15:47    611] 
[03/09 20:15:47    611] Density : 0.5209
[03/09 20:15:47    611] Max route overflow : 0.0000
[03/09 20:15:47    611] 
[03/09 20:15:47    611] 
[03/09 20:15:47    611] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1379.9M) ***
[03/09 20:15:47    611] DEBUG: @coeDRVCandCache::cleanup.
[03/09 20:15:47    611] End: GigaOpt DRV Optimization
[03/09 20:15:47    611] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/09 20:15:47    611] Leakage Power Opt: resetting the buf/inv selection
[03/09 20:15:47    611] ** Profile ** Start :  cpu=0:00:00.0, mem=1201.3M
[03/09 20:15:47    611] ** Profile ** Other data :  cpu=0:00:00.1, mem=1201.3M
[03/09 20:15:47    611] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1211.3M
[03/09 20:15:48    612] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1211.3M
[03/09 20:15:48    612] 
------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1201.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.081  | -1.081  | -0.583  |
|           TNS (ns):| -1235.8 | -1168.5 | -78.206 |
|    Violating Paths:|  2210   |  1866   |   474   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.087%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1211.3M
[03/09 20:15:48    612] **optDesign ... cpu = 0:08:53, real = 0:08:54, mem = 1201.3M, totSessionCpu=0:10:12 **
[03/09 20:15:48    612] *** Timing NOT met, worst failing slack is -1.081
[03/09 20:15:48    612] *** Check timing (0:00:00.0)
[03/09 20:15:48    612] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:15:48    612] optDesignOneStep: Leakage Power Flow
[03/09 20:15:48    612] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:15:48    612] Begin: GigaOpt Optimization in WNS mode
[03/09 20:15:48    612] Info: 1 clock net  excluded from IPO operation.
[03/09 20:15:48    612] PhyDesignGrid: maxLocalDensity 1.00
[03/09 20:15:48    612] #spOpts: N=65 
[03/09 20:15:51    615] *info: 1 clock net excluded
[03/09 20:15:51    615] *info: 2 special nets excluded.
[03/09 20:15:51    615] *info: 257 no-driver nets excluded.
[03/09 20:15:52    616] ** GigaOpt Optimizer WNS Slack -1.081 TNS Slack -1235.845 Density 52.09
[03/09 20:15:52    616] Optimizer WNS Pass 0
[03/09 20:15:52    616] Active Path Group: reg2reg  
[03/09 20:15:52    616] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:15:52    616] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:15:52    616] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:15:52    616] |  -1.081|   -1.081|-1168.474|-1235.845|    52.09%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 20:15:53    616] |  -1.064|   -1.064|-1164.787|-1232.159|    52.09%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/09 20:15:53    617] |  -1.056|   -1.056|-1163.830|-1231.201|    52.10%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/09 20:15:53    617] |  -1.044|   -1.044|-1161.450|-1228.821|    52.10%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D   |
[03/09 20:15:54    618] |  -1.036|   -1.036|-1156.600|-1223.971|    52.10%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 20:15:55    618] |  -1.028|   -1.028|-1146.422|-1213.794|    52.11%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:15:55    619] |  -1.025|   -1.025|-1141.464|-1208.835|    52.11%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/09 20:15:55    619] |  -1.020|   -1.020|-1140.707|-1208.078|    52.11%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/09 20:15:56    620] |  -1.013|   -1.013|-1138.679|-1206.050|    52.12%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/09 20:15:57    621] |  -1.011|   -1.011|-1132.226|-1199.598|    52.13%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_/D   |
[03/09 20:15:57    621] |  -1.010|   -1.010|-1131.221|-1198.593|    52.13%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_/D   |
[03/09 20:15:58    621] |  -1.003|   -1.003|-1130.569|-1197.940|    52.14%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
[03/09 20:15:58    622] |  -1.002|   -1.002|-1125.709|-1193.081|    52.14%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/09 20:15:58    622] |  -0.994|   -0.994|-1124.711|-1192.083|    52.15%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
[03/09 20:15:59    623] |  -0.994|   -0.994|-1120.275|-1187.646|    52.16%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:15:59    623] |  -0.988|   -0.988|-1119.258|-1186.630|    52.17%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:00    624] |  -0.985|   -0.985|-1115.491|-1182.863|    52.18%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:01    624] |  -0.980|   -0.980|-1112.375|-1179.746|    52.19%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:02    625] |  -0.977|   -0.977|-1106.258|-1173.629|    52.21%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/09 20:16:02    626] |  -0.973|   -0.973|-1103.851|-1171.223|    52.21%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:03    627] |  -0.973|   -0.973|-1100.448|-1167.819|    52.23%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:03    627] |  -0.973|   -0.973|-1099.908|-1167.280|    52.24%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:03    627] |  -0.965|   -0.965|-1099.736|-1167.108|    52.24%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
[03/09 20:16:04    628] |  -0.965|   -0.965|-1095.267|-1162.639|    52.27%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
[03/09 20:16:05    628] |  -0.963|   -0.963|-1090.811|-1158.182|    52.27%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
[03/09 20:16:05    629] |  -0.956|   -0.956|-1089.629|-1157.000|    52.28%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
[03/09 20:16:06    630] |  -0.956|   -0.956|-1083.014|-1150.386|    52.31%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:06    630] |  -0.955|   -0.955|-1081.218|-1148.589|    52.32%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:07    630] |  -0.955|   -0.955|-1080.641|-1148.013|    52.32%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:07    630] |  -0.954|   -0.954|-1080.077|-1147.449|    52.32%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:07    631] |  -0.947|   -0.947|-1078.328|-1145.700|    52.33%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:08    632] |  -0.945|   -0.945|-1071.070|-1138.442|    52.36%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:08    632] |  -0.945|   -0.945|-1068.634|-1136.005|    52.37%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:08    632] |  -0.938|   -0.938|-1067.663|-1135.035|    52.38%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:09    633] |  -0.938|   -0.938|-1062.136|-1129.507|    52.41%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:10    633] |  -0.938|   -0.938|-1060.604|-1127.975|    52.42%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:10    634] |  -0.931|   -0.931|-1060.104|-1127.476|    52.43%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 20:16:11    635] |  -0.931|   -0.931|-1054.430|-1121.802|    52.46%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:11    635] |  -0.931|   -0.931|-1053.967|-1121.338|    52.46%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:11    635] |  -0.924|   -0.924|-1053.161|-1120.532|    52.47%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:13    636] |  -0.923|   -0.923|-1048.003|-1115.375|    52.50%|   0:00:02.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:16:13    636] |  -0.923|   -0.923|-1046.237|-1113.609|    52.50%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:16:13    637] |  -0.919|   -0.919|-1045.204|-1112.576|    52.52%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/09 20:16:14    638] |  -0.917|   -0.917|-1042.031|-1109.402|    52.54%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:14    638] |  -0.917|   -0.917|-1039.647|-1107.018|    52.55%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:14    638] |  -0.914|   -0.914|-1038.990|-1106.362|    52.56%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:15    639] |  -0.914|   -0.914|-1037.204|-1104.575|    52.57%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:15    639] |  -0.914|   -0.914|-1037.163|-1104.535|    52.58%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:15    639] |  -0.910|   -0.910|-1036.714|-1104.085|    52.58%|   0:00:00.0| 1335.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:16    640] |  -0.910|   -0.910|-1033.574|-1100.946|    52.60%|   0:00:01.0| 1335.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:16    640] |  -0.910|   -0.910|-1033.105|-1100.476|    52.61%|   0:00:00.0| 1335.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/09 20:16:17    640] |  -0.908|   -0.908|-1032.460|-1099.831|    52.63%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
[03/09 20:16:17    641] |  -0.908|   -0.908|-1030.927|-1098.299|    52.64%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
[03/09 20:16:17    641] |  -0.903|   -0.903|-1030.896|-1098.267|    52.64%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/09 20:16:18    642] |  -0.903|   -0.903|-1026.700|-1094.071|    52.66%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 20:16:19    642] |  -0.903|   -0.903|-1026.521|-1093.892|    52.67%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 20:16:19    642] |  -0.900|   -0.900|-1025.005|-1092.377|    52.69%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:19    643] |  -0.900|   -0.900|-1023.851|-1091.223|    52.71%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:20    643] |  -0.900|   -0.900|-1023.529|-1090.901|    52.71%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:20    643] |  -0.899|   -0.899|-1023.251|-1090.622|    52.72%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/09 20:16:20    644] |  -0.899|   -0.899|-1022.630|-1090.001|    52.73%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/09 20:16:20    644] |  -0.898|   -0.898|-1022.253|-1089.625|    52.73%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:16:21    644] |  -0.898|   -0.898|-1021.895|-1089.266|    52.74%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:16:21    644] |  -0.898|   -0.898|-1021.814|-1089.186|    52.74%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:16:21    644] |  -0.897|   -0.897|-1021.253|-1088.625|    52.75%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:21    645] |  -0.897|   -0.897|-1020.717|-1088.089|    52.76%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:21    645] |  -0.897|   -0.897|-1020.635|-1088.007|    52.76%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:21    645] |  -0.894|   -0.894|-1020.599|-1087.970|    52.76%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:22    645] |  -0.894|   -0.894|-1019.273|-1086.645|    52.78%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:22    645] |  -0.894|   -0.894|-1019.260|-1086.631|    52.78%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:22    646] |  -0.891|   -0.891|-1018.794|-1086.165|    52.79%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 20:16:23    646] |  -0.891|   -0.891|-1017.193|-1084.564|    52.80%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 20:16:23    646] |  -0.891|   -0.891|-1017.123|-1084.495|    52.81%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 20:16:24    647] |  -0.890|   -0.890|-1016.324|-1083.695|    52.81%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:24    648] |  -0.890|   -0.890|-1016.061|-1083.432|    52.82%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:24    648] |  -0.888|   -0.888|-1015.616|-1082.987|    52.83%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
[03/09 20:16:25    648] |  -0.888|   -0.888|-1014.733|-1082.104|    52.84%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
[03/09 20:16:25    648] |  -0.888|   -0.888|-1014.639|-1082.011|    52.84%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
[03/09 20:16:25    649] |  -0.886|   -0.886|-1014.864|-1082.235|    52.85%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
[03/09 20:16:25    649] |  -0.886|   -0.886|-1014.090|-1081.462|    52.85%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/09 20:16:26    649] |  -0.886|   -0.886|-1014.061|-1081.433|    52.86%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/09 20:16:26    650] |  -0.884|   -0.884|-1012.820|-1080.192|    52.87%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
[03/09 20:16:26    650] |  -0.885|   -0.885|-1011.971|-1079.343|    52.88%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
[03/09 20:16:26    650] |  -0.885|   -0.885|-1011.813|-1079.184|    52.88%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
[03/09 20:16:27    650] |  -0.881|   -0.881|-1011.160|-1078.531|    52.90%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/09 20:16:28    651] |  -0.881|   -0.881|-1008.487|-1075.858|    52.91%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/09 20:16:28    651] |  -0.881|   -0.881|-1008.329|-1075.700|    52.91%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/09 20:16:28    652] |  -0.877|   -0.877|-1007.617|-1074.989|    52.93%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:16:29    653] |  -0.877|   -0.877|-1006.344|-1073.715|    52.95%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:16:29    653] |  -0.877|   -0.877|-1006.249|-1073.620|    52.95%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:16:30    654] |  -0.876|   -0.876|-1004.297|-1071.669|    52.99%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:30    654] |  -0.876|   -0.876|-1004.174|-1071.546|    52.99%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:30    654] |  -0.876|   -0.876|-1004.093|-1071.464|    52.99%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
[03/09 20:16:31    655] |  -0.875|   -0.875|-1002.430|-1069.802|    53.01%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:31    655] |  -0.875|   -0.875|-1001.998|-1069.369|    53.02%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:31    655] |  -0.875|   -0.875|-1001.844|-1069.215|    53.02%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:32    655] |  -0.873|   -0.873|-1001.597|-1068.968|    53.03%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/09 20:16:32    656] |  -0.871|   -0.871|-1000.642|-1068.013|    53.04%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:33    656] |  -0.871|   -0.871|-1000.382|-1067.753|    53.05%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:33    656] |  -0.871|   -0.871|-1000.318|-1067.690|    53.05%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:33    657] |  -0.870|   -0.870|-1000.074|-1067.445|    53.08%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/09 20:16:34    657] |  -0.870|   -0.870| -999.675|-1067.047|    53.08%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/09 20:16:34    657] |  -0.869|   -0.869| -999.129|-1066.500|    53.09%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 20:16:34    658] |  -0.869|   -0.869| -998.499|-1065.870|    53.10%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 20:16:34    658] |  -0.869|   -0.869| -998.498|-1065.870|    53.10%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 20:16:35    658] |  -0.868|   -0.868| -997.838|-1065.209|    53.11%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 20:16:35    659] |  -0.864|   -0.864| -997.089|-1064.460|    53.12%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:16:38    661] |  -0.864|   -0.864| -994.076|-1061.448|    53.14%|   0:00:03.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:16:38    662] |  -0.860|   -0.860| -993.030|-1060.402|    53.15%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:16:42    666] |  -0.858|   -0.858| -990.117|-1057.488|    53.18%|   0:00:04.0| 1338.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:16:43    666] |  -0.857|   -0.857| -988.686|-1056.057|    53.20%|   0:00:01.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
[03/09 20:16:45    668] |  -0.856|   -0.856| -987.184|-1054.556|    53.22%|   0:00:02.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/09 20:16:46    669] |  -0.854|   -0.854| -986.291|-1053.662|    53.23%|   0:00:01.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:47    670] |  -0.854|   -0.854| -985.535|-1052.907|    53.24%|   0:00:01.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/09 20:16:47    671] |  -0.852|   -0.852| -985.014|-1052.385|    53.25%|   0:00:00.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/09 20:16:49    672] |  -0.851|   -0.851| -983.570|-1050.942|    53.26%|   0:00:02.0| 1341.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:16:51    674] |  -0.848|   -0.848| -981.701|-1049.072|    53.28%|   0:00:02.0| 1341.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
[03/09 20:16:53    677] |  -0.847|   -0.847| -980.661|-1048.033|    53.30%|   0:00:02.0| 1341.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:16:56    680] |  -0.846|   -0.846| -980.052|-1047.424|    53.32%|   0:00:03.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/09 20:16:59    682] |  -0.843|   -0.843| -978.560|-1045.932|    53.34%|   0:00:03.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/09 20:17:00    684] |  -0.842|   -0.842| -977.390|-1044.762|    53.35%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/09 20:17:01    685] |  -0.841|   -0.841| -976.561|-1043.932|    53.36%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:17:03    687] |  -0.840|   -0.840| -975.114|-1042.486|    53.38%|   0:00:02.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
[03/09 20:17:09    693] |  -0.838|   -0.838| -973.454|-1040.826|    53.39%|   0:00:06.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/09 20:17:11    695] |  -0.837|   -0.837| -971.303|-1038.674|    53.42%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:17:12    696] |  -0.836|   -0.836| -970.585|-1037.957|    53.43%|   0:00:01.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:17:14    698] |  -0.835|   -0.835| -969.525|-1036.896|    53.44%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
[03/09 20:17:16    700] |  -0.834|   -0.834| -968.833|-1036.204|    53.46%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 20:17:20    703] |  -0.832|   -0.832| -967.816|-1035.188|    53.48%|   0:00:04.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:17:22    706] |  -0.833|   -0.833| -966.934|-1034.305|    53.51%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
[03/09 20:17:23    706] |  -0.831|   -0.831| -967.023|-1034.395|    53.51%|   0:00:01.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:17:27    711] |  -0.830|   -0.830| -966.070|-1033.441|    53.53%|   0:00:04.0| 1346.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 20:17:31    715] |  -0.829|   -0.829| -964.374|-1031.745|    53.54%|   0:00:04.0| 1347.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_/D   |
[03/09 20:17:33    717] |  -0.827|   -0.827| -962.802|-1030.173|    53.56%|   0:00:02.0| 1347.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:17:36    720] |  -0.826|   -0.826| -960.143|-1027.515|    53.58%|   0:00:03.0| 1349.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 20:17:39    723] |  -0.825|   -0.825| -959.599|-1026.970|    53.60%|   0:00:03.0| 1349.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:17:42    725] |  -0.824|   -0.824| -958.506|-1025.877|    53.62%|   0:00:03.0| 1350.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:17:45    728] |  -0.823|   -0.823| -957.280|-1024.651|    53.63%|   0:00:03.0| 1350.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/09 20:17:47    730] |  -0.822|   -0.822| -955.330|-1022.702|    53.64%|   0:00:02.0| 1350.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:17:49    732] |  -0.822|   -0.822| -954.961|-1022.333|    53.64%|   0:00:02.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/09 20:17:52    736] |  -0.820|   -0.820| -954.532|-1021.904|    53.66%|   0:00:03.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/09 20:17:56    739] |  -0.819|   -0.819| -953.348|-1020.719|    53.68%|   0:00:04.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:02    746] |  -0.818|   -0.818| -952.855|-1020.226|    53.71%|   0:00:06.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 20:18:06    749] |  -0.817|   -0.817| -951.573|-1018.945|    53.72%|   0:00:04.0| 1353.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:18:09    752] |  -0.816|   -0.816| -950.790|-1018.161|    53.73%|   0:00:03.0| 1354.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 20:18:13    756] |  -0.816|   -0.816| -950.370|-1017.742|    53.73%|   0:00:04.0| 1354.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:18:16    760] |  -0.815|   -0.815| -949.715|-1017.087|    53.74%|   0:00:03.0| 1354.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/09 20:18:19    762] |  -0.814|   -0.814| -949.167|-1016.539|    53.74%|   0:00:03.0| 1355.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:18:24    767] |  -0.813|   -0.813| -947.491|-1014.863|    53.76%|   0:00:05.0| 1355.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:27    771] |  -0.812|   -0.812| -947.119|-1014.490|    53.77%|   0:00:03.0| 1355.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:31    774] |  -0.812|   -0.812| -946.561|-1013.932|    53.78%|   0:00:04.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:32    776] |  -0.812|   -0.812| -946.110|-1013.481|    53.79%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:34    777] |  -0.812|   -0.812| -944.843|-1012.214|    53.90%|   0:00:02.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:18:35    779] |  -0.809|   -0.809| -943.729|-1011.101|    53.94%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:18:37    781] |  -0.808|   -0.808| -942.273|-1009.644|    53.96%|   0:00:02.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:18:39    782] |  -0.807|   -0.807| -941.963|-1009.334|    53.96%|   0:00:02.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:40    784] |  -0.806|   -0.806| -941.356|-1008.727|    53.97%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:43    786] |  -0.806|   -0.806| -941.025|-1008.396|    53.98%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:44    788] |  -0.805|   -0.805| -939.997|-1007.368|    54.11%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:47    790] |  -0.806|   -0.806| -939.526|-1006.897|    54.12%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:47    791] |  -0.804|   -0.804| -939.168|-1006.539|    54.12%|   0:00:00.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/09 20:18:48    792] |  -0.802|   -0.802| -938.234|-1005.605|    54.13%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:18:51    795] |  -0.801|   -0.801| -935.537|-1002.908|    54.15%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:54    797] |  -0.800|   -0.800| -934.602|-1001.974|    54.16%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:18:58    801] |  -0.799|   -0.799| -933.245|-1000.616|    54.17%|   0:00:04.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:02    806] |  -0.799|   -0.799| -932.807|-1000.178|    54.18%|   0:00:04.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
[03/09 20:19:07    810] |  -0.798|   -0.798| -932.061| -999.433|    54.19%|   0:00:05.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:15    818] |  -0.798|   -0.798| -930.917| -998.289|    54.20%|   0:00:08.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:19    823] |  -0.797|   -0.797| -930.595| -997.967|    54.21%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:22    825] |  -0.797|   -0.797| -929.789| -997.160|    54.21%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:23    826] |  -0.797|   -0.797| -929.158| -996.530|    54.21%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:24    828] |  -0.797|   -0.797| -927.700| -995.071|    54.35%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:25    829] |  -0.795|   -0.795| -927.331| -994.703|    54.37%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:19:27    830] |  -0.794|   -0.794| -926.924| -994.295|    54.38%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:19:28    831] |  -0.793|   -0.793| -925.971| -993.342|    54.39%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:31    834] |  -0.793|   -0.793| -925.396| -992.768|    54.41%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:19:35    839] |  -0.792|   -0.792| -924.547| -991.918|    54.42%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:38    842] |  -0.792|   -0.792| -924.131| -991.503|    54.43%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:39    842] |  -0.792|   -0.792| -923.949| -991.321|    54.43%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:39    842] |  -0.792|   -0.792| -923.931| -991.302|    54.43%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:40    844] |  -0.792|   -0.792| -923.110| -990.482|    54.51%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/09 20:19:41    844] |  -0.791|   -0.791| -922.882| -990.254|    54.53%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:19:44    847] |  -0.791|   -0.791| -922.499| -989.871|    54.55%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:19:47    850] |  -0.791|   -0.791| -922.347| -989.719|    54.55%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:19:47    851] |  -0.790|   -0.790| -921.969| -989.340|    54.59%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:48    852] |  -0.789|   -0.789| -921.396| -988.768|    54.61%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:50    854] |  -0.789|   -0.789| -920.142| -987.513|    54.62%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:53    856] |  -0.789|   -0.789| -919.720| -987.091|    54.63%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:53    856] |  -0.788|   -0.788| -919.643| -987.015|    54.63%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:19:57    861] |  -0.786|   -0.786| -919.372| -986.744|    54.64%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:20:05    869] |  -0.785|   -0.785| -918.750| -986.121|    54.65%|   0:00:08.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:15    878] |  -0.785|   -0.785| -918.076| -985.447|    54.66%|   0:00:10.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:15    879] |  -0.785|   -0.785| -917.979| -985.351|    54.66%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:17    880] |  -0.787|   -0.787| -916.087| -983.459|    54.79%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:20:17    881] |  -0.784|   -0.784| -915.986| -983.358|    54.81%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:20:19    883] |  -0.784|   -0.784| -915.889| -983.261|    54.81%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:20    883] |  -0.784|   -0.784| -915.829| -983.200|    54.81%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:20    883] |  -0.784|   -0.784| -915.675| -983.047|    54.81%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:21    884] |  -0.783|   -0.783| -915.317| -982.688|    54.85%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:24    887] |  -0.783|   -0.783| -915.048| -982.420|    54.86%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:24    888] |  -0.783|   -0.783| -914.954| -982.325|    54.86%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:25    888] |  -0.782|   -0.782| -914.666| -982.037|    54.90%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:30    893] |  -0.782|   -0.782| -914.185| -981.557|    54.91%|   0:00:05.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:33    896] |  -0.781|   -0.781| -914.086| -981.457|    54.91%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:36    900] |  -0.782|   -0.782| -913.590| -980.962|    54.92%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:37    900] |  -0.780|   -0.780| -913.402| -980.774|    54.92%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:42    906] |  -0.780|   -0.780| -913.136| -980.508|    54.92%|   0:00:05.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:20:46    909] |  -0.780|   -0.780| -912.542| -979.914|    54.92%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:20:48    911] |  -0.779|   -0.779| -911.911| -979.283|    55.00%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:50    913] |  -0.778|   -0.778| -911.412| -978.784|    55.06%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:20:53    916] |  -0.778|   -0.778| -910.753| -978.124|    55.06%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:20:57    921] |  -0.777|   -0.777| -909.725| -977.097|    55.07%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:02    926] |  -0.777|   -0.777| -908.852| -976.223|    55.08%|   0:00:05.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:04    927] |  -0.777|   -0.777| -908.335| -975.706|    55.16%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:21:10    933] |  -0.776|   -0.776| -907.408| -974.779|    55.17%|   0:00:06.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:12    935] |  -0.775|   -0.775| -907.205| -974.576|    55.18%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:21:16    939] |  -0.775|   -0.775| -906.758| -974.129|    55.19%|   0:00:04.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:21    944] |  -0.775|   -0.775| -906.661| -974.032|    55.20%|   0:00:05.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:21    944] |  -0.775|   -0.775| -906.617| -973.988|    55.20%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:23    946] |  -0.775|   -0.775| -906.528| -973.899|    55.30%|   0:00:02.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:23    946] |  -0.775|   -0.775| -906.162| -973.533|    55.30%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:26    949] |  -0.776|   -0.776| -906.025| -973.397|    55.33%|   0:00:03.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:27    950] |  -0.776|   -0.776| -905.902| -973.273|    55.36%|   0:00:01.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:27    950] |  -0.776|   -0.776| -905.896| -973.268|    55.36%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:27    951] |  -0.776|   -0.776| -905.906| -973.277|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:21:27    951] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:21:27    951] 
[03/09 20:21:27    951] *** Finish Core Optimize Step (cpu=0:05:35 real=0:05:35 mem=1360.0M) ***
[03/09 20:21:28    951] Active Path Group: default 
[03/09 20:21:28    951] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:21:28    951] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:21:28    951] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:21:28    951] |  -0.583|   -0.776| -78.206| -973.277|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:28    951] |  -0.534|   -0.776| -77.442| -972.513|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:28    951] |  -0.511|   -0.776| -72.806| -967.877|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:28    951] |  -0.504|   -0.776| -70.738| -965.809|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
[03/09 20:21:28    951] |  -0.467|   -0.776| -61.869| -956.940|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:28    951] |  -0.418|   -0.776| -60.815| -955.886|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:28    951] |  -0.387|   -0.776| -60.757| -955.828|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:28    951] |  -0.374|   -0.776| -58.201| -953.272|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
[03/09 20:21:28    952] |  -0.350|   -0.776| -56.114| -951.181|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:28    952] |  -0.307|   -0.776| -53.427| -948.494|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
[03/09 20:21:28    952] |  -0.282|   -0.776| -52.244| -947.312|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_23_/D                      |
[03/09 20:21:28    952] |  -0.273|   -0.776| -49.482| -944.549|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:29    952] |  -0.262|   -0.776| -48.281| -943.628|    55.39%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:29    952] |  -0.254|   -0.776| -48.244| -943.592|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:29    952] |  -0.246|   -0.776| -48.446| -943.794|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:29    952] |  -0.237|   -0.776| -43.969| -939.317|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:29    952] |  -0.228|   -0.776| -43.806| -939.154|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:29    952] |  -0.208|   -0.776| -43.680| -939.028|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
[03/09 20:21:29    952] |  -0.194|   -0.776| -40.366| -935.714|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_68_/D                |
[03/09 20:21:29    952] |  -0.172|   -0.776| -22.975| -923.563|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
[03/09 20:21:29    952] |  -0.160|   -0.776| -22.168| -922.756|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:29    952] |  -0.149|   -0.776| -21.472| -922.077|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:29    953] |  -0.141|   -0.776| -20.520| -921.124|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_7_/D                       |
[03/09 20:21:29    953] |  -0.141|   -0.776| -18.381| -918.985|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_7_/D                       |
[03/09 20:21:29    953] |  -0.119|   -0.776| -18.236| -918.841|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:30    953] |  -0.109|   -0.776| -10.852| -915.861|    55.40%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:30    953] |  -0.105|   -0.776| -10.281| -915.290|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:30    953] |  -0.094|   -0.776|  -4.761| -909.770|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:30    953] |  -0.091|   -0.776|  -4.470| -909.497|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
[03/09 20:21:30    953] |  -0.091|   -0.776|  -4.417| -909.444|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
[03/09 20:21:30    953] |  -0.080|   -0.776|  -3.860| -908.887|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:30    953] |  -0.072|   -0.776|  -3.783| -908.810|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_29_/D                      |
[03/09 20:21:30    954] |  -0.064|   -0.776|  -3.233| -908.261|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
[03/09 20:21:30    954] |  -0.053|   -0.776|  -2.307| -907.335|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
[03/09 20:21:30    954] |  -0.048|   -0.776|  -2.255| -907.282|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:31    954] |  -0.040|   -0.776|  -2.213| -907.240|    55.42%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/09 20:21:31    954] |  -0.034|   -0.776|  -2.099| -907.126|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_106_/D                     |
[03/09 20:21:31    954] |  -0.026|   -0.776|  -0.986| -906.636|    55.43%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
[03/09 20:21:31    954] |  -0.022|   -0.776|  -0.890| -906.539|    55.43%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:31    954] |  -0.015|   -0.776|  -0.321| -905.971|    55.43%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:31    954] |  -0.009|   -0.776|  -0.033| -905.792|    55.44%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:31    954] |  -0.001|   -0.776|  -0.006| -905.765|    55.44%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_113_/D                     |
[03/09 20:21:31    955] |   0.003|   -0.776|   0.000| -905.758|    55.44%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:32    955] |   0.006|   -0.776|   0.000| -905.758|    55.45%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:21:32    955] |   0.012|   -0.776|   0.000| -905.759|    55.45%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_34_/D                      |
[03/09 20:21:32    955] |   0.020|   -0.776|   0.000| -905.701|    55.45%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| qmem_instance/memory3_reg_16_/D                    |
[03/09 20:21:32    955] |   0.020|   -0.776|   0.000| -905.701|    55.45%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| qmem_instance/memory3_reg_16_/D                    |
[03/09 20:21:32    955] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:21:32    955] 
[03/09 20:21:32    955] *** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:04.0 mem=1360.0M) ***
[03/09 20:21:32    955] 
[03/09 20:21:32    955] *** Finished Optimize Step Cumulative (cpu=0:05:39 real=0:05:40 mem=1360.0M) ***
[03/09 20:21:32    955] ** GigaOpt Optimizer WNS Slack -0.776 TNS Slack -905.701 Density 55.45
[03/09 20:21:32    955] Placement Snapshot: Density distribution:
[03/09 20:21:32    955] [1.00 -  +++]: 58 (8.92%)
[03/09 20:21:32    955] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:21:32    955] [0.90 - 0.95]: 7 (1.08%)
[03/09 20:21:32    955] [0.85 - 0.90]: 12 (1.85%)
[03/09 20:21:32    955] [0.80 - 0.85]: 11 (1.69%)
[03/09 20:21:32    955] [0.75 - 0.80]: 11 (1.69%)
[03/09 20:21:32    955] [0.70 - 0.75]: 13 (2.00%)
[03/09 20:21:32    955] [0.65 - 0.70]: 20 (3.08%)
[03/09 20:21:32    955] [0.60 - 0.65]: 35 (5.38%)
[03/09 20:21:32    955] [0.55 - 0.60]: 41 (6.31%)
[03/09 20:21:32    955] [0.50 - 0.55]: 39 (6.00%)
[03/09 20:21:32    955] [0.45 - 0.50]: 64 (9.85%)
[03/09 20:21:32    955] [0.40 - 0.45]: 65 (10.00%)
[03/09 20:21:32    955] [0.35 - 0.40]: 58 (8.92%)
[03/09 20:21:32    955] [0.30 - 0.35]: 45 (6.92%)
[03/09 20:21:32    955] [0.25 - 0.30]: 57 (8.77%)
[03/09 20:21:32    955] [0.20 - 0.25]: 58 (8.92%)
[03/09 20:21:32    955] [0.15 - 0.20]: 33 (5.08%)
[03/09 20:21:32    955] [0.10 - 0.15]: 12 (1.85%)
[03/09 20:21:32    955] [0.05 - 0.10]: 3 (0.46%)
[03/09 20:21:32    955] [0.00 - 0.05]: 0 (0.00%)
[03/09 20:21:32    955] Begin: Area Reclaim Optimization
[03/09 20:21:32    956] Reclaim Optimization WNS Slack -0.776  TNS Slack -905.701 Density 55.45
[03/09 20:21:32    956] +----------+---------+--------+--------+------------+--------+
[03/09 20:21:32    956] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:21:32    956] +----------+---------+--------+--------+------------+--------+
[03/09 20:21:32    956] |    55.45%|        -|  -0.776|-905.701|   0:00:00.0| 1360.0M|
[03/09 20:21:34    957] |    55.28%|       98|  -0.781|-905.850|   0:00:02.0| 1360.0M|
[03/09 20:21:39    963] |    55.03%|      470|  -0.786|-907.318|   0:00:05.0| 1360.0M|
[03/09 20:21:39    963] |    55.03%|        5|  -0.786|-907.318|   0:00:00.0| 1360.0M|
[03/09 20:21:40    963] |    55.03%|        0|  -0.786|-907.318|   0:00:01.0| 1360.0M|
[03/09 20:21:40    963] +----------+---------+--------+--------+------------+--------+
[03/09 20:21:40    963] Reclaim Optimization End WNS Slack -0.786  TNS Slack -907.318 Density 55.03
[03/09 20:21:40    963] 
[03/09 20:21:40    963] ** Summary: Restruct = 0 Buffer Deletion = 65 Declone = 38 Resize = 399 **
[03/09 20:21:40    963] --------------------------------------------------------------
[03/09 20:21:40    963] |                                   | Total     | Sequential |
[03/09 20:21:40    963] --------------------------------------------------------------
[03/09 20:21:40    963] | Num insts resized                 |     394  |       0    |
[03/09 20:21:40    963] | Num insts undone                  |      76  |       0    |
[03/09 20:21:40    963] | Num insts Downsized               |     394  |       0    |
[03/09 20:21:40    963] | Num insts Samesized               |       0  |       0    |
[03/09 20:21:40    963] | Num insts Upsized                 |       0  |       0    |
[03/09 20:21:40    963] | Num multiple commits+uncommits    |       5  |       -    |
[03/09 20:21:40    963] --------------------------------------------------------------
[03/09 20:21:40    963] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:21:40    963] Layer 7 has 461 constrained nets 
[03/09 20:21:40    963] **** End NDR-Layer Usage Statistics ****
[03/09 20:21:40    963] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:08.0) **
[03/09 20:21:40    963] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1360.03M, totSessionCpu=0:16:03).
[03/09 20:21:40    963] Placement Snapshot: Density distribution:
[03/09 20:21:40    963] [1.00 -  +++]: 58 (8.92%)
[03/09 20:21:40    963] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:21:40    963] [0.90 - 0.95]: 7 (1.08%)
[03/09 20:21:40    963] [0.85 - 0.90]: 12 (1.85%)
[03/09 20:21:40    963] [0.80 - 0.85]: 11 (1.69%)
[03/09 20:21:40    963] [0.75 - 0.80]: 11 (1.69%)
[03/09 20:21:40    963] [0.70 - 0.75]: 13 (2.00%)
[03/09 20:21:40    963] [0.65 - 0.70]: 22 (3.38%)
[03/09 20:21:40    963] [0.60 - 0.65]: 35 (5.38%)
[03/09 20:21:40    963] [0.55 - 0.60]: 43 (6.62%)
[03/09 20:21:40    963] [0.50 - 0.55]: 37 (5.69%)
[03/09 20:21:40    963] [0.45 - 0.50]: 62 (9.54%)
[03/09 20:21:40    963] [0.40 - 0.45]: 69 (10.62%)
[03/09 20:21:40    963] [0.35 - 0.40]: 60 (9.23%)
[03/09 20:21:40    963] [0.30 - 0.35]: 44 (6.77%)
[03/09 20:21:40    963] [0.25 - 0.30]: 63 (9.69%)
[03/09 20:21:40    963] [0.20 - 0.25]: 54 (8.31%)
[03/09 20:21:40    963] [0.15 - 0.20]: 30 (4.62%)
[03/09 20:21:40    963] [0.10 - 0.15]: 9 (1.38%)
[03/09 20:21:40    963] [0.05 - 0.10]: 2 (0.31%)
[03/09 20:21:40    963] [0.00 - 0.05]: 0 (0.00%)
[03/09 20:21:40    963] *** Starting refinePlace (0:16:03 mem=1376.0M) ***
[03/09 20:21:40    963] Total net bbox length = 4.416e+05 (2.049e+05 2.367e+05) (ext = 2.416e+04)
[03/09 20:21:40    963] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:21:40    963] default core: bins with density >  0.75 = 22.8 % ( 154 / 676 )
[03/09 20:21:40    963] Density distribution unevenness ratio = 18.008%
[03/09 20:21:40    963] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1376.0MB) @(0:16:04 - 0:16:04).
[03/09 20:21:40    963] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:21:40    963] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1376.0MB
[03/09 20:21:40    963] Starting refinePlace ...
[03/09 20:21:40    963] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:21:40    963] default core: bins with density >  0.75 = 22.6 % ( 153 / 676 )
[03/09 20:21:40    963] Density distribution unevenness ratio = 17.905%
[03/09 20:21:40    964]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:21:40    964] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1380.4MB) @(0:16:04 - 0:16:04).
[03/09 20:21:40    964] Move report: preRPlace moves 5393 insts, mean move: 0.79 um, max move: 5.60 um
[03/09 20:21:40    964] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U329): (407.80, 418.60) --> (404.00, 420.40)
[03/09 20:21:40    964] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 20:21:40    964] Move report: Detail placement moves 5393 insts, mean move: 0.79 um, max move: 5.60 um
[03/09 20:21:40    964] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U329): (407.80, 418.60) --> (404.00, 420.40)
[03/09 20:21:40    964] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1380.4MB
[03/09 20:21:40    964] Statistics of distance of Instance movement in refine placement:
[03/09 20:21:40    964]   maximum (X+Y) =         5.60 um
[03/09 20:21:40    964]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U329) with max move: (407.8, 418.6) -> (404, 420.4)
[03/09 20:21:40    964]   mean    (X+Y) =         0.79 um
[03/09 20:21:40    964] Summary Report:
[03/09 20:21:40    964] Instances move: 5393 (out of 25273 movable)
[03/09 20:21:40    964] Mean displacement: 0.79 um
[03/09 20:21:40    964] Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U329) (407.8, 418.6) -> (404, 420.4)
[03/09 20:21:40    964] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 20:21:40    964] Total instances moved : 5393
[03/09 20:21:40    964] Total net bbox length = 4.441e+05 (2.065e+05 2.376e+05) (ext = 2.416e+04)
[03/09 20:21:40    964] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1380.4MB
[03/09 20:21:40    964] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1380.4MB) @(0:16:03 - 0:16:04).
[03/09 20:21:40    964] *** Finished refinePlace (0:16:04 mem=1380.4M) ***
[03/09 20:21:40    964] Finished re-routing un-routed nets (0:00:00.0 1380.4M)
[03/09 20:21:40    964] 
[03/09 20:21:41    964] 
[03/09 20:21:41    964] Density : 0.5503
[03/09 20:21:41    964] Max route overflow : 0.0000
[03/09 20:21:41    964] 
[03/09 20:21:41    964] 
[03/09 20:21:41    964] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1380.4M) ***
[03/09 20:21:41    964] ** GigaOpt Optimizer WNS Slack -0.786 TNS Slack -907.318 Density 55.03
[03/09 20:21:41    964] Skipped Place ECO bump recovery (WNS opt)
[03/09 20:21:41    964] Optimizer WNS Pass 1
[03/09 20:21:41    964] Active Path Group: reg2reg  
[03/09 20:21:41    964] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:21:41    964] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:21:41    964] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:21:41    964] |  -0.786|   -0.786|-907.318| -907.318|    55.03%|   0:00:00.0| 1380.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 20:21:43    966] |  -0.779|   -0.779|-906.549| -906.549|    55.04%|   0:00:02.0| 1380.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:21:53    977] |  -0.775|   -0.775|-905.979| -905.979|    55.05%|   0:00:10.0| 1380.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:22:25   1008] |  -0.774|   -0.774|-904.787| -904.787|    55.08%|   0:00:32.0| 1382.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:22:45   1029] |  -0.775|   -0.775|-904.425| -904.425|    55.08%|   0:00:20.0| 1382.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:22:47   1031] |  -0.772|   -0.772|-903.854| -903.854|    55.20%|   0:00:02.0| 1382.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
[03/09 20:23:00   1043] |  -0.770|   -0.770|-903.341| -903.341|    55.22%|   0:00:13.0| 1387.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:23:28   1072] |  -0.770|   -0.770|-901.722| -901.722|    55.24%|   0:00:28.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:23:34   1077] |  -0.770|   -0.770|-901.459| -901.459|    55.25%|   0:00:06.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:23:34   1077] |  -0.770|   -0.770|-901.440| -901.440|    55.25%|   0:00:00.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:23:37   1080] |  -0.767|   -0.767|-899.922| -899.922|    55.41%|   0:00:03.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:24:15   1118] |  -0.767|   -0.767|-898.556| -898.556|    55.44%|   0:00:38.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:24:22   1125] |  -0.767|   -0.767|-898.058| -898.058|    55.46%|   0:00:07.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:24:25   1128] |  -0.765|   -0.765|-897.519| -897.519|    55.59%|   0:00:03.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:24:36   1140] |  -0.765|   -0.765|-896.604| -896.604|    55.60%|   0:00:11.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:24:38   1141] |  -0.765|   -0.765|-896.347| -896.347|    55.61%|   0:00:02.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:24:41   1144] |  -0.764|   -0.764|-895.870| -895.870|    55.66%|   0:00:03.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:24:52   1155] |  -0.762|   -0.762|-894.578| -894.578|    55.68%|   0:00:11.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:25:11   1174] |  -0.761|   -0.761|-893.300| -893.300|    55.70%|   0:00:19.0| 1394.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:25:42   1205] |  -0.761|   -0.761|-892.471| -892.471|    55.73%|   0:00:31.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:25:42   1205] |  -0.761|   -0.761|-892.447| -892.447|    55.74%|   0:00:00.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:25:44   1207] |  -0.761|   -0.761|-892.350| -892.350|    55.74%|   0:00:02.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:25:48   1211] |  -0.761|   -0.761|-891.701| -891.701|    55.92%|   0:00:04.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:25:51   1215] |  -0.761|   -0.761|-891.210| -891.210|    55.97%|   0:00:03.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:25:52   1215] |  -0.757|   -0.757|-891.148| -891.148|    55.97%|   0:00:01.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:25:55   1218] |  -0.757|   -0.757|-890.776| -890.776|    56.00%|   0:00:03.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:25:55   1218] |  -0.757|   -0.757|-890.564| -890.564|    56.00%|   0:00:00.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:25:59   1223] |  -0.756|   -0.756|-890.435| -890.435|    56.16%|   0:00:04.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:26:01   1224] |  -0.756|   -0.756|-889.924| -889.924|    56.17%|   0:00:02.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:01   1224] |  -0.756|   -0.756|-889.901| -889.901|    56.16%|   0:00:00.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:03   1226] |  -0.756|   -0.756|-889.272| -889.272|    56.22%|   0:00:02.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:26:09   1232] |  -0.756|   -0.756|-888.086| -888.086|    56.27%|   0:00:06.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 20:26:11   1234] |  -0.754|   -0.754|-887.993| -887.993|    56.27%|   0:00:02.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/09 20:26:12   1235] |  -0.755|   -0.755|-887.735| -887.735|    56.28%|   0:00:01.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/09 20:26:14   1237] |  -0.754|   -0.754|-887.492| -887.492|    56.33%|   0:00:02.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:26:18   1241] |  -0.754|   -0.754|-886.964| -886.964|    56.39%|   0:00:04.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:19   1242] |  -0.754|   -0.754|-886.916| -886.916|    56.39%|   0:00:01.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:20   1243] |  -0.753|   -0.753|-886.924| -886.924|    56.44%|   0:00:01.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:22   1245] |  -0.753|   -0.753|-886.805| -886.805|    56.44%|   0:00:02.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:22   1245] |  -0.753|   -0.753|-886.797| -886.797|    56.44%|   0:00:00.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:25   1248] |  -0.752|   -0.752|-886.356| -886.356|    56.51%|   0:00:03.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:26:27   1250] |  -0.752|   -0.752|-885.884| -885.884|    56.51%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:26:31   1254] |  -0.751|   -0.751|-885.466| -885.466|    56.56%|   0:00:04.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:26:33   1256] |  -0.751|   -0.751|-885.386| -885.386|    56.57%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:26:33   1256] |  -0.751|   -0.751|-885.380| -885.380|    56.57%|   0:00:00.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:26:40   1263] |  -0.750|   -0.750|-884.619| -884.619|    56.63%|   0:00:07.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:41   1264] |  -0.750|   -0.750|-884.459| -884.459|    56.64%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:42   1265] |  -0.750|   -0.750|-884.453| -884.453|    56.64%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:48   1271] |  -0.749|   -0.749|-883.409| -883.409|    56.71%|   0:00:06.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:26:49   1272] |  -0.749|   -0.749|-882.779| -882.779|    56.75%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:26:52   1275] |  -0.749|   -0.749|-882.508| -882.508|    56.76%|   0:00:03.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:26:53   1276] |  -0.748|   -0.748|-882.472| -882.472|    56.78%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:26:57   1280] |  -0.748|   -0.748|-882.017| -882.017|    56.86%|   0:00:04.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:26:59   1282] |  -0.748|   -0.748|-881.879| -881.879|    56.86%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:27:04   1287] |  -0.747|   -0.747|-881.571| -881.571|    56.91%|   0:00:05.0| 1399.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:27:07   1290] |  -0.747|   -0.747|-880.732| -880.732|    56.98%|   0:00:03.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:27:09   1292] |  -0.746|   -0.746|-880.271| -880.271|    56.99%|   0:00:02.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:27:18   1301] |  -0.745|   -0.745|-879.925| -879.925|    57.14%|   0:00:09.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:27:25   1308] |  -0.745|   -0.745|-878.141| -878.141|    57.17%|   0:00:07.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:27:31   1314] |  -0.745|   -0.745|-878.187| -878.187|    57.35%|   0:00:06.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:27:38   1321] |  -0.745|   -0.745|-877.872| -877.872|    57.50%|   0:00:07.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:27:42   1325] |  -0.744|   -0.744|-877.858| -877.858|    57.58%|   0:00:04.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:27:47   1330] |  -0.743|   -0.743|-876.953| -876.953|    57.59%|   0:00:05.0| 1401.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:27:53   1336] |  -0.743|   -0.743|-876.895| -876.895|    57.60%|   0:00:06.0| 1402.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:27:54   1337] |  -0.743|   -0.743|-876.880| -876.880|    57.60%|   0:00:01.0| 1404.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:11   1354] |  -0.743|   -0.743|-876.700| -876.700|    58.01%|   0:00:17.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:11   1354] |  -0.742|   -0.742|-876.653| -876.653|    58.02%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:14   1357] |  -0.742|   -0.742|-876.586| -876.586|    58.02%|   0:00:03.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:15   1358] |  -0.742|   -0.742|-876.153| -876.153|    58.07%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:16   1359] |  -0.742|   -0.742|-876.025| -876.025|    58.08%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:18   1361] |  -0.742|   -0.742|-875.955| -875.955|    58.14%|   0:00:02.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:18   1361] |  -0.742|   -0.742|-875.941| -875.941|    58.14%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:18   1361] |  -0.742|   -0.742|-875.938| -875.938|    58.15%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:19   1362] |  -0.742|   -0.742|-875.882| -875.882|    58.17%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:20   1363] |  -0.742|   -0.742|-875.882| -875.882|    58.19%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:20   1363] |  -0.742|   -0.742|-875.882| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:20   1363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:28:20   1363] 
[03/09 20:28:20   1363] *** Finish Core Optimize Step (cpu=0:06:39 real=0:06:39 mem=1405.3M) ***
[03/09 20:28:20   1363] Active Path Group: default 
[03/09 20:28:20   1363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:28:20   1363] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:28:20   1363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:28:20   1363] |   0.006|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_115_/D                     |
[03/09 20:28:20   1363] |   0.013|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
[03/09 20:28:20   1363] |   0.021|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|        NA|       NA| NA                                                 |
[03/09 20:28:20   1363] |   0.021|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|       NA| NA                                                 |
[03/09 20:28:20   1363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:28:20   1363] 
[03/09 20:28:20   1363] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1405.3M) ***
[03/09 20:28:20   1363] 
[03/09 20:28:20   1363] *** Finished Optimize Step Cumulative (cpu=0:06:39 real=0:06:39 mem=1405.3M) ***
[03/09 20:28:20   1363] ** GigaOpt Optimizer WNS Slack -0.742 TNS Slack -875.882 Density 58.19
[03/09 20:28:20   1363] Placement Snapshot: Density distribution:
[03/09 20:28:20   1363] [1.00 -  +++]: 58 (8.92%)
[03/09 20:28:20   1363] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:28:20   1363] [0.90 - 0.95]: 6 (0.92%)
[03/09 20:28:20   1363] [0.85 - 0.90]: 10 (1.54%)
[03/09 20:28:20   1363] [0.80 - 0.85]: 13 (2.00%)
[03/09 20:28:20   1363] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:28:20   1363] [0.70 - 0.75]: 12 (1.85%)
[03/09 20:28:20   1363] [0.65 - 0.70]: 20 (3.08%)
[03/09 20:28:20   1363] [0.60 - 0.65]: 34 (5.23%)
[03/09 20:28:20   1363] [0.55 - 0.60]: 39 (6.00%)
[03/09 20:28:20   1363] [0.50 - 0.55]: 45 (6.92%)
[03/09 20:28:20   1363] [0.45 - 0.50]: 53 (8.15%)
[03/09 20:28:20   1363] [0.40 - 0.45]: 57 (8.77%)
[03/09 20:28:20   1363] [0.35 - 0.40]: 50 (7.69%)
[03/09 20:28:20   1363] [0.30 - 0.35]: 44 (6.77%)
[03/09 20:28:20   1363] [0.25 - 0.30]: 33 (5.08%)
[03/09 20:28:20   1363] [0.20 - 0.25]: 39 (6.00%)
[03/09 20:28:20   1363] [0.15 - 0.20]: 40 (6.15%)
[03/09 20:28:20   1363] [0.10 - 0.15]: 38 (5.85%)
[03/09 20:28:20   1363] [0.05 - 0.10]: 27 (4.15%)
[03/09 20:28:20   1363] [0.00 - 0.05]: 14 (2.15%)
[03/09 20:28:20   1363] Begin: Area Reclaim Optimization
[03/09 20:28:20   1363] Reclaim Optimization WNS Slack -0.742  TNS Slack -875.882 Density 58.19
[03/09 20:28:20   1363] +----------+---------+--------+--------+------------+--------+
[03/09 20:28:20   1363] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:28:20   1363] +----------+---------+--------+--------+------------+--------+
[03/09 20:28:20   1363] |    58.19%|        -|  -0.742|-875.882|   0:00:00.0| 1405.3M|
[03/09 20:28:23   1366] |    58.06%|      125|  -0.742|-874.967|   0:00:03.0| 1405.3M|
[03/09 20:28:29   1372] |    57.73%|      655|  -0.742|-874.344|   0:00:06.0| 1405.3M|
[03/09 20:28:29   1372] |    57.72%|        7|  -0.742|-874.344|   0:00:00.0| 1405.3M|
[03/09 20:28:29   1372] |    57.72%|        0|  -0.742|-874.344|   0:00:00.0| 1405.3M|
[03/09 20:28:29   1372] +----------+---------+--------+--------+------------+--------+
[03/09 20:28:29   1372] Reclaim Optimization End WNS Slack -0.742  TNS Slack -874.344 Density 57.72
[03/09 20:28:29   1372] 
[03/09 20:28:29   1372] ** Summary: Restruct = 0 Buffer Deletion = 80 Declone = 48 Resize = 532 **
[03/09 20:28:29   1372] --------------------------------------------------------------
[03/09 20:28:29   1372] |                                   | Total     | Sequential |
[03/09 20:28:29   1372] --------------------------------------------------------------
[03/09 20:28:29   1372] | Num insts resized                 |     525  |       0    |
[03/09 20:28:29   1372] | Num insts undone                  |     130  |       0    |
[03/09 20:28:29   1372] | Num insts Downsized               |     525  |       0    |
[03/09 20:28:29   1372] | Num insts Samesized               |       0  |       0    |
[03/09 20:28:29   1372] | Num insts Upsized                 |       0  |       0    |
[03/09 20:28:29   1372] | Num multiple commits+uncommits    |       7  |       -    |
[03/09 20:28:29   1372] --------------------------------------------------------------
[03/09 20:28:29   1372] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:28:29   1372] Layer 7 has 722 constrained nets 
[03/09 20:28:29   1372] **** End NDR-Layer Usage Statistics ****
[03/09 20:28:29   1372] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.8) (real = 0:00:09.0) **
[03/09 20:28:29   1372] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1402.83M, totSessionCpu=0:22:52).
[03/09 20:28:29   1372] Placement Snapshot: Density distribution:
[03/09 20:28:29   1372] [1.00 -  +++]: 58 (8.92%)
[03/09 20:28:29   1372] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:28:29   1372] [0.90 - 0.95]: 6 (0.92%)
[03/09 20:28:29   1372] [0.85 - 0.90]: 10 (1.54%)
[03/09 20:28:29   1372] [0.80 - 0.85]: 13 (2.00%)
[03/09 20:28:29   1372] [0.75 - 0.80]: 11 (1.69%)
[03/09 20:28:29   1372] [0.70 - 0.75]: 13 (2.00%)
[03/09 20:28:29   1372] [0.65 - 0.70]: 20 (3.08%)
[03/09 20:28:29   1372] [0.60 - 0.65]: 35 (5.38%)
[03/09 20:28:29   1372] [0.55 - 0.60]: 38 (5.85%)
[03/09 20:28:29   1372] [0.50 - 0.55]: 43 (6.62%)
[03/09 20:28:29   1372] [0.45 - 0.50]: 55 (8.46%)
[03/09 20:28:29   1372] [0.40 - 0.45]: 56 (8.62%)
[03/09 20:28:29   1372] [0.35 - 0.40]: 55 (8.46%)
[03/09 20:28:29   1372] [0.30 - 0.35]: 41 (6.31%)
[03/09 20:28:29   1372] [0.25 - 0.30]: 35 (5.38%)
[03/09 20:28:29   1372] [0.20 - 0.25]: 48 (7.38%)
[03/09 20:28:29   1372] [0.15 - 0.20]: 35 (5.38%)
[03/09 20:28:29   1372] [0.10 - 0.15]: 38 (5.85%)
[03/09 20:28:29   1372] [0.05 - 0.10]: 23 (3.54%)
[03/09 20:28:29   1372] [0.00 - 0.05]: 9 (1.38%)
[03/09 20:28:29   1372] *** Starting refinePlace (0:22:53 mem=1402.8M) ***
[03/09 20:28:29   1372] Total net bbox length = 4.523e+05 (2.118e+05 2.405e+05) (ext = 2.416e+04)
[03/09 20:28:29   1372] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:28:29   1372] default core: bins with density >  0.75 = 28.1 % ( 190 / 676 )
[03/09 20:28:29   1372] Density distribution unevenness ratio = 18.759%
[03/09 20:28:29   1372] RPlace IncrNP: Rollback Lev = -3
[03/09 20:28:29   1372] RPlace: Density =1.073333, incremental np is triggered.
[03/09 20:28:29   1372] nrCritNet: 1.98% ( 573 / 28870 ) cutoffSlk: -757.9ps stdDelay: 14.2ps
[03/09 20:28:34   1377] default core: bins with density >  0.75 = 30.6 % ( 207 / 676 )
[03/09 20:28:34   1377] Density distribution unevenness ratio = 17.967%
[03/09 20:28:34   1377] RPlace postIncrNP: Density = 1.073333 -> 0.998889.
[03/09 20:28:34   1377] RPlace postIncrNP Info: Density distribution changes:
[03/09 20:28:34   1377] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:28:34   1377] [1.05 - 1.10] :	 1 (0.15%) -> 0 (0.00%)
[03/09 20:28:34   1377] [1.00 - 1.05] :	 9 (1.33%) -> 0 (0.00%)
[03/09 20:28:34   1377] [0.95 - 1.00] :	 23 (3.40%) -> 11 (1.63%)
[03/09 20:28:34   1377] [0.90 - 0.95] :	 35 (5.18%) -> 12 (1.78%)
[03/09 20:28:34   1377] [0.85 - 0.90] :	 35 (5.18%) -> 39 (5.77%)
[03/09 20:28:34   1377] [0.80 - 0.85] :	 47 (6.95%) -> 98 (14.50%)
[03/09 20:28:34   1377] [CPU] RefinePlace/IncrNP (cpu=0:00:04.9, real=0:00:05.0, mem=1415.3MB) @(0:22:53 - 0:22:58).
[03/09 20:28:34   1377] Move report: incrNP moves 6497 insts, mean move: 5.38 um, max move: 54.60 um
[03/09 20:28:34   1377] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U672): (391.60, 323.20) --> (444.40, 325.00)
[03/09 20:28:34   1377] Move report: Timing Driven Placement moves 6497 insts, mean move: 5.38 um, max move: 54.60 um
[03/09 20:28:34   1377] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U672): (391.60, 323.20) --> (444.40, 325.00)
[03/09 20:28:34   1377] 	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 1415.3MB
[03/09 20:28:34   1377] Starting refinePlace ...
[03/09 20:28:34   1377] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:28:34   1377] default core: bins with density >  0.75 =   30 % ( 203 / 676 )
[03/09 20:28:34   1377] Density distribution unevenness ratio = 17.823%
[03/09 20:28:35   1378]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:28:35   1378] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1415.3MB) @(0:22:58 - 0:22:58).
[03/09 20:28:35   1378] Move report: preRPlace moves 6566 insts, mean move: 0.70 um, max move: 5.60 um
[03/09 20:28:35   1378] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4324_0): (393.20, 202.60) --> (397.00, 204.40)
[03/09 20:28:35   1378] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/09 20:28:35   1378] Move report: Detail placement moves 6566 insts, mean move: 0.70 um, max move: 5.60 um
[03/09 20:28:35   1378] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4324_0): (393.20, 202.60) --> (397.00, 204.40)
[03/09 20:28:35   1378] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1415.3MB
[03/09 20:28:35   1378] Statistics of distance of Instance movement in refine placement:
[03/09 20:28:35   1378]   maximum (X+Y) =        54.60 um
[03/09 20:28:35   1378]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U672) with max move: (391.6, 323.2) -> (444.4, 325)
[03/09 20:28:35   1378]   mean    (X+Y) =         3.61 um
[03/09 20:28:35   1378] Total instances flipped for legalization: 39
[03/09 20:28:35   1378] Summary Report:
[03/09 20:28:35   1378] Instances move: 10688 (out of 26800 movable)
[03/09 20:28:35   1378] Mean displacement: 3.61 um
[03/09 20:28:35   1378] Max displacement: 54.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U672) (391.6, 323.2) -> (444.4, 325)
[03/09 20:28:35   1378] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
[03/09 20:28:35   1378] Total instances moved : 10688
[03/09 20:28:35   1378] Total net bbox length = 4.662e+05 (2.203e+05 2.459e+05) (ext = 2.416e+04)
[03/09 20:28:35   1378] Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 1415.3MB
[03/09 20:28:35   1378] [CPU] RefinePlace/total (cpu=0:00:05.6, real=0:00:06.0, mem=1415.3MB) @(0:22:53 - 0:22:58).
[03/09 20:28:35   1378] *** Finished refinePlace (0:22:58 mem=1415.3M) ***
[03/09 20:28:35   1378] Finished re-routing un-routed nets (0:00:00.1 1415.3M)
[03/09 20:28:35   1378] 
[03/09 20:28:35   1379] 
[03/09 20:28:35   1379] Density : 0.5772
[03/09 20:28:35   1379] Max route overflow : 0.0000
[03/09 20:28:35   1379] 
[03/09 20:28:35   1379] 
[03/09 20:28:35   1379] *** Finish Physical Update (cpu=0:00:06.6 real=0:00:06.0 mem=1415.3M) ***
[03/09 20:28:36   1379] ** GigaOpt Optimizer WNS Slack -0.836 TNS Slack -905.387 Density 57.72
[03/09 20:28:36   1379] Skipped Place ECO bump recovery (WNS opt)
[03/09 20:28:36   1379] Optimizer WNS Pass 2
[03/09 20:28:36   1379] Active Path Group: reg2reg  
[03/09 20:28:36   1379] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:28:36   1379] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:28:36   1379] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:28:36   1379] |  -0.836|   -0.836|-905.387| -905.387|    57.72%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 20:28:36   1379] |  -0.807|   -0.807|-899.288| -899.288|    57.72%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:28:36   1379] |  -0.790|   -0.790|-897.687| -897.687|    57.72%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 20:28:38   1381] |  -0.785|   -0.785|-895.833| -895.833|    57.73%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:38   1382] |  -0.780|   -0.780|-893.762| -893.762|    57.74%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:41   1384] |  -0.777|   -0.777|-890.409| -890.409|    57.74%|   0:00:03.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:28:43   1386] |  -0.772|   -0.772|-889.664| -889.664|    57.74%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 20:28:45   1388] |  -0.771|   -0.771|-888.735| -888.735|    57.74%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:28:47   1390] |  -0.769|   -0.769|-888.082| -888.082|    57.75%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:48   1391] |  -0.769|   -0.769|-888.000| -888.000|    57.75%|   0:00:01.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:48   1391] |  -0.769|   -0.769|-887.924| -887.924|    57.75%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 20:28:48   1392] |  -0.763|   -0.763|-887.098| -887.098|    57.76%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 20:28:56   1399] |  -0.759|   -0.759|-885.224| -885.224|    57.77%|   0:00:08.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:28:57   1400] |  -0.759|   -0.759|-884.618| -884.618|    57.78%|   0:00:01.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:28:57   1401] |  -0.759|   -0.759|-884.613| -884.613|    57.78%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:28:59   1402] |  -0.757|   -0.757|-883.663| -883.663|    57.81%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:29:01   1404] |  -0.756|   -0.756|-883.168| -883.168|    57.82%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:29:01   1404] |  -0.756|   -0.756|-883.063| -883.063|    57.82%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:29:03   1406] |  -0.753|   -0.753|-882.412| -882.412|    57.87%|   0:00:02.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/09 20:29:04   1407] |  -0.753|   -0.753|-881.233| -881.233|    57.87%|   0:00:01.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:04   1407] |  -0.753|   -0.753|-881.039| -881.039|    57.88%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:04   1408] |  -0.753|   -0.753|-881.035| -881.035|    57.88%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:06   1409] |  -0.753|   -0.753|-880.016| -880.016|    57.92%|   0:00:02.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 20:29:06   1409] |  -0.754|   -0.754|-879.999| -879.999|    57.94%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:07   1410] |  -0.753|   -0.753|-879.973| -879.973|    57.94%|   0:00:01.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:09   1412] |  -0.755|   -0.755|-879.532| -879.532|    57.99%|   0:00:02.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:09   1412] |  -0.752|   -0.752|-879.221| -879.221|    58.03%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:10   1413] |  -0.750|   -0.750|-879.048| -879.048|    58.03%|   0:00:01.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:13   1416] |  -0.749|   -0.749|-877.963| -877.963|    58.03%|   0:00:03.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:17   1420] |  -0.748|   -0.748|-877.890| -877.890|    58.04%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:18   1421] |  -0.748|   -0.748|-877.775| -877.775|    58.04%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:18   1421] |  -0.748|   -0.748|-877.659| -877.659|    58.04%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:18   1421] |  -0.748|   -0.748|-877.571| -877.571|    58.04%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:29:19   1422] |  -0.745|   -0.745|-876.672| -876.672|    58.08%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/09 20:29:23   1426] |  -0.743|   -0.743|-875.506| -875.506|    58.10%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:37   1440] |  -0.744|   -0.744|-874.138| -874.138|    58.11%|   0:00:14.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:41   1444] |  -0.744|   -0.744|-873.974| -873.974|    58.11%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:42   1445] |  -0.743|   -0.743|-873.344| -873.344|    58.22%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:43   1446] |  -0.742|   -0.742|-872.845| -872.845|    58.28%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:47   1451] |  -0.741|   -0.741|-872.739| -872.739|    58.34%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:29:51   1454] |  -0.743|   -0.743|-872.008| -872.008|    58.40%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:29:52   1455] |  -0.741|   -0.741|-871.847| -871.847|    58.41%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:52   1455] |  -0.741|   -0.741|-871.805| -871.805|    58.41%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:53   1456] |  -0.741|   -0.741|-871.944| -871.944|    58.42%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:55   1458] |  -0.740|   -0.740|-871.799| -871.799|    58.44%|   0:00:02.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:29:55   1458] |  -0.739|   -0.739|-871.641| -871.641|    58.44%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:30:01   1464] |  -0.739|   -0.739|-871.391| -871.391|    58.46%|   0:00:06.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:30:02   1465] |  -0.738|   -0.738|-871.456| -871.456|    58.50%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:30:11   1474] |  -0.737|   -0.737|-871.031| -871.031|    58.51%|   0:00:09.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:30:25   1488] |  -0.737|   -0.737|-870.138| -870.138|    58.52%|   0:00:14.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/09 20:30:38   1501] |  -0.737|   -0.737|-869.725| -869.725|    58.52%|   0:00:13.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:30:39   1502] |  -0.737|   -0.737|-869.607| -869.607|    58.52%|   0:00:01.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:30:41   1504] |  -0.737|   -0.737|-869.049| -869.049|    58.70%|   0:00:02.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:30:42   1505] |  -0.737|   -0.737|-868.969| -868.969|    58.72%|   0:00:01.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:30:42   1505] |  -0.736|   -0.736|-868.948| -868.948|    58.72%|   0:00:00.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:30:48   1511] |  -0.735|   -0.735|-868.454| -868.454|    58.73%|   0:00:06.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:30:55   1518] |  -0.736|   -0.736|-868.423| -868.423|    58.73%|   0:00:07.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:30:56   1519] |  -0.735|   -0.735|-868.474| -868.474|    58.78%|   0:00:01.0| 1408.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:30:57   1521] |  -0.736|   -0.736|-868.143| -868.143|    58.81%|   0:00:01.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:30:58   1521] |  -0.736|   -0.736|-868.099| -868.099|    58.81%|   0:00:01.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:31:01   1524] |  -0.737|   -0.737|-868.081| -868.081|    58.89%|   0:00:03.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:31:01   1524] |  -0.737|   -0.737|-867.990| -867.990|    58.89%|   0:00:00.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:31:02   1525] |  -0.737|   -0.737|-867.995| -867.995|    58.90%|   0:00:01.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:31:02   1525] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:31:02   1525] 
[03/09 20:31:02   1525] *** Finish Core Optimize Step (cpu=0:02:26 real=0:02:26 mem=1409.6M) ***
[03/09 20:31:02   1525] Active Path Group: default 
[03/09 20:31:02   1525] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:31:02   1525] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:31:02   1525] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:31:02   1525] |   0.005|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_76_/D                      |
[03/09 20:31:02   1525] |   0.013|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
[03/09 20:31:02   1525] |   0.020|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
[03/09 20:31:02   1525] |   0.020|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
[03/09 20:31:02   1525] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:31:02   1525] 
[03/09 20:31:02   1525] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1409.6M) ***
[03/09 20:31:02   1525] 
[03/09 20:31:02   1525] *** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:26 mem=1409.6M) ***
[03/09 20:31:02   1525] ** GigaOpt Optimizer WNS Slack -0.737 TNS Slack -867.995 Density 58.90
[03/09 20:31:02   1525] Placement Snapshot: Density distribution:
[03/09 20:31:02   1525] [1.00 -  +++]: 57 (8.77%)
[03/09 20:31:02   1525] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:31:02   1525] [0.90 - 0.95]: 3 (0.46%)
[03/09 20:31:02   1525] [0.85 - 0.90]: 11 (1.69%)
[03/09 20:31:02   1525] [0.80 - 0.85]: 10 (1.54%)
[03/09 20:31:02   1525] [0.75 - 0.80]: 11 (1.69%)
[03/09 20:31:02   1525] [0.70 - 0.75]: 10 (1.54%)
[03/09 20:31:02   1525] [0.65 - 0.70]: 20 (3.08%)
[03/09 20:31:02   1525] [0.60 - 0.65]: 32 (4.92%)
[03/09 20:31:02   1525] [0.55 - 0.60]: 35 (5.38%)
[03/09 20:31:02   1525] [0.50 - 0.55]: 42 (6.46%)
[03/09 20:31:02   1525] [0.45 - 0.50]: 57 (8.77%)
[03/09 20:31:02   1525] [0.40 - 0.45]: 55 (8.46%)
[03/09 20:31:02   1525] [0.35 - 0.40]: 48 (7.38%)
[03/09 20:31:02   1525] [0.30 - 0.35]: 39 (6.00%)
[03/09 20:31:02   1525] [0.25 - 0.30]: 33 (5.08%)
[03/09 20:31:02   1525] [0.20 - 0.25]: 58 (8.92%)
[03/09 20:31:02   1525] [0.15 - 0.20]: 72 (11.08%)
[03/09 20:31:02   1525] [0.10 - 0.15]: 30 (4.62%)
[03/09 20:31:02   1525] [0.05 - 0.10]: 16 (2.46%)
[03/09 20:31:02   1525] [0.00 - 0.05]: 3 (0.46%)
[03/09 20:31:02   1525] Begin: Area Reclaim Optimization
[03/09 20:31:02   1525] Reclaim Optimization WNS Slack -0.737  TNS Slack -867.995 Density 58.90
[03/09 20:31:02   1525] +----------+---------+--------+--------+------------+--------+
[03/09 20:31:02   1525] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:31:02   1525] +----------+---------+--------+--------+------------+--------+
[03/09 20:31:02   1525] |    58.90%|        -|  -0.737|-867.995|   0:00:00.0| 1409.6M|
[03/09 20:31:05   1528] |    58.84%|       62|  -0.741|-868.625|   0:00:03.0| 1409.6M|
[03/09 20:31:10   1533] |    58.57%|      543|  -0.736|-867.539|   0:00:05.0| 1409.6M|
[03/09 20:31:10   1533] |    58.57%|        1|  -0.736|-867.539|   0:00:00.0| 1409.6M|
[03/09 20:31:10   1533] |    58.57%|        0|  -0.736|-867.539|   0:00:00.0| 1409.6M|
[03/09 20:31:10   1533] +----------+---------+--------+--------+------------+--------+
[03/09 20:31:10   1533] Reclaim Optimization End WNS Slack -0.736  TNS Slack -867.539 Density 58.57
[03/09 20:31:10   1533] 
[03/09 20:31:10   1533] ** Summary: Restruct = 0 Buffer Deletion = 40 Declone = 25 Resize = 408 **
[03/09 20:31:10   1533] --------------------------------------------------------------
[03/09 20:31:10   1533] |                                   | Total     | Sequential |
[03/09 20:31:10   1533] --------------------------------------------------------------
[03/09 20:31:10   1533] | Num insts resized                 |     407  |       0    |
[03/09 20:31:10   1533] | Num insts undone                  |     136  |       0    |
[03/09 20:31:10   1533] | Num insts Downsized               |     407  |       0    |
[03/09 20:31:10   1533] | Num insts Samesized               |       0  |       0    |
[03/09 20:31:10   1533] | Num insts Upsized                 |       0  |       0    |
[03/09 20:31:10   1533] | Num multiple commits+uncommits    |       1  |       -    |
[03/09 20:31:10   1533] --------------------------------------------------------------
[03/09 20:31:10   1533] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:31:10   1533] Layer 7 has 769 constrained nets 
[03/09 20:31:10   1533] **** End NDR-Layer Usage Statistics ****
[03/09 20:31:10   1533] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
[03/09 20:31:10   1533] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1406.29M, totSessionCpu=0:25:34).
[03/09 20:31:10   1533] Placement Snapshot: Density distribution:
[03/09 20:31:10   1533] [1.00 -  +++]: 57 (8.77%)
[03/09 20:31:10   1533] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:31:10   1533] [0.90 - 0.95]: 3 (0.46%)
[03/09 20:31:10   1533] [0.85 - 0.90]: 11 (1.69%)
[03/09 20:31:10   1533] [0.80 - 0.85]: 10 (1.54%)
[03/09 20:31:10   1533] [0.75 - 0.80]: 11 (1.69%)
[03/09 20:31:10   1533] [0.70 - 0.75]: 10 (1.54%)
[03/09 20:31:10   1533] [0.65 - 0.70]: 21 (3.23%)
[03/09 20:31:10   1533] [0.60 - 0.65]: 31 (4.77%)
[03/09 20:31:10   1533] [0.55 - 0.60]: 36 (5.54%)
[03/09 20:31:10   1533] [0.50 - 0.55]: 41 (6.31%)
[03/09 20:31:10   1533] [0.45 - 0.50]: 57 (8.77%)
[03/09 20:31:10   1533] [0.40 - 0.45]: 55 (8.46%)
[03/09 20:31:10   1533] [0.35 - 0.40]: 48 (7.38%)
[03/09 20:31:10   1533] [0.30 - 0.35]: 40 (6.15%)
[03/09 20:31:10   1533] [0.25 - 0.30]: 38 (5.85%)
[03/09 20:31:10   1533] [0.20 - 0.25]: 62 (9.54%)
[03/09 20:31:10   1533] [0.15 - 0.20]: 72 (11.08%)
[03/09 20:31:10   1533] [0.10 - 0.15]: 25 (3.85%)
[03/09 20:31:10   1533] [0.05 - 0.10]: 12 (1.85%)
[03/09 20:31:10   1533] [0.00 - 0.05]: 2 (0.31%)
[03/09 20:31:11   1534] *** Starting refinePlace (0:25:34 mem=1406.3M) ***
[03/09 20:31:11   1534] Total net bbox length = 4.680e+05 (2.215e+05 2.465e+05) (ext = 2.416e+04)
[03/09 20:31:11   1534] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:31:11   1534] default core: bins with density >  0.75 = 31.8 % ( 215 / 676 )
[03/09 20:31:11   1534] Density distribution unevenness ratio = 18.240%
[03/09 20:31:11   1534] RPlace IncrNP: Rollback Lev = -3
[03/09 20:31:11   1534] RPlace: Density =1.011111, incremental np is triggered.
[03/09 20:31:11   1534] nrCritNet: 1.95% ( 568 / 29149 ) cutoffSlk: -752.1ps stdDelay: 14.2ps
[03/09 20:31:13   1536] default core: bins with density >  0.75 =   33 % ( 223 / 676 )
[03/09 20:31:13   1536] Density distribution unevenness ratio = 18.205%
[03/09 20:31:13   1536] RPlace postIncrNP: Density = 1.011111 -> 0.998889.
[03/09 20:31:13   1536] RPlace postIncrNP Info: Density distribution changes:
[03/09 20:31:13   1536] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:31:13   1536] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:31:13   1536] [1.00 - 1.05] :	 1 (0.15%) -> 0 (0.00%)
[03/09 20:31:13   1536] [0.95 - 1.00] :	 13 (1.92%) -> 10 (1.48%)
[03/09 20:31:13   1536] [0.90 - 0.95] :	 29 (4.29%) -> 23 (3.40%)
[03/09 20:31:13   1536] [0.85 - 0.90] :	 71 (10.50%) -> 75 (11.09%)
[03/09 20:31:13   1536] [0.80 - 0.85] :	 65 (9.62%) -> 75 (11.09%)
[03/09 20:31:13   1536] [CPU] RefinePlace/IncrNP (cpu=0:00:01.9, real=0:00:02.0, mem=1417.0MB) @(0:25:34 - 0:25:36).
[03/09 20:31:13   1536] Move report: incrNP moves 1520 insts, mean move: 4.90 um, max move: 37.80 um
[03/09 20:31:13   1536] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5090_0): (413.80, 202.60) --> (442.60, 211.60)
[03/09 20:31:13   1536] Move report: Timing Driven Placement moves 1520 insts, mean move: 4.90 um, max move: 37.80 um
[03/09 20:31:13   1536] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5090_0): (413.80, 202.60) --> (442.60, 211.60)
[03/09 20:31:13   1536] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1417.0MB
[03/09 20:31:13   1536] Starting refinePlace ...
[03/09 20:31:13   1536] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:31:13   1536] default core: bins with density >  0.75 = 32.1 % ( 217 / 676 )
[03/09 20:31:13   1536] Density distribution unevenness ratio = 18.038%
[03/09 20:31:13   1536]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:31:13   1536] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1417.0MB) @(0:25:36 - 0:25:37).
[03/09 20:31:13   1536] Move report: preRPlace moves 4454 insts, mean move: 0.78 um, max move: 6.40 um
[03/09 20:31:13   1536] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_5040_0): (456.80, 294.40) --> (459.60, 298.00)
[03/09 20:31:13   1536] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
[03/09 20:31:13   1536] Move report: Detail placement moves 4454 insts, mean move: 0.78 um, max move: 6.40 um
[03/09 20:31:13   1536] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_5040_0): (456.80, 294.40) --> (459.60, 298.00)
[03/09 20:31:13   1536] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1417.0MB
[03/09 20:31:13   1536] Statistics of distance of Instance movement in refine placement:
[03/09 20:31:13   1536]   maximum (X+Y) =        38.00 um
[03/09 20:31:13   1536]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5090_0) with max move: (413.8, 202.6) -> (442.8, 211.6)
[03/09 20:31:13   1536]   mean    (X+Y) =         1.97 um
[03/09 20:31:13   1536] Total instances flipped for legalization: 6
[03/09 20:31:13   1536] Summary Report:
[03/09 20:31:13   1536] Instances move: 5420 (out of 27098 movable)
[03/09 20:31:13   1536] Mean displacement: 1.97 um
[03/09 20:31:13   1536] Max displacement: 38.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5090_0) (413.8, 202.6) -> (442.8, 211.6)
[03/09 20:31:13   1536] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/09 20:31:13   1536] Total instances moved : 5420
[03/09 20:31:13   1536] Total net bbox length = 4.714e+05 (2.237e+05 2.476e+05) (ext = 2.416e+04)
[03/09 20:31:13   1536] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1417.0MB
[03/09 20:31:13   1536] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=1417.0MB) @(0:25:34 - 0:25:37).
[03/09 20:31:13   1536] *** Finished refinePlace (0:25:37 mem=1417.0M) ***
[03/09 20:31:13   1536] Finished re-routing un-routed nets (0:00:00.0 1417.0M)
[03/09 20:31:13   1536] 
[03/09 20:31:14   1537] 
[03/09 20:31:14   1537] Density : 0.5857
[03/09 20:31:14   1537] Max route overflow : 0.0000
[03/09 20:31:14   1537] 
[03/09 20:31:14   1537] 
[03/09 20:31:14   1537] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=1417.0M) ***
[03/09 20:31:14   1537] ** GigaOpt Optimizer WNS Slack -0.773 TNS Slack -871.196 Density 58.57
[03/09 20:31:14   1537] Skipped Place ECO bump recovery (WNS opt)
[03/09 20:31:14   1537] Optimizer WNS Pass 3
[03/09 20:31:14   1537] Active Path Group: reg2reg  
[03/09 20:31:14   1537] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:31:14   1537] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:31:14   1537] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:31:14   1537] |  -0.773|   -0.773|-871.196| -871.196|    58.57%|   0:00:00.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 20:31:14   1537] |  -0.759|   -0.759|-870.528| -870.528|    58.58%|   0:00:00.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 20:31:15   1538] |  -0.752|   -0.752|-870.121| -870.121|    58.58%|   0:00:01.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 20:31:20   1543] |  -0.752|   -0.752|-869.805| -869.805|    58.59%|   0:00:05.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/09 20:31:21   1544] |  -0.748|   -0.748|-869.965| -869.965|    58.59%|   0:00:01.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
[03/09 20:31:27   1550] |  -0.745|   -0.745|-869.176| -869.176|    58.59%|   0:00:06.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 20:31:30   1553] |  -0.745|   -0.745|-868.776| -868.776|    58.60%|   0:00:03.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 20:31:31   1554] |  -0.744|   -0.744|-868.726| -868.726|    58.60%|   0:00:01.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 20:31:33   1556] |  -0.744|   -0.744|-868.698| -868.698|    58.60%|   0:00:02.0| 1411.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 20:31:33   1557] |  -0.740|   -0.740|-867.956| -867.956|    58.63%|   0:00:00.0| 1411.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 20:31:42   1565] |  -0.736|   -0.736|-867.170| -867.170|    58.63%|   0:00:09.0| 1411.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:32:19   1602] |  -0.737|   -0.737|-867.137| -867.137|    58.64%|   0:00:37.0| 1421.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:32:23   1606] |  -0.733|   -0.733|-866.522| -866.522|    58.73%|   0:00:04.0| 1421.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/09 20:33:21   1664] |  -0.735|   -0.735|-866.018| -866.018|    58.75%|   0:00:58.0| 1422.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:33:25   1668] |  -0.734|   -0.734|-865.860| -865.860|    58.75%|   0:00:04.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:33:25   1668] |  -0.734|   -0.734|-865.752| -865.752|    58.75%|   0:00:00.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:33:33   1676] |  -0.734|   -0.734|-865.075| -865.075|    58.90%|   0:00:08.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:33:43   1686] |  -0.734|   -0.734|-864.674| -864.674|    58.97%|   0:00:10.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:33:44   1687] |  -0.730|   -0.730|-864.507| -864.507|    58.98%|   0:00:01.0| 1418.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:29   1732] |  -0.731|   -0.731|-863.661| -863.661|    58.99%|   0:00:45.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:34:34   1737] |  -0.731|   -0.731|-863.288| -863.288|    58.99%|   0:00:05.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:34:38   1741] |  -0.730|   -0.730|-863.166| -863.166|    59.12%|   0:00:04.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:45   1748] |  -0.731|   -0.731|-862.605| -862.605|    59.18%|   0:00:07.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:45   1748] |  -0.730|   -0.730|-862.581| -862.581|    59.18%|   0:00:00.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:46   1749] |  -0.730|   -0.730|-862.467| -862.467|    59.18%|   0:00:01.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:47   1750] |  -0.730|   -0.730|-862.331| -862.331|    59.22%|   0:00:01.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:51   1754] |  -0.730|   -0.730|-862.620| -862.620|    59.27%|   0:00:04.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:34:53   1756] Analyzing useful skew in preCTS mode ...
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/09 20:34:53   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/09 20:34:53   1756]  ** Useful skew failure reasons **
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:34:53   1756] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:26   1789] |  -0.726|   -0.726|-861.670| -861.965|    59.35%|   0:00:35.0| 1428.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:35:27   1790] |  -0.726|   -0.726|-861.641| -861.936|    59.35%|   0:00:01.0| 1426.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:35:27   1790] |  -0.726|   -0.726|-861.246| -861.541|    59.35%|   0:00:00.0| 1426.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:35:30   1793] |  -0.726|   -0.726|-860.456| -860.752|    59.55%|   0:00:03.0| 1426.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:35:32   1795] |  -0.726|   -0.726|-860.289| -860.584|    59.61%|   0:00:02.0| 1427.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:35:32   1795] |  -0.726|   -0.726|-860.231| -860.526|    59.61%|   0:00:00.0| 1427.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:35:39   1802] |  -0.727|   -0.727|-859.899| -860.194|    59.73%|   0:00:07.0| 1429.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:35:42   1804] Analyzing useful skew in preCTS mode ...
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/09 20:35:42   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/09 20:35:42   1805]  ** Useful skew failure reasons **
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805]  ** Useful skew failure reasons **
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805]  ** Useful skew failure reasons **
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:35:42   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:02   1825] |  -0.722|   -0.722|-860.130| -860.935|    59.82%|   0:00:23.0| 1429.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:36:13   1836] |  -0.722|   -0.722|-860.054| -860.859|    59.83%|   0:00:11.0| 1429.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:36:16   1839] |  -0.721|   -0.721|-859.398| -860.203|    59.98%|   0:00:03.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:25   1848] |  -0.721|   -0.721|-859.252| -860.058|    59.99%|   0:00:09.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:25   1848] |  -0.721|   -0.721|-859.173| -859.978|    59.99%|   0:00:00.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:26   1849] |  -0.721|   -0.721|-858.917| -859.722|    60.07%|   0:00:01.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:28   1850] |  -0.721|   -0.721|-858.854| -859.660|    60.07%|   0:00:02.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:28   1851] |  -0.721|   -0.721|-858.844| -859.649|    60.07%|   0:00:00.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:31   1853] |  -0.722|   -0.722|-858.052| -858.857|    60.16%|   0:00:03.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:36:31   1854] Analyzing useful skew in preCTS mode ...
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/09 20:36:31   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/09 20:36:31   1854]  ** Useful skew failure reasons **
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854]  ** Useful skew failure reasons **
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854]  ** Useful skew failure reasons **
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:31   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:36:59   1881] |  -0.718|   -0.718|-858.968| -860.353|    60.18%|   0:00:28.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 20:37:08   1891] |  -0.718|   -0.718|-858.715| -860.100|    60.17%|   0:00:09.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 20:37:09   1892] |  -0.718|   -0.718|-858.714| -860.099|    60.17%|   0:00:01.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 20:37:12   1895] |  -0.718|   -0.718|-858.396| -859.781|    60.33%|   0:00:03.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:37:15   1898] |  -0.718|   -0.718|-857.821| -859.206|    60.39%|   0:00:03.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:37:16   1899] |  -0.717|   -0.717|-857.480| -858.865|    60.40%|   0:00:01.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:37:22   1905] |  -0.717|   -0.717|-857.042| -858.427|    60.40%|   0:00:06.0| 1433.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:37:25   1908] |  -0.717|   -0.717|-856.895| -858.279|    60.48%|   0:00:03.0| 1433.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:37:26   1909] |  -0.717|   -0.717|-856.706| -858.091|    60.50%|   0:00:01.0| 1433.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:37:31   1914] |  -0.718|   -0.718|-856.585| -857.969|    60.60%|   0:00:05.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:37:32   1915] |  -0.718|   -0.718|-856.570| -857.955|    60.62%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:37:33   1916] Analyzing useful skew in preCTS mode ...
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/09 20:37:33   1916] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/09 20:37:33   1916]  ** Useful skew failure reasons **
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916]  ** Useful skew failure reasons **
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916]  ** Useful skew failure reasons **
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:33   1916] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:37:52   1934] |  -0.714|   -0.714|-857.696| -859.530|    60.64%|   0:00:20.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:37:55   1938] |  -0.714|   -0.714|-857.449| -859.283|    60.64%|   0:00:03.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:37:56   1938] |  -0.714|   -0.714|-857.418| -859.252|    60.64%|   0:00:01.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:37:58   1941] |  -0.714|   -0.714|-857.054| -858.888|    60.76%|   0:00:02.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:01   1944] |  -0.713|   -0.713|-857.293| -859.127|    60.80%|   0:00:03.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:38:18   1961] |  -0.715|   -0.715|-854.003| -855.837|    61.07%|   0:00:17.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:38:21   1964] |  -0.715|   -0.715|-853.960| -855.794|    61.16%|   0:00:03.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:38:22   1964] |  -0.715|   -0.715|-853.918| -855.752|    61.17%|   0:00:01.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:38:22   1965] Analyzing useful skew in preCTS mode ...
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/09 20:38:22   1965] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/09 20:38:22   1965]  ** Useful skew failure reasons **
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965]  ** Useful skew failure reasons **
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965]  ** Useful skew failure reasons **
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:22   1965] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:33   1976] |  -0.711|   -0.711|-853.768| -856.349|    61.16%|   0:00:11.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:38:36   1978] |  -0.711|   -0.711|-853.430| -856.011|    61.23%|   0:00:03.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:40   1983] |  -0.711|   -0.711|-853.217| -855.798|    61.27%|   0:00:04.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:41   1983] |  -0.711|   -0.711|-853.082| -855.663|    61.28%|   0:00:01.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:45   1988] |  -0.711|   -0.711|-852.750| -855.330|    61.37%|   0:00:04.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:47   1990] |  -0.711|   -0.711|-852.595| -855.176|    61.42%|   0:00:02.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:47   1990] |  -0.711|   -0.711|-852.595| -855.176|    61.43%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:38:48   1990] Analyzing useful skew in preCTS mode ...
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/09 20:38:48   1991] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/09 20:38:48   1991]  ** Useful skew failure reasons **
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991]  ** Useful skew failure reasons **
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991]  ** Useful skew failure reasons **
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:38:48   1991] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:02   2005] |  -0.708|   -0.708|-853.628| -857.017|    61.43%|   0:00:15.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:05   2008] |  -0.710|   -0.710|-853.322| -856.710|    61.44%|   0:00:03.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:05   2008] |  -0.708|   -0.708|-853.282| -856.670|    61.44%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:07   2010] |  -0.708|   -0.708|-853.211| -856.599|    61.50%|   0:00:02.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:08   2011] |  -0.708|   -0.708|-852.786| -856.174|    61.53%|   0:00:01.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:11   2014] |  -0.708|   -0.708|-852.719| -856.107|    61.60%|   0:00:03.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:11   2014] |  -0.708|   -0.708|-852.655| -856.043|    61.61%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:12   2014] Analyzing useful skew in preCTS mode ...
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/09 20:39:12   2014] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/09 20:39:12   2014]  ** Useful skew failure reasons **
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2014] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015]  ** Useful skew failure reasons **
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015]  ** Useful skew failure reasons **
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:12   2015] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:23   2026] |  -0.705|   -0.705|-852.410| -856.916|    61.60%|   0:00:12.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:24   2027] |  -0.705|   -0.705|-852.399| -856.905|    61.60%|   0:00:01.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:26   2028] |  -0.705|   -0.705|-851.919| -856.425|    61.66%|   0:00:02.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:26   2029] |  -0.705|   -0.705|-851.844| -856.350|    61.68%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:29   2031] |  -0.705|   -0.705|-851.747| -856.253|    61.72%|   0:00:03.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:30   2032] |  -0.705|   -0.705|-851.661| -856.167|    61.75%|   0:00:01.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:30   2032] |  -0.705|   -0.705|-851.657| -856.163|    61.75%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:39:30   2033] Analyzing useful skew in preCTS mode ...
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/09 20:39:30   2033] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/09 20:39:30   2033]  ** Useful skew failure reasons **
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033]  ** Useful skew failure reasons **
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033]  ** Useful skew failure reasons **
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:30   2033] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:39:47   2050] |  -0.702|   -0.702|-852.634| -857.808|    61.75%|   0:00:17.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:48   2051] |  -0.702|   -0.702|-852.254| -857.428|    61.75%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:49   2051] |  -0.702|   -0.702|-852.209| -857.382|    61.75%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:50   2053] |  -0.701|   -0.701|-851.636| -856.810|    61.84%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:55   2057] |  -0.701|   -0.701|-851.124| -856.297|    61.91%|   0:00:05.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:55   2058] |  -0.701|   -0.701|-851.058| -856.231|    61.91%|   0:00:00.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:39:59   2061] |  -0.701|   -0.701|-850.962| -856.136|    61.92%|   0:00:04.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:40:03   2066] |  -0.701|   -0.701|-850.849| -856.022|    62.10%|   0:00:04.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:40:08   2071] |  -0.701|   -0.701|-850.201| -855.374|    62.20%|   0:00:05.0| 1438.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:40:08   2071] |  -0.701|   -0.701|-850.187| -855.360|    62.20%|   0:00:00.0| 1438.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:40:09   2071] Analyzing useful skew in preCTS mode ...
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/09 20:40:09   2071] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/09 20:40:09   2071]  ** Useful skew failure reasons **
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2071] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072]  ** Useful skew failure reasons **
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072]  ** Useful skew failure reasons **
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:09   2072] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:27   2090] |  -0.697|   -0.697|-850.099| -856.224|    62.20%|   0:00:19.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:40:29   2092] |  -0.697|   -0.697|-849.804| -855.928|    62.20%|   0:00:02.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:40:31   2094] |  -0.697|   -0.697|-849.517| -855.642|    62.19%|   0:00:02.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:40:40   2103] |  -0.697|   -0.697|-849.356| -855.481|    62.44%|   0:00:09.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:40:49   2111] |  -0.697|   -0.697|-849.182| -855.306|    62.64%|   0:00:09.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:40:49   2112] |  -0.697|   -0.697|-849.020| -855.144|    62.65%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:40:50   2112] Analyzing useful skew in preCTS mode ...
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/09 20:40:50   2112] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/09 20:40:50   2112]  ** Useful skew failure reasons **
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2112] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113]  ** Useful skew failure reasons **
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113]  ** Useful skew failure reasons **
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:40:50   2113] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:01   2123] |  -0.693|   -0.693|-849.143| -856.273|    62.64%|   0:00:12.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:41:01   2124] |  -0.693|   -0.693|-849.089| -856.218|    62.64%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:41:04   2126] |  -0.693|   -0.693|-849.175| -856.305|    62.73%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:41:06   2129] |  -0.693|   -0.693|-849.114| -856.243|    62.78%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:41:09   2131] |  -0.694|   -0.694|-849.074| -856.203|    62.84%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:41:10   2133] Analyzing useful skew in preCTS mode ...
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/09 20:41:10   2133] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/09 20:41:10   2133]  ** Useful skew failure reasons **
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133]  ** Useful skew failure reasons **
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133]  ** Useful skew failure reasons **
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:10   2133] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:27   2150] |  -0.690|   -0.690|-848.293| -856.792|    62.86%|   0:00:18.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
[03/09 20:41:28   2151] |  -0.690|   -0.690|-847.916| -856.415|    62.87%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:41:28   2151] |  -0.690|   -0.690|-847.808| -856.307|    62.87%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:41:30   2153] |  -0.689|   -0.689|-847.545| -856.044|    62.95%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:36   2158] |  -0.688|   -0.688|-847.004| -855.503|    62.95%|   0:00:06.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:41:37   2159] |  -0.688|   -0.688|-846.848| -855.347|    62.95%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:41:38   2161] |  -0.688|   -0.688|-846.717| -855.216|    63.03%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 20:41:39   2162] |  -0.689|   -0.689|-846.695| -855.194|    63.06%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:41:40   2162] |  -0.688|   -0.688|-846.600| -855.100|    63.06%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:43   2165] |  -0.688|   -0.688|-846.056| -854.555|    63.06%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:44   2167] |  -0.688|   -0.688|-845.998| -854.497|    63.10%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:47   2170] |  -0.688|   -0.688|-845.472| -853.971|    63.16%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:49   2171] |  -0.688|   -0.688|-845.442| -853.941|    63.19%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:49   2171] |  -0.688|   -0.688|-845.427| -853.926|    63.19%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:41:49   2172] Analyzing useful skew in preCTS mode ...
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/09 20:41:49   2172] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/09 20:41:49   2172]  ** Useful skew failure reasons **
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172]  ** Useful skew failure reasons **
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172]  ** Useful skew failure reasons **
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:49   2172] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:41:59   2182] |  -0.685|   -0.685|-845.706| -855.378|    63.19%|   0:00:10.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:02   2185] |  -0.687|   -0.687|-845.440| -855.113|    63.18%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/09 20:42:03   2185] |  -0.685|   -0.685|-845.338| -855.011|    63.18%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:05   2187] |  -0.686|   -0.686|-844.661| -854.334|    63.28%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:05   2188] |  -0.686|   -0.686|-844.541| -854.214|    63.32%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:09   2192] |  -0.686|   -0.686|-844.477| -854.149|    63.41%|   0:00:04.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:10   2192] |  -0.686|   -0.686|-844.445| -854.117|    63.42%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:10   2193] Analyzing useful skew in preCTS mode ...
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/09 20:42:10   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/09 20:42:10   2193]  ** Useful skew failure reasons **
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193]  ** Useful skew failure reasons **
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193]  ** Useful skew failure reasons **
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:10   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:30   2213] |  -0.681|   -0.681|-843.462| -855.556|    63.41%|   0:00:20.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:42:34   2216] |  -0.682|   -0.682|-843.040| -855.134|    63.41%|   0:00:04.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:42:34   2217] |  -0.681|   -0.681|-843.029| -855.123|    63.41%|   0:00:00.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:42:37   2219] |  -0.683|   -0.683|-842.886| -854.981|    63.50%|   0:00:03.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:42:38   2220] |  -0.681|   -0.681|-842.643| -854.738|    63.51%|   0:00:01.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:42:38   2221] |  -0.681|   -0.681|-842.577| -854.671|    63.52%|   0:00:00.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:42:44   2227] |  -0.682|   -0.682|-841.363| -853.457|    63.64%|   0:00:06.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:42:45   2228] |  -0.682|   -0.682|-841.355| -853.449|    63.67%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:42:45   2228] Analyzing useful skew in preCTS mode ...
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/09 20:42:45   2228] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/09 20:42:45   2228]  ** Useful skew failure reasons **
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228]  ** Useful skew failure reasons **
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228]  ** Useful skew failure reasons **
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:45   2228] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:42:58   2241] |  -0.678|   -0.678|-840.549| -854.245|    63.66%|   0:00:13.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:01   2244] |  -0.678|   -0.678|-840.134| -853.831|    63.66%|   0:00:03.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:03   2246] |  -0.678|   -0.678|-839.461| -853.158|    63.76%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:43:05   2248] |  -0.678|   -0.678|-839.197| -852.894|    63.78%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:43:05   2248] |  -0.677|   -0.677|-839.120| -852.817|    63.79%|   0:00:00.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:16   2259] |  -0.677|   -0.677|-838.498| -852.195|    63.78%|   0:00:11.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:16   2259] |  -0.677|   -0.677|-838.435| -852.132|    63.78%|   0:00:00.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:17   2259] |  -0.677|   -0.677|-838.423| -852.120|    63.77%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:18   2260] |  -0.676|   -0.676|-837.896| -851.593|    63.83%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:43:25   2268] |  -0.676|   -0.676|-837.608| -851.305|    63.83%|   0:00:07.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:43:26   2269] |  -0.676|   -0.676|-837.497| -851.194|    63.82%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:43:28   2270] |  -0.675|   -0.675|-837.505| -851.201|    63.87%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:43:30   2273] |  -0.675|   -0.675|-836.876| -850.573|    63.91%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:40   2282] |  -0.676|   -0.676|-836.615| -850.311|    63.91%|   0:00:10.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:43:41   2283] |  -0.675|   -0.675|-836.532| -850.229|    63.92%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:42   2284] |  -0.675|   -0.675|-836.415| -850.112|    63.96%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:46   2288] |  -0.675|   -0.675|-836.258| -849.955|    64.03%|   0:00:04.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:48   2290] |  -0.675|   -0.675|-836.138| -849.835|    64.08%|   0:00:02.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:43:48   2291] Analyzing useful skew in preCTS mode ...
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/09 20:43:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/09 20:43:48   2291]  ** Useful skew failure reasons **
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291]  ** Useful skew failure reasons **
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291]  ** Useful skew failure reasons **
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:43:49   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:04   2306] |  -0.671|   -0.671|-835.046| -850.750|    64.07%|   0:00:16.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:07   2310] |  -0.671|   -0.671|-835.003| -850.707|    64.07%|   0:00:03.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:07   2310] |  -0.671|   -0.671|-834.959| -850.663|    64.07%|   0:00:00.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:10   2312] |  -0.672|   -0.672|-834.945| -850.649|    64.18%|   0:00:03.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:44:11   2313] |  -0.671|   -0.671|-834.925| -850.629|    64.22%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:44:13   2316] |  -0.671|   -0.671|-834.435| -850.139|    64.23%|   0:00:02.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:14   2317] |  -0.671|   -0.671|-834.403| -850.107|    64.23%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:15   2318] |  -0.671|   -0.671|-834.401| -850.105|    64.27%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:17   2320] Analyzing useful skew in preCTS mode ...
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/09 20:44:17   2320] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/09 20:44:17   2320]  ** Useful skew failure reasons **
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320]  ** Useful skew failure reasons **
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320]  ** Useful skew failure reasons **
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:17   2320] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:33   2336] |  -0.668|   -0.668|-832.587| -850.789|    64.29%|   0:00:18.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:44:38   2341] |  -0.668|   -0.668|-832.237| -850.440|    64.28%|   0:00:05.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:44:40   2343] |  -0.667|   -0.667|-831.952| -850.154|    64.36%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 20:44:49   2352] |  -0.668|   -0.668|-831.819| -850.021|    64.36%|   0:00:09.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:44:50   2353] |  -0.668|   -0.668|-831.489| -849.691|    64.39%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:44:51   2353] |  -0.668|   -0.668|-831.439| -849.641|    64.40%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:44:51   2353] |  -0.668|   -0.668|-831.432| -849.634|    64.40%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:44:53   2355] |  -0.668|   -0.668|-831.053| -849.255|    64.44%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:44:53   2356] |  -0.668|   -0.668|-831.017| -849.219|    64.47%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:44:54   2356] Analyzing useful skew in preCTS mode ...
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/09 20:44:54   2356] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/09 20:44:54   2356]  ** Useful skew failure reasons **
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356]  ** Useful skew failure reasons **
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356]  ** Useful skew failure reasons **
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:44:54   2356] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:06   2369] |  -0.665|   -0.665|-829.773| -850.000|    64.46%|   0:00:13.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:45:08   2370] |  -0.664|   -0.664|-829.592| -849.819|    64.46%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/D   |
[03/09 20:45:08   2370] |  -0.664|   -0.664|-829.429| -849.656|    64.46%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/D   |
[03/09 20:45:10   2372] |  -0.664|   -0.664|-829.299| -849.526|    64.53%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:45:11   2374] |  -0.664|   -0.664|-829.047| -849.273|    64.57%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:12   2374] |  -0.664|   -0.664|-828.944| -849.171|    64.57%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:16   2378] |  -0.664|   -0.664|-828.186| -848.413|    64.65%|   0:00:04.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:17   2379] |  -0.664|   -0.664|-827.972| -848.199|    64.68%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:18   2380] |  -0.664|   -0.664|-827.967| -848.193|    64.68%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:18   2380] Analyzing useful skew in preCTS mode ...
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/09 20:45:18   2380] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/09 20:45:18   2380]  ** Useful skew failure reasons **
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2380] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381]  ** Useful skew failure reasons **
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381]  ** Useful skew failure reasons **
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:18   2381] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:25   2388] |  -0.662|   -0.662|-825.389| -847.557|    64.67%|   0:00:07.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:45:26   2389] |  -0.662|   -0.662|-825.335| -847.503|    64.67%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:45:27   2390] |  -0.661|   -0.661|-825.017| -847.184|    64.73%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:29   2392] |  -0.661|   -0.661|-824.767| -846.934|    64.76%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:30   2392] |  -0.661|   -0.661|-824.707| -846.874|    64.76%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:30   2393] |  -0.661|   -0.661|-824.624| -846.791|    64.76%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:31   2393] |  -0.661|   -0.661|-824.541| -846.708|    64.77%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:45:33   2396] |  -0.661|   -0.661|-824.300| -846.467|    64.81%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:34   2397] |  -0.661|   -0.661|-824.187| -846.354|    64.82%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:45:35   2397] |  -0.661|   -0.661|-824.157| -846.324|    64.83%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:45:35   2397] Analyzing useful skew in preCTS mode ...
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/09 20:45:35   2397] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/09 20:45:35   2397]  ** Useful skew failure reasons **
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397]  ** Useful skew failure reasons **
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397]  ** Useful skew failure reasons **
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:35   2397] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:48   2411] |  -0.658|   -0.658|-822.569| -847.144|    64.81%|   0:00:13.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:51   2414] |  -0.658|   -0.658|-822.392| -846.968|    64.81%|   0:00:03.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:53   2416] |  -0.661|   -0.661|-822.313| -846.889|    64.87%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:53   2416] |  -0.660|   -0.660|-822.197| -846.773|    64.88%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:45:54   2416] |  -0.660|   -0.660|-822.173| -846.749|    64.88%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:45:55   2417] |  -0.659|   -0.659|-822.092| -846.668|    64.92%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:56   2418] |  -0.659|   -0.659|-821.894| -846.470|    64.95%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:56   2418] |  -0.659|   -0.659|-821.887| -846.463|    64.95%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:45:56   2419] Analyzing useful skew in preCTS mode ...
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/09 20:45:56   2419] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/09 20:45:56   2419]  ** Useful skew failure reasons **
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419]  ** Useful skew failure reasons **
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419]  ** Useful skew failure reasons **
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:45:56   2419] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:05   2428] |  -0.654|   -0.654|-819.527| -845.786|    64.94%|   0:00:09.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:07   2429] |  -0.654|   -0.654|-819.321| -845.580|    64.94%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:07   2429] |  -0.654|   -0.654|-819.218| -845.477|    64.94%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:08   2431] |  -0.654|   -0.654|-818.714| -844.973|    65.02%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:09   2432] |  -0.654|   -0.654|-818.416| -844.674|    65.05%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:10   2432] |  -0.654|   -0.654|-818.166| -844.424|    65.06%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:12   2434] Analyzing useful skew in preCTS mode ...
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/09 20:46:12   2434] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/09 20:46:12   2434]  ** Useful skew failure reasons **
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434]  ** Useful skew failure reasons **
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434]  ** Useful skew failure reasons **
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:12   2434] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:23   2445] |  -0.650|   -0.650|-815.366| -843.798|    65.07%|   0:00:13.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:46:23   2446] |  -0.650|   -0.650|-815.070| -843.502|    65.07%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:46:25   2447] |  -0.653|   -0.653|-814.772| -843.203|    65.11%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:46:25   2447] |  -0.650|   -0.650|-813.921| -842.352|    65.11%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:46:26   2449] |  -0.649|   -0.649|-813.313| -841.744|    65.12%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:28   2451] |  -0.649|   -0.649|-812.688| -841.120|    65.12%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:29   2452] Analyzing useful skew in preCTS mode ...
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/09 20:46:29   2452] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/09 20:46:30   2452]  ** Useful skew failure reasons **
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452]  ** Useful skew failure reasons **
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452]  ** Useful skew failure reasons **
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:30   2452] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:37   2460] |  -0.646|   -0.646|-809.442| -839.574|    65.13%|   0:00:09.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:38   2461] |  -0.646|   -0.646|-809.128| -839.260|    65.13%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:39   2462] |  -0.646|   -0.646|-808.639| -838.771|    65.18%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:41   2464] |  -0.645|   -0.645|-808.193| -838.324|    65.21%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:46:42   2464] |  -0.645|   -0.645|-807.971| -838.102|    65.21%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:44   2466] |  -0.645|   -0.645|-807.849| -837.981|    65.21%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:45   2467] |  -0.646|   -0.646|-807.521| -837.653|    65.23%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:46:45   2467] |  -0.645|   -0.645|-807.475| -837.607|    65.23%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:46   2468] |  -0.645|   -0.645|-807.322| -837.453|    65.26%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:46   2468] |  -0.645|   -0.645|-807.287| -837.418|    65.28%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:46:46   2469] Analyzing useful skew in preCTS mode ...
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/09 20:46:46   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/09 20:46:46   2469]  ** Useful skew failure reasons **
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:46   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469]  ** Useful skew failure reasons **
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469]  ** Useful skew failure reasons **
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:47   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:53   2475] |  -0.640|   -0.640|-803.162| -835.184|    65.27%|   0:00:07.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:46:53   2475] |  -0.640|   -0.640|-803.099| -835.121|    65.27%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:46:54   2476] |  -0.640|   -0.640|-801.007| -833.029|    65.31%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:46:54   2477] |  -0.640|   -0.640|-800.971| -832.992|    65.32%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:46:55   2477] |  -0.640|   -0.640|-800.949| -832.971|    65.32%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/09 20:46:55   2478] Analyzing useful skew in preCTS mode ...
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/09 20:46:55   2478] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/09 20:46:55   2478]  ** Useful skew failure reasons **
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:55   2478] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478]  ** Useful skew failure reasons **
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478]  ** Useful skew failure reasons **
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:56   2478] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:46:58   2480] |  -0.633|   -0.633|-791.367| -826.032|    65.34%|   0:00:03.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:59   2481] |  -0.633|   -0.633|-791.100| -825.765|    65.34%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:59   2481] |  -0.633|   -0.633|-791.083| -825.748|    65.34%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:46:59   2482] |  -0.632|   -0.632|-789.741| -824.406|    65.35%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:00   2482] |  -0.631|   -0.631|-788.008| -822.673|    65.36%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:01   2484] |  -0.631|   -0.631|-787.874| -822.539|    65.36%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:01   2484] |  -0.631|   -0.631|-787.864| -822.529|    65.36%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:02   2484] |  -0.630|   -0.630|-787.378| -822.043|    65.37%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:02   2485] |  -0.628|   -0.628|-786.693| -821.358|    65.36%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:47:04   2487] |  -0.628|   -0.628|-785.532| -820.197|    65.37%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:47:05   2487] |  -0.629|   -0.629|-785.145| -819.810|    65.39%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:47:05   2487] |  -0.629|   -0.629|-785.012| -819.677|    65.39%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:47:05   2488] |  -0.629|   -0.629|-784.448| -819.114|    65.40%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:47:06   2488] |  -0.629|   -0.629|-784.393| -819.058|    65.40%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 20:47:06   2488] Analyzing useful skew in preCTS mode ...
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/09 20:47:06   2488] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/09 20:47:06   2488]  ** Useful skew failure reasons **
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488]  ** Useful skew failure reasons **
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488]  ** Useful skew failure reasons **
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:06   2488] |  -0.617|   -0.617|-732.673| -768.710|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:06   2489] |  -0.607|   -0.607|-731.624| -767.661|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:06   2489] |  -0.598|   -0.598|-727.695| -763.733|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:07   2489] |  -0.594|   -0.594|-722.134| -758.172|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:07   2489] |  -0.589|   -0.589|-720.285| -756.322|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:08   2490] |  -0.584|   -0.584|-715.867| -751.904|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:09   2491] |  -0.582|   -0.582|-714.087| -750.125|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:10   2492] |  -0.580|   -0.580|-713.207| -749.245|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:11   2493] |  -0.580|   -0.580|-711.034| -747.071|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:11   2494] |  -0.580|   -0.580|-710.246| -746.283|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:11   2494] |  -0.575|   -0.575|-708.217| -744.255|    65.42%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:12   2494] |  -0.576|   -0.576|-706.346| -742.383|    65.42%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:12   2494] |  -0.573|   -0.573|-706.166| -742.204|    65.42%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:13   2495] |  -0.572|   -0.572|-705.980| -742.017|    65.42%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:14   2496] |  -0.569|   -0.569|-704.544| -740.581|    65.43%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:47:15   2497] |  -0.568|   -0.568|-703.281| -739.318|    65.43%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:16   2498] |  -0.568|   -0.568|-702.435| -738.472|    65.43%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:16   2498] |  -0.568|   -0.568|-702.369| -738.406|    65.43%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:16   2498] |  -0.566|   -0.566|-701.354| -737.391|    65.44%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:17   2499] |  -0.566|   -0.566|-700.110| -736.147|    65.47%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:18   2500] |  -0.566|   -0.566|-698.776| -734.813|    65.49%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:18   2500] |  -0.566|   -0.566|-698.773| -734.811|    65.50%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:18   2500] Analyzing useful skew in preCTS mode ...
[03/09 20:47:18   2500] skewClock did not found any end points to delay or to advance
[03/09 20:47:18   2500]  ** Useful skew failure reasons **
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] skewClock did not found any end points to delay or to advance
[03/09 20:47:18   2500]  ** Useful skew failure reasons **
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] skewClock did not found any end points to delay or to advance
[03/09 20:47:18   2500]  ** Useful skew failure reasons **
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:47:18   2500] skewClock did not found any end points to delay or to advance
[03/09 20:47:18   2501] |  -0.566|   -0.566|-698.793| -734.831|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 20:47:18   2501] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:47:18   2501] 
[03/09 20:47:18   2501] *** Finish Core Optimize Step (cpu=0:16:04 real=0:16:04 mem=1466.0M) ***
[03/09 20:47:18   2501] Active Path Group: default 
[03/09 20:47:19   2501] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:47:19   2501] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:47:19   2501] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:47:19   2501] |  -0.129|   -0.566| -62.605| -734.831|    65.51%|   0:00:01.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/09 20:47:19   2501] |        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
[03/09 20:47:19   2501] |  -0.114|   -0.566| -51.389| -723.615|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 20:47:19   2501] |        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
[03/09 20:47:19   2501] |  -0.102|   -0.566| -48.114| -720.340|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 20:47:19   2501] |        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
[03/09 20:47:19   2501] |  -0.091|   -0.566| -40.778| -713.003|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 20:47:19   2501] |        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
[03/09 20:47:19   2501] |  -0.082|   -0.566| -36.573| -708.799|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 20:47:19   2501] |        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
[03/09 20:47:19   2502] |  -0.074|   -0.566| -21.550| -693.496|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 20:47:19   2502] |        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
[03/09 20:47:20   2502] |  -0.065|   -0.566|  -8.410| -680.223|    65.52%|   0:00:01.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 20:47:20   2502] |        |         |        |         |          |            |        |          |         | _reg_42_/D                                         |
[03/09 20:47:20   2502] |  -0.056|   -0.566|  -7.004| -678.761|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 20:47:20   2502] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 20:47:20   2502] |  -0.039|   -0.566|  -5.466| -675.813|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/09 20:47:20   2502] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 20:47:20   2502] |  -0.029|   -0.566|  -3.529| -673.850|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 20:47:20   2502] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 20:47:20   2502] |  -0.017|   -0.566|  -0.452| -669.076|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 20:47:20   2502] |        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
[03/09 20:47:20   2503] |  -0.010|   -0.566|  -0.076| -668.684|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 20:47:20   2503] |        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
[03/09 20:47:20   2503] |  -0.000|   -0.566|  -0.000| -667.495|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 20:47:20   2503] |        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
[03/09 20:47:21   2503] |   0.007|   -0.566|   0.000| -661.610|    65.53%|   0:00:01.0| 1466.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_121_/D                     |
[03/09 20:47:21   2503] |   0.014|   -0.566|   0.000| -657.775|    65.53%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/09 20:47:21   2503] |        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
[03/09 20:47:21   2503] |   0.014|   -0.566|   0.000| -657.775|    65.53%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/09 20:47:21   2503] |        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
[03/09 20:47:21   2503] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:47:21   2503] 
[03/09 20:47:21   2503] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=1466.0M) ***
[03/09 20:47:21   2503] 
[03/09 20:47:21   2503] *** Finished Optimize Step Cumulative (cpu=0:16:06 real=0:16:07 mem=1466.0M) ***
[03/09 20:47:21   2503] ** GigaOpt Optimizer WNS Slack -0.566 TNS Slack -657.775 Density 65.53
[03/09 20:47:21   2503] Placement Snapshot: Density distribution:
[03/09 20:47:21   2503] [1.00 -  +++]: 57 (8.77%)
[03/09 20:47:21   2503] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:47:21   2503] [0.90 - 0.95]: 2 (0.31%)
[03/09 20:47:21   2503] [0.85 - 0.90]: 9 (1.38%)
[03/09 20:47:21   2503] [0.80 - 0.85]: 11 (1.69%)
[03/09 20:47:21   2503] [0.75 - 0.80]: 12 (1.85%)
[03/09 20:47:21   2503] [0.70 - 0.75]: 8 (1.23%)
[03/09 20:47:21   2503] [0.65 - 0.70]: 20 (3.08%)
[03/09 20:47:21   2503] [0.60 - 0.65]: 26 (4.00%)
[03/09 20:47:21   2503] [0.55 - 0.60]: 36 (5.54%)
[03/09 20:47:21   2503] [0.50 - 0.55]: 40 (6.15%)
[03/09 20:47:21   2503] [0.45 - 0.50]: 55 (8.46%)
[03/09 20:47:21   2503] [0.40 - 0.45]: 56 (8.62%)
[03/09 20:47:21   2503] [0.35 - 0.40]: 35 (5.38%)
[03/09 20:47:21   2503] [0.30 - 0.35]: 24 (3.69%)
[03/09 20:47:21   2503] [0.25 - 0.30]: 16 (2.46%)
[03/09 20:47:21   2503] [0.20 - 0.25]: 16 (2.46%)
[03/09 20:47:21   2503] [0.15 - 0.20]: 28 (4.31%)
[03/09 20:47:21   2503] [0.10 - 0.15]: 31 (4.77%)
[03/09 20:47:21   2503] [0.05 - 0.10]: 32 (4.92%)
[03/09 20:47:21   2503] [0.00 - 0.05]: 128 (19.69%)
[03/09 20:47:21   2503] Begin: Area Reclaim Optimization
[03/09 20:47:21   2503] Reclaim Optimization WNS Slack -0.566  TNS Slack -657.775 Density 65.53
[03/09 20:47:21   2503] +----------+---------+--------+--------+------------+--------+
[03/09 20:47:21   2503] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:47:21   2503] +----------+---------+--------+--------+------------+--------+
[03/09 20:47:21   2503] |    65.53%|        -|  -0.566|-657.775|   0:00:00.0| 1466.0M|
[03/09 20:47:26   2508] |    64.96%|      508|  -0.566|-657.610|   0:00:05.0| 1466.0M|
[03/09 20:47:38   2520] |    63.11%|     2938|  -0.560|-648.592|   0:00:12.0| 1466.0M|
[03/09 20:47:38   2521] |    63.11%|       14|  -0.560|-648.580|   0:00:00.0| 1466.0M|
[03/09 20:47:38   2521] |    63.11%|        0|  -0.560|-648.580|   0:00:00.0| 1466.0M|
[03/09 20:47:38   2521] +----------+---------+--------+--------+------------+--------+
[03/09 20:47:38   2521] Reclaim Optimization End WNS Slack -0.560  TNS Slack -648.580 Density 63.11
[03/09 20:47:38   2521] 
[03/09 20:47:38   2521] ** Summary: Restruct = 0 Buffer Deletion = 445 Declone = 90 Resize = 2492 **
[03/09 20:47:38   2521] --------------------------------------------------------------
[03/09 20:47:38   2521] |                                   | Total     | Sequential |
[03/09 20:47:38   2521] --------------------------------------------------------------
[03/09 20:47:38   2521] | Num insts resized                 |    2478  |       0    |
[03/09 20:47:38   2521] | Num insts undone                  |     460  |       0    |
[03/09 20:47:38   2521] | Num insts Downsized               |    2478  |       0    |
[03/09 20:47:38   2521] | Num insts Samesized               |       0  |       0    |
[03/09 20:47:38   2521] | Num insts Upsized                 |       0  |       0    |
[03/09 20:47:38   2521] | Num multiple commits+uncommits    |      14  |       -    |
[03/09 20:47:38   2521] --------------------------------------------------------------
[03/09 20:47:38   2521] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:47:38   2521] Layer 7 has 1217 constrained nets 
[03/09 20:47:38   2521] **** End NDR-Layer Usage Statistics ****
[03/09 20:47:38   2521] ** Finished Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:17.0) **
[03/09 20:47:38   2521] *** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:17, mem=1466.04M, totSessionCpu=0:42:01).
[03/09 20:47:38   2521] Placement Snapshot: Density distribution:
[03/09 20:47:38   2521] [1.00 -  +++]: 57 (8.77%)
[03/09 20:47:38   2521] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:47:38   2521] [0.90 - 0.95]: 2 (0.31%)
[03/09 20:47:38   2521] [0.85 - 0.90]: 10 (1.54%)
[03/09 20:47:38   2521] [0.80 - 0.85]: 11 (1.69%)
[03/09 20:47:38   2521] [0.75 - 0.80]: 11 (1.69%)
[03/09 20:47:38   2521] [0.70 - 0.75]: 8 (1.23%)
[03/09 20:47:38   2521] [0.65 - 0.70]: 21 (3.23%)
[03/09 20:47:38   2521] [0.60 - 0.65]: 26 (4.00%)
[03/09 20:47:38   2521] [0.55 - 0.60]: 38 (5.85%)
[03/09 20:47:38   2521] [0.50 - 0.55]: 42 (6.46%)
[03/09 20:47:38   2521] [0.45 - 0.50]: 52 (8.00%)
[03/09 20:47:38   2521] [0.40 - 0.45]: 58 (8.92%)
[03/09 20:47:38   2521] [0.35 - 0.40]: 37 (5.69%)
[03/09 20:47:38   2521] [0.30 - 0.35]: 25 (3.85%)
[03/09 20:47:38   2521] [0.25 - 0.30]: 20 (3.08%)
[03/09 20:47:38   2521] [0.20 - 0.25]: 19 (2.92%)
[03/09 20:47:38   2521] [0.15 - 0.20]: 37 (5.69%)
[03/09 20:47:38   2521] [0.10 - 0.15]: 44 (6.77%)
[03/09 20:47:38   2521] [0.05 - 0.10]: 48 (7.38%)
[03/09 20:47:38   2521] [0.00 - 0.05]: 76 (11.69%)
[03/09 20:47:39   2521] *** Starting refinePlace (0:42:01 mem=1466.0M) ***
[03/09 20:47:39   2521] Total net bbox length = 4.921e+05 (2.354e+05 2.567e+05) (ext = 2.416e+04)
[03/09 20:47:39   2521] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:47:39   2521] default core: bins with density >  0.75 = 36.7 % ( 248 / 676 )
[03/09 20:47:39   2521] Density distribution unevenness ratio = 19.872%
[03/09 20:47:39   2521] RPlace IncrNP: Rollback Lev = -3
[03/09 20:47:39   2521] RPlace: Density =1.190000, incremental np is triggered.
[03/09 20:47:39   2521] nrCritNet: 2.00% ( 653 / 32692 ) cutoffSlk: -566.2ps stdDelay: 14.2ps
[03/09 20:47:48   2530] default core: bins with density >  0.75 = 45.6 % ( 308 / 676 )
[03/09 20:47:48   2530] Density distribution unevenness ratio = 16.916%
[03/09 20:47:48   2530] RPlace postIncrNP: Density = 1.190000 -> 0.952222.
[03/09 20:47:48   2530] RPlace postIncrNP Info: Density distribution changes:
[03/09 20:47:48   2530] [1.10+      ] :	 12 (1.78%) -> 0 (0.00%)
[03/09 20:47:48   2530] [1.05 - 1.10] :	 14 (2.07%) -> 0 (0.00%)
[03/09 20:47:48   2530] [1.00 - 1.05] :	 49 (7.25%) -> 0 (0.00%)
[03/09 20:47:48   2530] [0.95 - 1.00] :	 47 (6.95%) -> 1 (0.15%)
[03/09 20:47:48   2530] [0.90 - 0.95] :	 49 (7.25%) -> 17 (2.51%)
[03/09 20:47:48   2530] [0.85 - 0.90] :	 33 (4.88%) -> 132 (19.53%)
[03/09 20:47:48   2530] [0.80 - 0.85] :	 26 (3.85%) -> 114 (16.86%)
[03/09 20:47:48   2530] [CPU] RefinePlace/IncrNP (cpu=0:00:09.4, real=0:00:09.0, mem=1486.2MB) @(0:42:01 - 0:42:11).
[03/09 20:47:48   2530] Move report: incrNP moves 20028 insts, mean move: 7.67 um, max move: 70.00 um
[03/09 20:47:48   2530] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7524_0): (211.20, 343.00) --> (232.60, 294.40)
[03/09 20:47:48   2530] Move report: Timing Driven Placement moves 20028 insts, mean move: 7.67 um, max move: 70.00 um
[03/09 20:47:48   2530] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7524_0): (211.20, 343.00) --> (232.60, 294.40)
[03/09 20:47:48   2530] 	Runtime: CPU: 0:00:09.4 REAL: 0:00:09.0 MEM: 1486.2MB
[03/09 20:47:48   2530] Starting refinePlace ...
[03/09 20:47:48   2530] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:47:48   2530] default core: bins with density >  0.75 = 43.5 % ( 294 / 676 )
[03/09 20:47:48   2530] Density distribution unevenness ratio = 16.573%
[03/09 20:47:49   2531]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:47:49   2531] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1486.2MB) @(0:42:11 - 0:42:12).
[03/09 20:47:49   2531] Move report: preRPlace moves 9983 insts, mean move: 0.54 um, max move: 5.40 um
[03/09 20:47:49   2531] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2537_0): (127.00, 416.80) --> (125.20, 420.40)
[03/09 20:47:49   2531] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/09 20:47:49   2531] Move report: Detail placement moves 9983 insts, mean move: 0.54 um, max move: 5.40 um
[03/09 20:47:49   2531] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2537_0): (127.00, 416.80) --> (125.20, 420.40)
[03/09 20:47:49   2531] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1486.2MB
[03/09 20:47:49   2531] Statistics of distance of Instance movement in refine placement:
[03/09 20:47:49   2531]   maximum (X+Y) =        70.20 um
[03/09 20:47:49   2531]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7524_0) with max move: (211.2, 343) -> (232.8, 294.4)
[03/09 20:47:49   2531]   mean    (X+Y) =         7.38 um
[03/09 20:47:49   2531] Total instances flipped for legalization: 26
[03/09 20:47:49   2531] Summary Report:
[03/09 20:47:49   2531] Instances move: 20971 (out of 30711 movable)
[03/09 20:47:49   2531] Mean displacement: 7.38 um
[03/09 20:47:49   2531] Max displacement: 70.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7524_0) (211.2, 343) -> (232.8, 294.4)
[03/09 20:47:49   2531] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[03/09 20:47:49   2531] Total instances moved : 20971
[03/09 20:47:49   2531] Total net bbox length = 4.974e+05 (2.408e+05 2.566e+05) (ext = 2.417e+04)
[03/09 20:47:49   2531] Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1486.2MB
[03/09 20:47:49   2531] [CPU] RefinePlace/total (cpu=0:00:10.2, real=0:00:10.0, mem=1486.2MB) @(0:42:01 - 0:42:12).
[03/09 20:47:49   2531] *** Finished refinePlace (0:42:12 mem=1486.2M) ***
[03/09 20:47:49   2532] Finished re-routing un-routed nets (0:00:00.3 1486.2M)
[03/09 20:47:49   2532] 
[03/09 20:47:52   2534] 
[03/09 20:47:52   2534] Density : 0.6311
[03/09 20:47:52   2534] Max route overflow : 0.0000
[03/09 20:47:52   2534] 
[03/09 20:47:52   2534] 
[03/09 20:47:52   2534] *** Finish Physical Update (cpu=0:00:13.2 real=0:00:14.0 mem=1486.2M) ***
[03/09 20:47:52   2534] ** GigaOpt Optimizer WNS Slack -0.606 TNS Slack -668.543 Density 63.11
[03/09 20:47:52   2534] Skipped Place ECO bump recovery (WNS opt)
[03/09 20:47:52   2534] Optimizer WNS Pass 4
[03/09 20:47:52   2535] Active Path Group: reg2reg  
[03/09 20:47:52   2535] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:47:52   2535] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:47:52   2535] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:47:52   2535] |  -0.606|   -0.606|-668.543| -668.543|    63.11%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:52   2535] |  -0.595|   -0.595|-665.976| -665.976|    63.11%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 20:47:53   2535] |  -0.587|   -0.587|-665.934| -665.934|    63.11%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:53   2535] |  -0.580|   -0.580|-664.827| -664.827|    63.11%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:47:54   2536] |  -0.572|   -0.572|-660.898| -660.898|    63.12%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
[03/09 20:47:58   2540] |  -0.569|   -0.569|-657.627| -657.627|    63.12%|   0:00:04.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:03   2545] |  -0.565|   -0.565|-656.288| -656.288|    63.12%|   0:00:05.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:05   2548] |  -0.561|   -0.561|-653.195| -653.195|    63.13%|   0:00:02.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 20:48:13   2555] |  -0.561|   -0.561|-650.559| -650.559|    63.13%|   0:00:08.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:13   2555] |  -0.561|   -0.561|-650.410| -650.410|    63.13%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:13   2555] |  -0.553|   -0.553|-650.108| -650.108|    63.13%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 20:48:40   2582] |  -0.555|   -0.555|-646.276| -646.276|    63.14%|   0:00:27.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/09 20:48:41   2583] |  -0.554|   -0.554|-645.731| -645.731|    63.14%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 20:48:41   2583] |  -0.550|   -0.550|-644.924| -644.924|    63.17%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:55   2597] |  -0.550|   -0.550|-643.412| -643.412|    63.17%|   0:00:14.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:55   2598] |  -0.550|   -0.550|-643.245| -643.245|    63.18%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:56   2599] |  -0.548|   -0.548|-642.573| -642.573|    63.24%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 20:48:58   2600] |  -0.546|   -0.546|-641.945| -641.945|    63.24%|   0:00:02.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:49:00   2602] |  -0.546|   -0.546|-641.526| -641.526|    63.25%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:49:00   2602] |  -0.546|   -0.546|-641.456| -641.456|    63.25%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:49:02   2604] |  -0.543|   -0.543|-640.399| -640.399|    63.32%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:49:06   2608] |  -0.542|   -0.542|-639.314| -639.314|    63.33%|   0:00:04.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:11   2613] |  -0.541|   -0.541|-638.384| -638.384|    63.44%|   0:00:05.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
[03/09 20:49:12   2615] |  -0.541|   -0.541|-637.952| -637.952|    63.44%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
[03/09 20:49:14   2616] |  -0.540|   -0.540|-637.175| -637.175|    63.49%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:49:15   2617] |  -0.540|   -0.540|-636.930| -636.930|    63.50%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:49:15   2617] |  -0.540|   -0.540|-636.892| -636.892|    63.50%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:49:16   2618] |  -0.539|   -0.539|-636.747| -636.747|    63.52%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:17   2619] |  -0.539|   -0.539|-636.579| -636.579|    63.52%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:18   2620] |  -0.538|   -0.538|-636.231| -636.231|    63.54%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:19   2621] |  -0.538|   -0.538|-636.118| -636.118|    63.55%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:19   2621] |  -0.538|   -0.538|-635.967| -635.967|    63.55%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:23   2625] |  -0.538|   -0.538|-634.854| -634.854|    63.59%|   0:00:04.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:23   2625] |  -0.538|   -0.538|-634.849| -634.849|    63.61%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:28   2630] |  -0.538|   -0.538|-634.800| -634.800|    63.72%|   0:00:05.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:28   2630] Analyzing useful skew in preCTS mode ...
[03/09 20:49:28   2630] skewClock did not found any end points to delay or to advance
[03/09 20:49:28   2630]  ** Useful skew failure reasons **
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] skewClock did not found any end points to delay or to advance
[03/09 20:49:28   2630]  ** Useful skew failure reasons **
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] skewClock did not found any end points to delay or to advance
[03/09 20:49:28   2630]  ** Useful skew failure reasons **
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:49:28   2630] skewClock did not found any end points to delay or to advance
[03/09 20:49:29   2631] |  -0.538|   -0.538|-634.790| -634.790|    63.75%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:29   2632] |  -0.538|   -0.538|-634.790| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
[03/09 20:49:29   2632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:49:29   2632] 
[03/09 20:49:29   2632] *** Finish Core Optimize Step (cpu=0:01:37 real=0:01:37 mem=1467.9M) ***
[03/09 20:49:30   2632] Active Path Group: default 
[03/09 20:49:30   2632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:49:30   2632] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:49:30   2632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:49:30   2632] |   0.000|   -0.538|   0.000| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
[03/09 20:49:30   2632] |   0.007|   -0.538|   0.000| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_124_/D               |
[03/09 20:49:30   2632] |   0.013|   -0.538|   0.000| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
[03/09 20:49:30   2632] |   0.020|   -0.538|   0.000| -632.626|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
[03/09 20:49:30   2632] |   0.020|   -0.538|   0.000| -632.626|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
[03/09 20:49:30   2632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:49:30   2632] 
[03/09 20:49:30   2632] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1467.9M) ***
[03/09 20:49:30   2632] 
[03/09 20:49:30   2632] *** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:38 mem=1467.9M) ***
[03/09 20:49:30   2632] ** GigaOpt Optimizer WNS Slack -0.538 TNS Slack -632.626 Density 63.76
[03/09 20:49:30   2632] Placement Snapshot: Density distribution:
[03/09 20:49:30   2632] [1.00 -  +++]: 50 (7.69%)
[03/09 20:49:30   2632] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:49:30   2632] [0.90 - 0.95]: 4 (0.62%)
[03/09 20:49:30   2632] [0.85 - 0.90]: 6 (0.92%)
[03/09 20:49:30   2632] [0.80 - 0.85]: 7 (1.08%)
[03/09 20:49:30   2632] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:49:30   2632] [0.70 - 0.75]: 7 (1.08%)
[03/09 20:49:30   2632] [0.65 - 0.70]: 15 (2.31%)
[03/09 20:49:30   2632] [0.60 - 0.65]: 23 (3.54%)
[03/09 20:49:30   2632] [0.55 - 0.60]: 26 (4.00%)
[03/09 20:49:30   2632] [0.50 - 0.55]: 34 (5.23%)
[03/09 20:49:30   2632] [0.45 - 0.50]: 46 (7.08%)
[03/09 20:49:30   2632] [0.40 - 0.45]: 50 (7.69%)
[03/09 20:49:30   2632] [0.35 - 0.40]: 34 (5.23%)
[03/09 20:49:30   2632] [0.30 - 0.35]: 23 (3.54%)
[03/09 20:49:30   2632] [0.25 - 0.30]: 40 (6.15%)
[03/09 20:49:30   2632] [0.20 - 0.25]: 87 (13.38%)
[03/09 20:49:30   2632] [0.15 - 0.20]: 127 (19.54%)
[03/09 20:49:30   2632] [0.10 - 0.15]: 49 (7.54%)
[03/09 20:49:30   2632] [0.05 - 0.10]: 2 (0.31%)
[03/09 20:49:30   2632] [0.00 - 0.05]: 2 (0.31%)
[03/09 20:49:30   2632] Begin: Area Reclaim Optimization
[03/09 20:49:30   2633] Reclaim Optimization WNS Slack -0.538  TNS Slack -632.626 Density 63.76
[03/09 20:49:30   2633] +----------+---------+--------+--------+------------+--------+
[03/09 20:49:30   2633] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:49:30   2633] +----------+---------+--------+--------+------------+--------+
[03/09 20:49:30   2633] |    63.76%|        -|  -0.538|-632.626|   0:00:00.0| 1467.9M|
[03/09 20:49:35   2637] |    63.52%|      226|  -0.538|-631.533|   0:00:05.0| 1467.9M|
[03/09 20:49:43   2645] |    62.92%|     1419|  -0.541|-630.341|   0:00:08.0| 1467.9M|
[03/09 20:49:43   2646] |    62.92%|        7|  -0.541|-630.341|   0:00:00.0| 1467.9M|
[03/09 20:49:44   2646] |    62.92%|        1|  -0.541|-630.341|   0:00:01.0| 1467.9M|
[03/09 20:49:44   2646] |    62.92%|        0|  -0.541|-630.341|   0:00:00.0| 1467.9M|
[03/09 20:49:44   2646] +----------+---------+--------+--------+------------+--------+
[03/09 20:49:44   2646] Reclaim Optimization End WNS Slack -0.541  TNS Slack -630.341 Density 62.92
[03/09 20:49:44   2646] 
[03/09 20:49:44   2646] ** Summary: Restruct = 0 Buffer Deletion = 206 Declone = 37 Resize = 1079 **
[03/09 20:49:44   2646] --------------------------------------------------------------
[03/09 20:49:44   2646] |                                   | Total     | Sequential |
[03/09 20:49:44   2646] --------------------------------------------------------------
[03/09 20:49:44   2646] | Num insts resized                 |    1071  |       0    |
[03/09 20:49:44   2646] | Num insts undone                  |     348  |       0    |
[03/09 20:49:44   2646] | Num insts Downsized               |    1071  |       0    |
[03/09 20:49:44   2646] | Num insts Samesized               |       0  |       0    |
[03/09 20:49:44   2646] | Num insts Upsized                 |       0  |       0    |
[03/09 20:49:44   2646] | Num multiple commits+uncommits    |       8  |       -    |
[03/09 20:49:44   2646] --------------------------------------------------------------
[03/09 20:49:44   2646] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:49:44   2646] Layer 7 has 1270 constrained nets 
[03/09 20:49:44   2646] **** End NDR-Layer Usage Statistics ****
[03/09 20:49:44   2646] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.4) (real = 0:00:14.0) **
[03/09 20:49:44   2646] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=1467.86M, totSessionCpu=0:44:06).
[03/09 20:49:44   2646] Placement Snapshot: Density distribution:
[03/09 20:49:44   2646] [1.00 -  +++]: 50 (7.69%)
[03/09 20:49:44   2646] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:49:44   2646] [0.90 - 0.95]: 4 (0.62%)
[03/09 20:49:44   2646] [0.85 - 0.90]: 6 (0.92%)
[03/09 20:49:44   2646] [0.80 - 0.85]: 7 (1.08%)
[03/09 20:49:44   2646] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:49:44   2646] [0.70 - 0.75]: 7 (1.08%)
[03/09 20:49:44   2646] [0.65 - 0.70]: 15 (2.31%)
[03/09 20:49:44   2646] [0.60 - 0.65]: 23 (3.54%)
[03/09 20:49:44   2646] [0.55 - 0.60]: 26 (4.00%)
[03/09 20:49:44   2646] [0.50 - 0.55]: 34 (5.23%)
[03/09 20:49:44   2646] [0.45 - 0.50]: 48 (7.38%)
[03/09 20:49:44   2646] [0.40 - 0.45]: 48 (7.38%)
[03/09 20:49:44   2646] [0.35 - 0.40]: 35 (5.38%)
[03/09 20:49:44   2646] [0.30 - 0.35]: 27 (4.15%)
[03/09 20:49:44   2646] [0.25 - 0.30]: 48 (7.38%)
[03/09 20:49:44   2646] [0.20 - 0.25]: 124 (19.08%)
[03/09 20:49:44   2646] [0.15 - 0.20]: 104 (16.00%)
[03/09 20:49:44   2646] [0.10 - 0.15]: 24 (3.69%)
[03/09 20:49:44   2646] [0.05 - 0.10]: 1 (0.15%)
[03/09 20:49:44   2646] [0.00 - 0.05]: 1 (0.15%)
[03/09 20:49:44   2646] *** Starting refinePlace (0:44:07 mem=1467.9M) ***
[03/09 20:49:44   2646] Total net bbox length = 4.987e+05 (2.416e+05 2.572e+05) (ext = 2.417e+04)
[03/09 20:49:44   2646] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:49:44   2646] default core: bins with density >  0.75 = 45.1 % ( 305 / 676 )
[03/09 20:49:44   2646] Density distribution unevenness ratio = 16.838%
[03/09 20:49:44   2646] RPlace IncrNP: Rollback Lev = -3
[03/09 20:49:44   2646] RPlace: Density =1.026667, incremental np is triggered.
[03/09 20:49:44   2646] nrCritNet: 1.98% ( 647 / 32737 ) cutoffSlk: -551.1ps stdDelay: 14.2ps
[03/09 20:49:46   2648] default core: bins with density >  0.75 = 45.9 % ( 310 / 676 )
[03/09 20:49:46   2648] Density distribution unevenness ratio = 16.800%
[03/09 20:49:46   2648] RPlace postIncrNP: Density = 1.026667 -> 0.940000.
[03/09 20:49:46   2648] RPlace postIncrNP Info: Density distribution changes:
[03/09 20:49:46   2648] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:49:46   2648] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 20:49:46   2648] [1.00 - 1.05] :	 1 (0.15%) -> 0 (0.00%)
[03/09 20:49:46   2648] [0.95 - 1.00] :	 1 (0.15%) -> 0 (0.00%)
[03/09 20:49:46   2648] [0.90 - 0.95] :	 19 (2.81%) -> 13 (1.92%)
[03/09 20:49:46   2648] [0.85 - 0.90] :	 114 (16.86%) -> 117 (17.31%)
[03/09 20:49:46   2648] [0.80 - 0.85] :	 125 (18.49%) -> 132 (19.53%)
[03/09 20:49:46   2648] [CPU] RefinePlace/IncrNP (cpu=0:00:02.0, real=0:00:02.0, mem=1477.8MB) @(0:44:07 - 0:44:09).
[03/09 20:49:46   2648] Move report: incrNP moves 1676 insts, mean move: 3.93 um, max move: 27.40 um
[03/09 20:49:46   2648] 	Max move on inst (psum_mem_instance/memory2_reg_121_): (297.00, 67.60) --> (308.20, 51.40)
[03/09 20:49:46   2648] Move report: Timing Driven Placement moves 1676 insts, mean move: 3.93 um, max move: 27.40 um
[03/09 20:49:46   2648] 	Max move on inst (psum_mem_instance/memory2_reg_121_): (297.00, 67.60) --> (308.20, 51.40)
[03/09 20:49:46   2648] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1477.8MB
[03/09 20:49:46   2648] Starting refinePlace ...
[03/09 20:49:46   2648] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:49:46   2648] default core: bins with density >  0.75 = 43.9 % ( 297 / 676 )
[03/09 20:49:46   2648] Density distribution unevenness ratio = 16.459%
[03/09 20:49:46   2649]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:49:46   2649] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=1477.8MB) @(0:44:09 - 0:44:09).
[03/09 20:49:46   2649] Move report: preRPlace moves 3473 insts, mean move: 0.58 um, max move: 5.20 um
[03/09 20:49:46   2649] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9598_0): (422.60, 101.80) --> (426.00, 100.00)
[03/09 20:49:46   2649] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/09 20:49:46   2649] Move report: Detail placement moves 3473 insts, mean move: 0.58 um, max move: 5.20 um
[03/09 20:49:46   2649] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9598_0): (422.60, 101.80) --> (426.00, 100.00)
[03/09 20:49:46   2649] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1477.8MB
[03/09 20:49:46   2649] Statistics of distance of Instance movement in refine placement:
[03/09 20:49:46   2649]   maximum (X+Y) =        27.80 um
[03/09 20:49:46   2649]   inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615) with max move: (232.4, 125.2) -> (206.4, 127)
[03/09 20:49:46   2649]   mean    (X+Y) =         1.90 um
[03/09 20:49:46   2649] Total instances flipped for legalization: 1
[03/09 20:49:46   2649] Summary Report:
[03/09 20:49:46   2649] Instances move: 4359 (out of 30762 movable)
[03/09 20:49:46   2649] Mean displacement: 1.90 um
[03/09 20:49:46   2649] Max displacement: 27.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615) (232.4, 125.2) -> (206.4, 127)
[03/09 20:49:46   2649] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 20:49:46   2649] Total instances moved : 4359
[03/09 20:49:46   2649] Total net bbox length = 5.004e+05 (2.426e+05 2.578e+05) (ext = 2.416e+04)
[03/09 20:49:46   2649] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1477.8MB
[03/09 20:49:46   2649] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=1477.8MB) @(0:44:07 - 0:44:09).
[03/09 20:49:46   2649] *** Finished refinePlace (0:44:09 mem=1477.8M) ***
[03/09 20:49:47   2649] Finished re-routing un-routed nets (0:00:00.0 1477.8M)
[03/09 20:49:47   2649] 
[03/09 20:49:47   2649] 
[03/09 20:49:47   2649] Density : 0.6292
[03/09 20:49:47   2649] Max route overflow : 0.0000
[03/09 20:49:47   2649] 
[03/09 20:49:47   2649] 
[03/09 20:49:47   2649] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=1477.8M) ***
[03/09 20:49:47   2650] ** GigaOpt Optimizer WNS Slack -0.586 TNS Slack -632.924 Density 62.92
[03/09 20:49:47   2650] Skipped Place ECO bump recovery (WNS opt)
[03/09 20:49:47   2650] Optimizer WNS Pass 5
[03/09 20:49:47   2650] Active Path Group: reg2reg  
[03/09 20:49:47   2650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:49:47   2650] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:49:47   2650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:49:47   2650] |  -0.586|   -0.586|-632.924| -632.924|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
[03/09 20:49:48   2650] |  -0.566|   -0.566|-631.923| -631.923|    62.92%|   0:00:01.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
[03/09 20:49:48   2650] |  -0.560|   -0.560|-631.760| -631.760|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
[03/09 20:49:48   2650] |  -0.551|   -0.551|-631.497| -631.497|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
[03/09 20:49:48   2651] |  -0.546|   -0.546|-631.379| -631.379|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
[03/09 20:49:51   2653] |  -0.541|   -0.541|-630.779| -630.779|    62.93%|   0:00:03.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/09 20:49:54   2657] |  -0.536|   -0.536|-630.450| -630.450|    62.93%|   0:00:03.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:50:25   2687] |  -0.535|   -0.535|-629.468| -629.468|    62.93%|   0:00:31.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:50:42   2705] |  -0.535|   -0.535|-629.042| -629.042|    62.94%|   0:00:17.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:50:43   2705] |  -0.535|   -0.535|-628.926| -628.926|    62.94%|   0:00:01.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:50:44   2706] |  -0.535|   -0.535|-628.738| -628.738|    62.94%|   0:00:01.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:50:46   2709] |  -0.534|   -0.534|-628.142| -628.142|    63.00%|   0:00:02.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:50:53   2715] |  -0.534|   -0.534|-627.765| -627.765|    63.00%|   0:00:07.0| 1470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 20:50:55   2717] |  -0.532|   -0.532|-627.377| -627.377|    63.04%|   0:00:02.0| 1470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/09 20:50:59   2722] |  -0.532|   -0.532|-627.117| -627.117|    63.05%|   0:00:04.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/09 20:51:00   2722] |  -0.532|   -0.532|-627.110| -627.110|    63.05%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/09 20:51:03   2725] |  -0.530|   -0.530|-626.732| -626.732|    63.14%|   0:00:03.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/09 20:51:06   2728] |  -0.530|   -0.530|-626.180| -626.180|    63.15%|   0:00:03.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 20:51:09   2731] |  -0.530|   -0.530|-625.945| -625.945|    63.21%|   0:00:03.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:11   2733] |  -0.530|   -0.530|-625.273| -625.273|    63.21%|   0:00:02.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:15   2737] |  -0.530|   -0.530|-624.810| -624.810|    63.26%|   0:00:04.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:17   2739] |  -0.530|   -0.530|-624.808| -624.808|    63.28%|   0:00:02.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:24   2746] |  -0.530|   -0.530|-624.615| -624.615|    63.41%|   0:00:07.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:24   2746] |  -0.530|   -0.530|-624.608| -624.608|    63.42%|   0:00:00.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:24   2747] Analyzing useful skew in preCTS mode ...
[03/09 20:51:24   2747] skewClock did not found any end points to delay or to advance
[03/09 20:51:24   2747]  ** Useful skew failure reasons **
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] skewClock did not found any end points to delay or to advance
[03/09 20:51:24   2747]  ** Useful skew failure reasons **
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] skewClock did not found any end points to delay or to advance
[03/09 20:51:24   2747]  ** Useful skew failure reasons **
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 20:51:24   2747] skewClock did not found any end points to delay or to advance
[03/09 20:51:25   2747] |  -0.530|   -0.530|-624.543| -624.543|    63.42%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:25   2747] |  -0.530|   -0.530|-624.507| -624.507|    63.42%|   0:00:00.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:26   2749] |  -0.530|   -0.530|-624.464| -624.464|    63.47%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:27   2749] |  -0.530|   -0.530|-624.321| -624.321|    63.50%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:27   2749] |  -0.530|   -0.530|-624.322| -624.322|    63.50%|   0:00:00.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 20:51:27   2749] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:51:27   2749] 
[03/09 20:51:27   2749] *** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1468.0M) ***
[03/09 20:51:27   2749] Active Path Group: default 
[03/09 20:51:27   2749] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:51:27   2749] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:51:27   2749] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:51:27   2749] |   0.004|   -0.530|   0.000| -624.322|    63.50%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_98_/D                      |
[03/09 20:51:27   2750] |   0.011|   -0.530|   0.000| -624.322|    63.50%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_132_/D                     |
[03/09 20:51:28   2750] |   0.014|   -0.530|   0.000| -624.321|    63.50%|   0:00:01.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_137_/D                     |
[03/09 20:51:28   2750] |   0.019|   -0.530|   0.000| -624.321|    63.51%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_137_/D                     |
[03/09 20:51:28   2750] |   0.019|   -0.530|   0.000| -624.321|    63.51%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_137_/D                     |
[03/09 20:51:28   2750] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:51:28   2750] 
[03/09 20:51:28   2750] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1468.0M) ***
[03/09 20:51:28   2750] 
[03/09 20:51:28   2750] *** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:41 mem=1468.0M) ***
[03/09 20:51:28   2750] ** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -624.321 Density 63.51
[03/09 20:51:28   2750] Placement Snapshot: Density distribution:
[03/09 20:51:28   2750] [1.00 -  +++]: 50 (7.69%)
[03/09 20:51:28   2750] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:51:28   2750] [0.90 - 0.95]: 4 (0.62%)
[03/09 20:51:28   2750] [0.85 - 0.90]: 6 (0.92%)
[03/09 20:51:28   2750] [0.80 - 0.85]: 7 (1.08%)
[03/09 20:51:28   2750] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:51:28   2750] [0.70 - 0.75]: 6 (0.92%)
[03/09 20:51:28   2750] [0.65 - 0.70]: 15 (2.31%)
[03/09 20:51:28   2750] [0.60 - 0.65]: 24 (3.69%)
[03/09 20:51:28   2750] [0.55 - 0.60]: 26 (4.00%)
[03/09 20:51:28   2750] [0.50 - 0.55]: 31 (4.77%)
[03/09 20:51:28   2750] [0.45 - 0.50]: 50 (7.69%)
[03/09 20:51:28   2750] [0.40 - 0.45]: 47 (7.23%)
[03/09 20:51:28   2750] [0.35 - 0.40]: 33 (5.08%)
[03/09 20:51:28   2750] [0.30 - 0.35]: 28 (4.31%)
[03/09 20:51:28   2750] [0.25 - 0.30]: 46 (7.08%)
[03/09 20:51:28   2750] [0.20 - 0.25]: 102 (15.69%)
[03/09 20:51:28   2750] [0.15 - 0.20]: 129 (19.85%)
[03/09 20:51:28   2750] [0.10 - 0.15]: 20 (3.08%)
[03/09 20:51:28   2750] [0.05 - 0.10]: 7 (1.08%)
[03/09 20:51:28   2750] [0.00 - 0.05]: 1 (0.15%)
[03/09 20:51:28   2750] Begin: Area Reclaim Optimization
[03/09 20:51:28   2750] Reclaim Optimization WNS Slack -0.530  TNS Slack -624.321 Density 63.51
[03/09 20:51:28   2750] +----------+---------+--------+--------+------------+--------+
[03/09 20:51:28   2750] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:51:28   2750] +----------+---------+--------+--------+------------+--------+
[03/09 20:51:28   2750] |    63.51%|        -|  -0.530|-624.321|   0:00:00.0| 1468.0M|
[03/09 20:51:32   2754] |    63.42%|       89|  -0.530|-624.091|   0:00:04.0| 1468.0M|
[03/09 20:51:39   2761] |    63.11%|      856|  -0.529|-623.438|   0:00:07.0| 1468.0M|
[03/09 20:51:39   2761] |    63.11%|        3|  -0.529|-623.438|   0:00:00.0| 1468.0M|
[03/09 20:51:39   2761] |    63.11%|        0|  -0.529|-623.438|   0:00:00.0| 1468.0M|
[03/09 20:51:39   2761] +----------+---------+--------+--------+------------+--------+
[03/09 20:51:39   2761] Reclaim Optimization End WNS Slack -0.529  TNS Slack -623.438 Density 63.11
[03/09 20:51:39   2761] 
[03/09 20:51:39   2761] ** Summary: Restruct = 0 Buffer Deletion = 85 Declone = 14 Resize = 541 **
[03/09 20:51:39   2761] --------------------------------------------------------------
[03/09 20:51:39   2761] |                                   | Total     | Sequential |
[03/09 20:51:39   2761] --------------------------------------------------------------
[03/09 20:51:39   2761] | Num insts resized                 |     538  |       0    |
[03/09 20:51:39   2761] | Num insts undone                  |     318  |       0    |
[03/09 20:51:39   2761] | Num insts Downsized               |     538  |       0    |
[03/09 20:51:39   2761] | Num insts Samesized               |       0  |       0    |
[03/09 20:51:39   2761] | Num insts Upsized                 |       0  |       0    |
[03/09 20:51:39   2761] | Num multiple commits+uncommits    |       3  |       -    |
[03/09 20:51:39   2761] --------------------------------------------------------------
[03/09 20:51:39   2761] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:51:39   2761] Layer 7 has 1312 constrained nets 
[03/09 20:51:39   2761] **** End NDR-Layer Usage Statistics ****
[03/09 20:51:39   2761] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.1) (real = 0:00:11.0) **
[03/09 20:51:39   2761] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1468.03M, totSessionCpu=0:46:02).
[03/09 20:51:39   2761] Placement Snapshot: Density distribution:
[03/09 20:51:39   2761] [1.00 -  +++]: 50 (7.69%)
[03/09 20:51:39   2761] [0.95 - 1.00]: 8 (1.23%)
[03/09 20:51:39   2761] [0.90 - 0.95]: 4 (0.62%)
[03/09 20:51:39   2761] [0.85 - 0.90]: 6 (0.92%)
[03/09 20:51:39   2761] [0.80 - 0.85]: 7 (1.08%)
[03/09 20:51:39   2761] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:51:39   2761] [0.70 - 0.75]: 6 (0.92%)
[03/09 20:51:39   2761] [0.65 - 0.70]: 15 (2.31%)
[03/09 20:51:39   2761] [0.60 - 0.65]: 24 (3.69%)
[03/09 20:51:39   2761] [0.55 - 0.60]: 26 (4.00%)
[03/09 20:51:39   2761] [0.50 - 0.55]: 32 (4.92%)
[03/09 20:51:39   2761] [0.45 - 0.50]: 49 (7.54%)
[03/09 20:51:39   2761] [0.40 - 0.45]: 47 (7.23%)
[03/09 20:51:39   2761] [0.35 - 0.40]: 33 (5.08%)
[03/09 20:51:39   2761] [0.30 - 0.35]: 29 (4.46%)
[03/09 20:51:39   2761] [0.25 - 0.30]: 52 (8.00%)
[03/09 20:51:39   2761] [0.20 - 0.25]: 112 (17.23%)
[03/09 20:51:39   2761] [0.15 - 0.20]: 118 (18.15%)
[03/09 20:51:39   2761] [0.10 - 0.15]: 17 (2.62%)
[03/09 20:51:39   2761] [0.05 - 0.10]: 5 (0.77%)
[03/09 20:51:39   2761] [0.00 - 0.05]: 0 (0.00%)
[03/09 20:51:39   2762] *** Starting refinePlace (0:46:02 mem=1468.0M) ***
[03/09 20:51:39   2762] Total net bbox length = 5.013e+05 (2.429e+05 2.583e+05) (ext = 2.416e+04)
[03/09 20:51:39   2762] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:51:39   2762] default core: bins with density >  0.75 = 45.9 % ( 310 / 676 )
[03/09 20:51:39   2762] Density distribution unevenness ratio = 16.831%
[03/09 20:51:39   2762] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1468.0MB) @(0:46:02 - 0:46:02).
[03/09 20:51:39   2762] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:51:39   2762] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1468.0MB
[03/09 20:51:39   2762] Starting refinePlace ...
[03/09 20:51:39   2762] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:51:39   2762] default core: bins with density >  0.75 = 43.9 % ( 297 / 676 )
[03/09 20:51:39   2762] Density distribution unevenness ratio = 16.491%
[03/09 20:51:40   2762]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:51:40   2762] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1475.0MB) @(0:46:02 - 0:46:03).
[03/09 20:51:40   2762] Move report: preRPlace moves 3199 insts, mean move: 0.61 um, max move: 5.20 um
[03/09 20:51:40   2762] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6928_0): (378.00, 415.00) --> (379.60, 418.60)
[03/09 20:51:40   2762] 	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
[03/09 20:51:40   2762] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:51:40   2762] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:51:40   2762] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1475.0MB) @(0:46:03 - 0:46:03).
[03/09 20:51:40   2762] Move report: Detail placement moves 3199 insts, mean move: 0.61 um, max move: 5.20 um
[03/09 20:51:40   2762] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6928_0): (378.00, 415.00) --> (379.60, 418.60)
[03/09 20:51:40   2762] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1475.0MB
[03/09 20:51:40   2763] Statistics of distance of Instance movement in refine placement:
[03/09 20:51:40   2763]   maximum (X+Y) =         5.20 um
[03/09 20:51:40   2763]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6928_0) with max move: (378, 415) -> (379.6, 418.6)
[03/09 20:51:40   2763]   mean    (X+Y) =         0.61 um
[03/09 20:51:40   2763] Total instances flipped for legalization: 7987
[03/09 20:51:40   2763] Summary Report:
[03/09 20:51:40   2763] Instances move: 3199 (out of 30881 movable)
[03/09 20:51:40   2763] Mean displacement: 0.61 um
[03/09 20:51:40   2763] Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6928_0) (378, 415) -> (379.6, 418.6)
[03/09 20:51:40   2763] 	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
[03/09 20:51:40   2763] Total instances moved : 3199
[03/09 20:51:40   2763] Total net bbox length = 5.025e+05 (2.437e+05 2.588e+05) (ext = 2.417e+04)
[03/09 20:51:40   2763] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1475.0MB
[03/09 20:51:40   2763] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1475.0MB) @(0:46:02 - 0:46:03).
[03/09 20:51:40   2763] *** Finished refinePlace (0:46:03 mem=1475.0M) ***
[03/09 20:51:40   2763] Finished re-routing un-routed nets (0:00:00.0 1475.0M)
[03/09 20:51:40   2763] 
[03/09 20:51:41   2763] 
[03/09 20:51:41   2763] Density : 0.6311
[03/09 20:51:41   2763] Max route overflow : 0.0000
[03/09 20:51:41   2763] 
[03/09 20:51:41   2763] 
[03/09 20:51:41   2763] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1475.0M) ***
[03/09 20:51:41   2763] ** GigaOpt Optimizer WNS Slack -0.535 TNS Slack -624.711 Density 63.11
[03/09 20:51:41   2763] Recovering Place ECO bump
[03/09 20:51:41   2763] Active Path Group: reg2reg  
[03/09 20:51:41   2763] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:51:41   2763] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:51:41   2763] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:51:41   2763] |  -0.535|   -0.535|-624.711| -624.711|    63.11%|   0:00:00.0| 1475.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:51:53   2775] |  -0.529|   -0.529|-623.956| -623.956|    63.11%|   0:00:12.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:51:59   2781] |  -0.529|   -0.529|-623.890| -623.890|    63.11%|   0:00:06.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:51:59   2781] |  -0.529|   -0.529|-623.876| -623.876|    63.11%|   0:00:00.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:52:00   2782] |  -0.529|   -0.529|-623.604| -623.604|    63.14%|   0:00:01.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:52:02   2785] |  -0.529|   -0.529|-623.581| -623.581|    63.15%|   0:00:02.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:52:03   2785] |  -0.529|   -0.529|-623.565| -623.565|    63.16%|   0:00:01.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:52:03   2785] |  -0.529|   -0.529|-623.565| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:52:03   2785] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:52:03   2785] 
[03/09 20:52:03   2785] *** Finish Core Optimize Step (cpu=0:00:21.7 real=0:00:22.0 mem=1469.4M) ***
[03/09 20:52:03   2785] Active Path Group: default 
[03/09 20:52:03   2785] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:52:03   2785] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:52:03   2785] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:52:03   2785] |   0.004|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_98_/D                      |
[03/09 20:52:03   2785] |   0.012|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/09 20:52:03   2786] |   0.020|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 20:52:03   2786] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 20:52:03   2786] |   0.020|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 20:52:03   2786] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 20:52:03   2786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:52:03   2786] 
[03/09 20:52:03   2786] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1469.4M) ***
[03/09 20:52:03   2786] 
[03/09 20:52:03   2786] *** Finished Optimize Step Cumulative (cpu=0:00:22.5 real=0:00:22.0 mem=1469.4M) ***
[03/09 20:52:04   2786] *** Starting refinePlace (0:46:27 mem=1469.4M) ***
[03/09 20:52:04   2786] Total net bbox length = 5.026e+05 (2.437e+05 2.589e+05) (ext = 2.417e+04)
[03/09 20:52:04   2786] Starting refinePlace ...
[03/09 20:52:04   2786] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:52:04   2786] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:52:04   2786] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1469.4MB) @(0:46:27 - 0:46:27).
[03/09 20:52:04   2786] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:52:04   2786] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1469.4MB
[03/09 20:52:04   2786] Statistics of distance of Instance movement in refine placement:
[03/09 20:52:04   2786]   maximum (X+Y) =         0.00 um
[03/09 20:52:04   2786]   mean    (X+Y) =         0.00 um
[03/09 20:52:04   2786] Summary Report:
[03/09 20:52:04   2786] Instances move: 0 (out of 30895 movable)
[03/09 20:52:04   2786] Mean displacement: 0.00 um
[03/09 20:52:04   2786] Max displacement: 0.00 um 
[03/09 20:52:04   2786] Total instances moved : 0
[03/09 20:52:04   2786] Total net bbox length = 5.026e+05 (2.437e+05 2.589e+05) (ext = 2.417e+04)
[03/09 20:52:04   2786] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1469.4MB
[03/09 20:52:04   2786] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1469.4MB) @(0:46:27 - 0:46:27).
[03/09 20:52:04   2786] *** Finished refinePlace (0:46:27 mem=1469.4M) ***
[03/09 20:52:04   2787] Finished re-routing un-routed nets (0:00:00.0 1469.4M)
[03/09 20:52:04   2787] 
[03/09 20:52:04   2787] 
[03/09 20:52:04   2787] Density : 0.6316
[03/09 20:52:04   2787] Max route overflow : 0.0000
[03/09 20:52:04   2787] 
[03/09 20:52:04   2787] 
[03/09 20:52:04   2787] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1469.4M) ***
[03/09 20:52:04   2787] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -623.566 Density 63.16
[03/09 20:52:04   2787] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:52:04   2787] Layer 7 has 1317 constrained nets 
[03/09 20:52:04   2787] **** End NDR-Layer Usage Statistics ****
[03/09 20:52:04   2787] 
[03/09 20:52:04   2787] *** Finish pre-CTS Setup Fixing (cpu=0:36:11 real=0:36:12 mem=1469.4M) ***
[03/09 20:52:04   2787] 
[03/09 20:52:05   2787] End: GigaOpt Optimization in WNS mode
[03/09 20:52:05   2787] *** Timing NOT met, worst failing slack is -0.529
[03/09 20:52:05   2787] *** Check timing (0:00:00.0)
[03/09 20:52:05   2787] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:52:05   2787] optDesignOneStep: Leakage Power Flow
[03/09 20:52:05   2787] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 20:52:05   2787] Begin: GigaOpt Optimization in TNS mode
[03/09 20:52:05   2787] Info: 1 clock net  excluded from IPO operation.
[03/09 20:52:05   2787] PhyDesignGrid: maxLocalDensity 0.95
[03/09 20:52:05   2787] #spOpts: N=65 
[03/09 20:52:08   2791] *info: 1 clock net excluded
[03/09 20:52:08   2791] *info: 2 special nets excluded.
[03/09 20:52:08   2791] *info: 257 no-driver nets excluded.
[03/09 20:52:09   2792] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -623.566 Density 63.16
[03/09 20:52:09   2792] Optimizer TNS Opt
[03/09 20:52:10   2792] Active Path Group: reg2reg  
[03/09 20:52:10   2792] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:52:10   2792] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:52:10   2792] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:52:10   2792] |  -0.529|   -0.529|-623.566| -623.566|    63.16%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
[03/09 20:53:21   2863] |  -0.526|   -0.526|-621.360| -621.360|    63.20%|   0:01:11.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:53:50   2893] |  -0.526|   -0.526|-620.800| -620.800|    63.21%|   0:00:29.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:53:56   2898] |  -0.526|   -0.526|-620.640| -620.640|    63.22%|   0:00:06.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:03   2905] |  -0.526|   -0.526|-619.501| -619.501|    63.35%|   0:00:07.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:05   2907] |  -0.526|   -0.526|-619.363| -619.363|    63.36%|   0:00:02.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:29   2932] |  -0.526|   -0.526|-618.550| -618.550|    63.37%|   0:00:24.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:30   2932] |  -0.526|   -0.526|-618.541| -618.541|    63.37%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:34   2936] |  -0.526|   -0.526|-618.164| -618.164|    63.43%|   0:00:04.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:34   2937] |  -0.526|   -0.526|-618.150| -618.150|    63.43%|   0:00:00.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:42   2944] |  -0.526|   -0.526|-618.054| -618.054|    63.44%|   0:00:08.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:54:44   2947] |  -0.526|   -0.526|-617.891| -617.891|    63.46%|   0:00:02.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:55:07   2970] |  -0.526|   -0.526|-615.958| -615.958|    63.48%|   0:00:23.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/09 20:55:08   2970] |  -0.526|   -0.526|-615.903| -615.903|    63.49%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/09 20:55:16   2979] |  -0.526|   -0.526|-615.266| -615.266|    63.53%|   0:00:08.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
[03/09 20:55:17   2980] |  -0.526|   -0.526|-614.941| -614.941|    63.54%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:29   2991] |  -0.526|   -0.526|-614.712| -614.712|    63.55%|   0:00:12.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:29   2991] |  -0.526|   -0.526|-614.695| -614.695|    63.55%|   0:00:00.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:31   2993] |  -0.526|   -0.526|-614.300| -614.300|    63.56%|   0:00:02.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:32   2994] |  -0.526|   -0.526|-614.292| -614.292|    63.56%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:38   3000] |  -0.526|   -0.526|-614.195| -614.195|    63.56%|   0:00:06.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:39   3002] |  -0.526|   -0.526|-614.060| -614.060|    63.58%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:55:40   3002] |  -0.526|   -0.526|-614.030| -614.030|    63.58%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/09 20:56:06   3029] |  -0.526|   -0.526|-612.763| -612.763|    63.59%|   0:00:26.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/09 20:56:07   3029] |  -0.526|   -0.526|-612.541| -612.541|    63.60%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/09 20:56:13   3035] |  -0.526|   -0.526|-611.951| -611.951|    63.62%|   0:00:06.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/09 20:56:13   3036] |  -0.526|   -0.526|-611.849| -611.849|    63.62%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/09 20:56:14   3037] |  -0.526|   -0.526|-611.815| -611.815|    63.62%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/09 20:56:14   3037] |  -0.526|   -0.526|-611.744| -611.744|    63.63%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/09 20:56:16   3038] |  -0.526|   -0.526|-609.896| -609.896|    63.64%|   0:00:02.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 20:56:16   3039] |  -0.526|   -0.526|-609.894| -609.894|    63.64%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 20:56:17   3039] |  -0.526|   -0.526|-609.799| -609.799|    63.65%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 20:56:17   3039] |  -0.526|   -0.526|-609.783| -609.783|    63.65%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 20:56:17   3040] |  -0.526|   -0.526|-609.748| -609.748|    63.65%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 20:56:17   3040] |  -0.526|   -0.526|-609.740| -609.740|    63.65%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 20:56:19   3041] |  -0.526|   -0.526|-608.068| -608.068|    63.66%|   0:00:02.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/09 20:56:21   3043] |  -0.526|   -0.526|-607.133| -607.133|    63.66%|   0:00:02.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/09 20:56:21   3043] |  -0.526|   -0.526|-607.041| -607.041|    63.66%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 20:56:22   3045] |  -0.526|   -0.526|-606.938| -606.938|    63.67%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 20:56:23   3045] |  -0.526|   -0.526|-606.772| -606.772|    63.68%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 20:56:23   3045] |  -0.526|   -0.526|-606.768| -606.768|    63.68%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 20:56:23   3045] |  -0.526|   -0.526|-606.753| -606.753|    63.68%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 20:56:23   3046] |  -0.526|   -0.526|-606.725| -606.725|    63.68%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 20:56:25   3047] |  -0.526|   -0.526|-604.589| -604.589|    63.69%|   0:00:02.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
[03/09 20:56:26   3049] |  -0.526|   -0.526|-603.921| -603.921|    63.69%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
[03/09 20:56:26   3049] |  -0.526|   -0.526|-603.919| -603.919|    63.69%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
[03/09 20:56:27   3049] |  -0.526|   -0.526|-603.681| -603.681|    63.71%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:27   3050] |  -0.526|   -0.526|-603.643| -603.643|    63.72%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:28   3050] |  -0.526|   -0.526|-603.622| -603.622|    63.72%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:29   3052] |  -0.526|   -0.526|-600.890| -600.890|    63.74%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:29   3052] |  -0.526|   -0.526|-600.867| -600.867|    63.74%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
[03/09 20:56:30   3052] |  -0.526|   -0.526|-600.413| -600.413|    63.75%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/09 20:56:30   3052] |  -0.526|   -0.526|-600.349| -600.349|    63.75%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/09 20:56:30   3052] |  -0.526|   -0.526|-600.219| -600.219|    63.75%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/09 20:56:30   3053] |  -0.526|   -0.526|-600.088| -600.088|    63.75%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/09 20:56:31   3054] |  -0.526|   -0.526|-599.396| -599.396|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
[03/09 20:56:32   3055] |  -0.526|   -0.526|-599.060| -599.060|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:32   3055] |  -0.526|   -0.526|-598.807| -598.807|    63.76%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:33   3055] |  -0.526|   -0.526|-598.591| -598.591|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
[03/09 20:56:34   3056] |  -0.526|   -0.526|-598.062| -598.062|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:34   3056] |  -0.526|   -0.526|-598.036| -598.036|    63.77%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:34   3056] |  -0.526|   -0.526|-598.009| -598.009|    63.77%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:34   3057] |  -0.526|   -0.526|-598.004| -598.004|    63.77%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/09 20:56:36   3058] |  -0.526|   -0.526|-596.516| -596.516|    63.77%|   0:00:02.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/09 20:56:36   3059] |  -0.526|   -0.526|-596.134| -596.134|    63.77%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:37   3060] |  -0.526|   -0.526|-595.119| -595.119|    63.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:40   3062] |  -0.526|   -0.526|-594.811| -594.811|    63.78%|   0:00:03.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:41   3063] |  -0.526|   -0.526|-594.491| -594.491|    63.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:42   3064] |  -0.526|   -0.526|-594.451| -594.451|    63.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:42   3064] |  -0.526|   -0.526|-594.445| -594.445|    63.78%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:42   3065] |  -0.526|   -0.526|-594.378| -594.378|    63.79%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:43   3065] |  -0.526|   -0.526|-594.346| -594.346|    63.79%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:43   3065] |  -0.526|   -0.526|-594.312| -594.312|    63.80%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
[03/09 20:56:44   3066] |  -0.526|   -0.526|-592.981| -592.981|    63.80%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/09 20:56:44   3067] |  -0.526|   -0.526|-592.833| -592.833|    63.80%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/09 20:56:45   3067] |  -0.526|   -0.526|-592.750| -592.750|    63.80%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/09 20:56:45   3067] |  -0.526|   -0.526|-592.474| -592.474|    63.81%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
[03/09 20:56:45   3068] |  -0.526|   -0.526|-592.228| -592.228|    63.81%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:56:46   3068] |  -0.526|   -0.526|-592.219| -592.219|    63.81%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 20:56:46   3068] |  -0.526|   -0.526|-592.084| -592.084|    63.82%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/09 20:56:47   3070] |  -0.526|   -0.526|-591.793| -591.793|    63.82%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/09 20:56:47   3070] |  -0.526|   -0.526|-591.741| -591.741|    63.82%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/09 20:56:48   3070] |  -0.526|   -0.526|-591.579| -591.579|    63.82%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/09 20:56:48   3070] |  -0.526|   -0.526|-591.471| -591.471|    63.83%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/09 20:56:49   3072] |  -0.526|   -0.526|-591.351| -591.351|    63.83%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/09 20:56:51   3073] |  -0.526|   -0.526|-590.106| -590.106|    63.84%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/09 20:56:52   3074] |  -0.526|   -0.526|-589.716| -589.716|    63.85%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/09 20:56:52   3074] |  -0.526|   -0.526|-589.703| -589.703|    63.85%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/09 20:56:52   3075] |  -0.526|   -0.526|-589.695| -589.695|    63.85%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/09 20:56:53   3075] |  -0.526|   -0.526|-587.836| -587.836|    63.86%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
[03/09 20:56:54   3076] |  -0.526|   -0.526|-587.825| -587.825|    63.86%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
[03/09 20:56:54   3077] |  -0.526|   -0.526|-587.626| -587.626|    63.87%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/09 20:56:55   3078] |  -0.526|   -0.526|-586.984| -586.984|    63.86%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
[03/09 20:56:56   3079] |  -0.526|   -0.526|-586.498| -586.498|    63.87%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
[03/09 20:56:56   3079] |  -0.526|   -0.526|-586.464| -586.464|    63.87%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/09 20:57:00   3082] |  -0.526|   -0.526|-586.319| -586.319|    63.87%|   0:00:04.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/09 20:57:00   3082] |  -0.526|   -0.526|-586.048| -586.048|    63.87%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/09 20:57:01   3083] |  -0.526|   -0.526|-585.814| -585.814|    63.88%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/09 20:57:02   3085] |  -0.526|   -0.526|-585.793| -585.793|    63.88%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
[03/09 20:57:03   3085] |  -0.526|   -0.526|-585.721| -585.721|    63.88%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
[03/09 20:57:04   3087] |  -0.526|   -0.526|-584.741| -584.741|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
[03/09 20:57:05   3087] |  -0.526|   -0.526|-583.970| -583.970|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_6_/D    |
[03/09 20:57:05   3087] |  -0.526|   -0.526|-583.881| -583.881|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_6_/D    |
[03/09 20:57:05   3087] |  -0.526|   -0.526|-583.812| -583.812|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/09 20:57:06   3088] |  -0.526|   -0.526|-583.793| -583.793|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/09 20:57:06   3089] |  -0.526|   -0.526|-583.715| -583.715|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
[03/09 20:57:06   3089] |  -0.526|   -0.526|-583.708| -583.708|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/09 20:57:07   3089] |  -0.526|   -0.526|-583.675| -583.675|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/09 20:57:07   3089] |  -0.526|   -0.526|-583.637| -583.637|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:07   3090] |  -0.526|   -0.526|-583.618| -583.618|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:08   3090] |  -0.526|   -0.526|-583.593| -583.593|    63.90%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/09 20:57:08   3091] |  -0.526|   -0.526|-583.556| -583.556|    63.90%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/09 20:57:10   3092] |  -0.526|   -0.526|-581.026| -581.026|    63.91%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/09 20:57:10   3093] |  -0.526|   -0.526|-580.874| -580.874|    63.91%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/09 20:57:11   3093] |  -0.526|   -0.526|-580.757| -580.757|    63.91%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/09 20:57:11   3093] |  -0.526|   -0.526|-580.686| -580.686|    63.91%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:12   3094] |  -0.526|   -0.526|-580.638| -580.638|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:12   3095] |  -0.526|   -0.526|-580.587| -580.587|    63.92%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/09 20:57:13   3096] |  -0.526|   -0.526|-580.570| -580.570|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/09 20:57:13   3096] |  -0.526|   -0.526|-580.434| -580.434|    63.92%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
[03/09 20:57:14   3097] |  -0.526|   -0.526|-580.190| -580.190|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 20:57:15   3097] |  -0.526|   -0.526|-580.092| -580.092|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 20:57:16   3098] |  -0.526|   -0.526|-580.060| -580.060|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 20:57:16   3099] |  -0.526|   -0.526|-579.977| -579.977|    63.93%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 20:57:17   3099] |  -0.526|   -0.526|-579.974| -579.974|    63.93%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 20:57:17   3100] |  -0.526|   -0.526|-579.080| -579.080|    63.93%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:18   3100] |  -0.526|   -0.526|-579.049| -579.049|    63.93%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:18   3101] |  -0.526|   -0.526|-578.950| -578.950|    63.94%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:19   3101] |  -0.526|   -0.526|-578.740| -578.740|    63.94%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:20   3102] |  -0.526|   -0.526|-575.495| -575.495|    63.95%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:20   3102] |  -0.526|   -0.526|-575.482| -575.482|    63.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/09 20:57:20   3102] |  -0.526|   -0.526|-575.470| -575.470|    63.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 20:57:21   3103] |  -0.526|   -0.526|-575.326| -575.326|    63.95%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:21   3103] |  -0.526|   -0.526|-575.305| -575.305|    63.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:21   3104] |  -0.526|   -0.526|-575.116| -575.116|    63.96%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/09 20:57:22   3104] |  -0.526|   -0.526|-574.635| -574.635|    63.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 20:57:22   3105] |  -0.526|   -0.526|-574.257| -574.257|    63.96%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 20:57:23   3105] |  -0.526|   -0.526|-574.135| -574.135|    63.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/09 20:57:24   3106] |  -0.526|   -0.526|-573.983| -573.983|    63.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/09 20:57:24   3106] |  -0.526|   -0.526|-573.928| -573.928|    63.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:24   3107] |  -0.526|   -0.526|-573.912| -573.912|    63.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:25   3107] |  -0.526|   -0.526|-573.908| -573.908|    63.97%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
[03/09 20:57:25   3108] |  -0.526|   -0.526|-571.819| -571.819|    63.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 20:57:25   3108] |  -0.526|   -0.526|-571.744| -571.744|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 20:57:26   3109] |  -0.526|   -0.526|-571.396| -571.396|    63.98%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
[03/09 20:57:26   3109] |  -0.526|   -0.526|-571.346| -571.346|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
[03/09 20:57:26   3109] |  -0.526|   -0.526|-571.302| -571.302|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
[03/09 20:57:26   3109] |  -0.526|   -0.526|-571.144| -571.144|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
[03/09 20:57:27   3109] |  -0.526|   -0.526|-571.135| -571.135|    63.99%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
[03/09 20:57:28   3110] |  -0.526|   -0.526|-570.742| -570.742|    63.99%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:28   3110] |  -0.526|   -0.526|-570.740| -570.740|    63.99%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:28   3110] |  -0.526|   -0.526|-570.662| -570.662|    64.00%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:28   3111] |  -0.526|   -0.526|-570.622| -570.622|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:28   3111] |  -0.526|   -0.526|-570.606| -570.606|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:28   3111] |  -0.526|   -0.526|-570.586| -570.586|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:29   3111] |  -0.526|   -0.526|-570.566| -570.566|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:29   3111] |  -0.526|   -0.526|-570.545| -570.545|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:29   3111] |  -0.526|   -0.526|-570.520| -570.520|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:29   3111] |  -0.526|   -0.526|-570.516| -570.516|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 20:57:30   3112] |  -0.526|   -0.526|-532.103| -532.103|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
[03/09 20:57:30   3112] |  -0.526|   -0.526|-532.085| -532.085|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D    |
[03/09 20:57:30   3113] |  -0.526|   -0.526|-531.549| -531.549|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D    |
[03/09 20:57:31   3113] |  -0.526|   -0.526|-531.484| -531.484|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D    |
[03/09 20:57:31   3113] |  -0.526|   -0.526|-531.386| -531.386|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/09 20:57:31   3113] |  -0.526|   -0.526|-531.193| -531.193|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
[03/09 20:57:31   3113] |  -0.526|   -0.526|-530.384| -530.384|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/09 20:57:32   3114] |  -0.526|   -0.526|-529.666| -529.666|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/D    |
[03/09 20:57:32   3114] |  -0.526|   -0.526|-529.614| -529.614|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D    |
[03/09 20:57:32   3114] |  -0.526|   -0.526|-529.431| -529.431|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/09 20:57:33   3115] |  -0.526|   -0.526|-529.415| -529.415|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/09 20:57:33   3115] |  -0.526|   -0.526|-529.204| -529.204|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/09 20:57:33   3115] |  -0.526|   -0.526|-529.201| -529.201|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/09 20:57:33   3115] |  -0.526|   -0.526|-529.189| -529.189|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/09 20:57:34   3116] |  -0.526|   -0.526|-526.010| -526.010|    64.02%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:34   3116] |  -0.526|   -0.526|-525.661| -525.661|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/09 20:57:34   3116] |  -0.526|   -0.526|-525.259| -525.259|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 20:57:34   3117] |  -0.526|   -0.526|-525.107| -525.107|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 20:57:34   3117] |  -0.526|   -0.526|-525.103| -525.103|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 20:57:35   3117] |  -0.526|   -0.526|-525.036| -525.036|    64.03%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 20:57:35   3117] |  -0.526|   -0.526|-515.791| -515.791|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:35   3117] |  -0.526|   -0.526|-515.760| -515.760|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:35   3117] |  -0.526|   -0.526|-515.744| -515.744|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:35   3117] |  -0.526|   -0.526|-515.678| -515.678|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:36   3118] |  -0.526|   -0.526|-499.816| -499.816|    64.03%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
[03/09 20:57:37   3119] |  -0.526|   -0.526|-495.800| -495.800|    64.04%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:37   3120] |  -0.526|   -0.526|-494.884| -494.884|    64.05%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:37   3120] |  -0.526|   -0.526|-494.851| -494.851|    64.06%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
[03/09 20:57:38   3120] |  -0.527|   -0.527|-492.928| -492.928|    64.06%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/09 20:57:38   3120] |  -0.527|   -0.527|-491.717| -491.717|    64.06%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 20:57:38   3121] |  -0.527|   -0.527|-491.530| -491.530|    64.07%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/09 20:57:39   3121] |  -0.527|   -0.527|-491.478| -491.478|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/09 20:57:40   3123] |  -0.527|   -0.527|-491.445| -491.445|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/09 20:57:40   3123] |  -0.527|   -0.527|-491.293| -491.293|    64.07%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/09 20:57:41   3123] |  -0.527|   -0.527|-491.202| -491.202|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 20:57:41   3124] |  -0.527|   -0.527|-491.159| -491.159|    64.07%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/09 20:57:42   3124] |  -0.527|   -0.527|-490.073| -490.073|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:42   3125] |  -0.527|   -0.527|-489.978| -489.978|    64.07%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:43   3125] |  -0.527|   -0.527|-489.826| -489.826|    64.07%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:43   3125] |  -0.527|   -0.527|-483.949| -483.949|    64.07%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:44   3126] |  -0.527|   -0.527|-483.802| -483.802|    64.07%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:44   3126] |  -0.527|   -0.527|-483.768| -483.768|    64.07%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:44   3126] |  -0.527|   -0.527|-483.708| -483.708|    64.08%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:45   3127] |  -0.527|   -0.527|-483.707| -483.707|    64.08%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/09 20:57:45   3128] |  -0.527|   -0.527|-483.665| -483.665|    64.08%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/09 20:57:46   3128] |  -0.527|   -0.527|-483.642| -483.642|    64.08%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 20:57:47   3129] |  -0.527|   -0.527|-483.624| -483.624|    64.08%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:47   3130] |  -0.527|   -0.527|-483.614| -483.614|    64.08%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:47   3130] |  -0.527|   -0.527|-483.524| -483.524|    64.09%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
[03/09 20:57:48   3130] |  -0.527|   -0.527|-483.440| -483.440|    64.09%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/09 20:57:48   3130] |  -0.527|   -0.527|-483.394| -483.394|    64.09%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
[03/09 20:57:49   3131] |  -0.527|   -0.527|-483.392| -483.392|    64.09%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 20:57:49   3131] |  -0.527|   -0.527|-483.336| -483.336|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:49   3132] |  -0.527|   -0.527|-483.282| -483.282|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/09 20:57:50   3132] |  -0.527|   -0.527|-482.531| -482.531|    64.10%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/09 20:57:50   3132] |  -0.527|   -0.527|-482.489| -482.489|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:51   3133] |  -0.527|   -0.527|-482.407| -482.407|    64.10%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/09 20:57:51   3133] |  -0.527|   -0.527|-482.350| -482.350|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/09 20:57:51   3134] |  -0.527|   -0.527|-479.219| -479.219|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/09 20:57:52   3134] |  -0.527|   -0.527|-477.188| -477.188|    64.10%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
[03/09 20:57:52   3134] |  -0.527|   -0.527|-475.059| -475.059|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/09 20:57:52   3134] |  -0.527|   -0.527|-475.003| -475.003|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/09 20:57:52   3134] |  -0.527|   -0.527|-472.084| -472.084|    64.11%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/09 20:57:52   3135] |  -0.527|   -0.527|-471.277| -471.277|    64.11%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
[03/09 20:57:53   3135] |  -0.527|   -0.527|-470.875| -470.875|    64.11%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/09 20:57:53   3135] |  -0.527|   -0.527|-470.418| -470.418|    64.11%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
[03/09 20:57:53   3135] |  -0.527|   -0.527|-470.058| -470.058|    64.11%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/09 20:57:53   3136] |  -0.527|   -0.527|-469.812| -469.812|    64.11%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/09 20:57:54   3136] |  -0.527|   -0.527|-469.701| -469.701|    64.11%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/09 20:57:54   3136] |  -0.527|   -0.527|-469.445| -469.445|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/09 20:57:54   3136] |  -0.527|   -0.527|-469.428| -469.428|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/09 20:57:54   3136] |  -0.527|   -0.527|-469.259| -469.259|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/09 20:57:54   3137] |  -0.527|   -0.527|-469.192| -469.192|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/09 20:57:55   3137] |  -0.527|   -0.527|-469.046| -469.046|    64.12%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
[03/09 20:57:56   3138] |  -0.527|   -0.527|-468.942| -468.942|    64.13%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/09 20:57:56   3139] |  -0.527|   -0.527|-468.912| -468.912|    64.13%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/09 20:57:56   3139] |  -0.527|   -0.527|-468.875| -468.875|    64.14%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/09 20:57:57   3139] |  -0.527|   -0.527|-468.868| -468.868|    64.14%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
[03/09 20:57:58   3141] |  -0.527|   -0.527|-468.868| -468.868|    64.15%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 20:57:58   3141] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:57:58   3141] 
[03/09 20:57:58   3141] *** Finish Core Optimize Step (cpu=0:05:49 real=0:05:48 mem=1484.1M) ***
[03/09 20:57:59   3141] 
[03/09 20:57:59   3141] *** Finished Optimize Step Cumulative (cpu=0:05:49 real=0:05:49 mem=1484.1M) ***
[03/09 20:57:59   3141] ** GigaOpt Optimizer WNS Slack -0.527 TNS Slack -468.868 Density 64.15
[03/09 20:57:59   3141] Placement Snapshot: Density distribution:
[03/09 20:57:59   3141] [1.00 -  +++]: 50 (7.69%)
[03/09 20:57:59   3141] [0.95 - 1.00]: 9 (1.38%)
[03/09 20:57:59   3141] [0.90 - 0.95]: 3 (0.46%)
[03/09 20:57:59   3141] [0.85 - 0.90]: 6 (0.92%)
[03/09 20:57:59   3141] [0.80 - 0.85]: 7 (1.08%)
[03/09 20:57:59   3141] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:57:59   3141] [0.70 - 0.75]: 6 (0.92%)
[03/09 20:57:59   3141] [0.65 - 0.70]: 15 (2.31%)
[03/09 20:57:59   3141] [0.60 - 0.65]: 21 (3.23%)
[03/09 20:57:59   3141] [0.55 - 0.60]: 27 (4.15%)
[03/09 20:57:59   3141] [0.50 - 0.55]: 32 (4.92%)
[03/09 20:57:59   3141] [0.45 - 0.50]: 47 (7.23%)
[03/09 20:57:59   3141] [0.40 - 0.45]: 49 (7.54%)
[03/09 20:57:59   3141] [0.35 - 0.40]: 30 (4.62%)
[03/09 20:57:59   3141] [0.30 - 0.35]: 27 (4.15%)
[03/09 20:57:59   3141] [0.25 - 0.30]: 45 (6.92%)
[03/09 20:57:59   3141] [0.20 - 0.25]: 76 (11.69%)
[03/09 20:57:59   3141] [0.15 - 0.20]: 132 (20.31%)
[03/09 20:57:59   3141] [0.10 - 0.15]: 49 (7.54%)
[03/09 20:57:59   3141] [0.05 - 0.10]: 8 (1.23%)
[03/09 20:57:59   3141] [0.00 - 0.05]: 1 (0.15%)
[03/09 20:57:59   3141] Begin: Area Reclaim Optimization
[03/09 20:57:59   3141] Reclaim Optimization WNS Slack -0.527  TNS Slack -468.868 Density 64.15
[03/09 20:57:59   3141] +----------+---------+--------+--------+------------+--------+
[03/09 20:57:59   3141] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:57:59   3141] +----------+---------+--------+--------+------------+--------+
[03/09 20:57:59   3141] |    64.15%|        -|  -0.527|-468.868|   0:00:00.0| 1484.1M|
[03/09 20:58:02   3145] |    64.05%|      100|  -0.527|-468.858|   0:00:03.0| 1484.1M|
[03/09 20:58:11   3153] |    63.70%|      917|  -0.526|-473.180|   0:00:09.0| 1484.1M|
[03/09 20:58:11   3153] |    63.70%|        9|  -0.526|-473.181|   0:00:00.0| 1484.1M|
[03/09 20:58:11   3153] |    63.70%|        0|  -0.526|-473.181|   0:00:00.0| 1484.1M|
[03/09 20:58:11   3153] +----------+---------+--------+--------+------------+--------+
[03/09 20:58:11   3153] Reclaim Optimization End WNS Slack -0.526  TNS Slack -473.180 Density 63.70
[03/09 20:58:11   3153] 
[03/09 20:58:11   3153] ** Summary: Restruct = 0 Buffer Deletion = 76 Declone = 31 Resize = 617 **
[03/09 20:58:11   3153] --------------------------------------------------------------
[03/09 20:58:11   3153] |                                   | Total     | Sequential |
[03/09 20:58:11   3153] --------------------------------------------------------------
[03/09 20:58:11   3153] | Num insts resized                 |     608  |       0    |
[03/09 20:58:11   3153] | Num insts undone                  |     309  |       0    |
[03/09 20:58:11   3153] | Num insts Downsized               |     608  |       0    |
[03/09 20:58:11   3153] | Num insts Samesized               |       0  |       0    |
[03/09 20:58:11   3153] | Num insts Upsized                 |       0  |       0    |
[03/09 20:58:11   3153] | Num multiple commits+uncommits    |       9  |       -    |
[03/09 20:58:11   3153] --------------------------------------------------------------
[03/09 20:58:11   3153] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:58:11   3153] Layer 7 has 1460 constrained nets 
[03/09 20:58:11   3153] **** End NDR-Layer Usage Statistics ****
[03/09 20:58:11   3153] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.3) (real = 0:00:12.0) **
[03/09 20:58:11   3153] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1464.99M, totSessionCpu=0:52:33).
[03/09 20:58:11   3153] Placement Snapshot: Density distribution:
[03/09 20:58:11   3153] [1.00 -  +++]: 50 (7.69%)
[03/09 20:58:11   3153] [0.95 - 1.00]: 9 (1.38%)
[03/09 20:58:11   3153] [0.90 - 0.95]: 3 (0.46%)
[03/09 20:58:11   3153] [0.85 - 0.90]: 6 (0.92%)
[03/09 20:58:11   3153] [0.80 - 0.85]: 7 (1.08%)
[03/09 20:58:11   3153] [0.75 - 0.80]: 10 (1.54%)
[03/09 20:58:11   3153] [0.70 - 0.75]: 6 (0.92%)
[03/09 20:58:11   3153] [0.65 - 0.70]: 15 (2.31%)
[03/09 20:58:11   3153] [0.60 - 0.65]: 21 (3.23%)
[03/09 20:58:11   3153] [0.55 - 0.60]: 28 (4.31%)
[03/09 20:58:11   3153] [0.50 - 0.55]: 31 (4.77%)
[03/09 20:58:11   3153] [0.45 - 0.50]: 48 (7.38%)
[03/09 20:58:11   3153] [0.40 - 0.45]: 49 (7.54%)
[03/09 20:58:11   3153] [0.35 - 0.40]: 29 (4.46%)
[03/09 20:58:11   3153] [0.30 - 0.35]: 30 (4.62%)
[03/09 20:58:11   3153] [0.25 - 0.30]: 48 (7.38%)
[03/09 20:58:11   3153] [0.20 - 0.25]: 89 (13.69%)
[03/09 20:58:11   3153] [0.15 - 0.20]: 131 (20.15%)
[03/09 20:58:11   3153] [0.10 - 0.15]: 38 (5.85%)
[03/09 20:58:11   3153] [0.05 - 0.10]: 2 (0.31%)
[03/09 20:58:11   3153] [0.00 - 0.05]: 0 (0.00%)
[03/09 20:58:11   3153] *** Starting refinePlace (0:52:34 mem=1481.0M) ***
[03/09 20:58:11   3153] Total net bbox length = 5.049e+05 (2.452e+05 2.597e+05) (ext = 2.417e+04)
[03/09 20:58:11   3153] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:11   3153] default core: bins with density >  0.75 = 46.6 % ( 315 / 676 )
[03/09 20:58:11   3153] Density distribution unevenness ratio = 16.984%
[03/09 20:58:11   3153] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1481.0MB) @(0:52:34 - 0:52:34).
[03/09 20:58:11   3153] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:11   3153] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1481.0MB
[03/09 20:58:11   3153] Starting refinePlace ...
[03/09 20:58:11   3153] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:11   3153] default core: bins with density >  0.75 = 44.5 % ( 301 / 676 )
[03/09 20:58:11   3153] Density distribution unevenness ratio = 16.659%
[03/09 20:58:12   3154]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:58:12   3154] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1486.1MB) @(0:52:34 - 0:52:35).
[03/09 20:58:12   3154] Move report: preRPlace moves 5933 insts, mean move: 0.73 um, max move: 5.40 um
[03/09 20:58:12   3154] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10443_0): (291.00, 407.80) --> (287.40, 406.00)
[03/09 20:58:12   3154] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
[03/09 20:58:12   3154] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:58:12   3154] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:12   3154] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1486.1MB) @(0:52:35 - 0:52:35).
[03/09 20:58:12   3154] Move report: Detail placement moves 5933 insts, mean move: 0.73 um, max move: 5.40 um
[03/09 20:58:12   3154] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10443_0): (291.00, 407.80) --> (287.40, 406.00)
[03/09 20:58:12   3154] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1486.1MB
[03/09 20:58:12   3154] Statistics of distance of Instance movement in refine placement:
[03/09 20:58:12   3154]   maximum (X+Y) =         5.40 um
[03/09 20:58:12   3154]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10443_0) with max move: (291, 407.8) -> (287.4, 406)
[03/09 20:58:12   3154]   mean    (X+Y) =         0.73 um
[03/09 20:58:12   3154] Summary Report:
[03/09 20:58:12   3154] Instances move: 5933 (out of 31523 movable)
[03/09 20:58:12   3154] Mean displacement: 0.73 um
[03/09 20:58:12   3154] Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10443_0) (291, 407.8) -> (287.4, 406)
[03/09 20:58:12   3154] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
[03/09 20:58:12   3154] Total instances moved : 5933
[03/09 20:58:12   3154] Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:12   3154] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1486.1MB
[03/09 20:58:12   3154] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1486.1MB) @(0:52:34 - 0:52:35).
[03/09 20:58:12   3154] *** Finished refinePlace (0:52:35 mem=1486.1M) ***
[03/09 20:58:12   3155] Finished re-routing un-routed nets (0:00:00.0 1486.1M)
[03/09 20:58:12   3155] 
[03/09 20:58:12   3155] 
[03/09 20:58:12   3155] Density : 0.6370
[03/09 20:58:12   3155] Max route overflow : 0.0000
[03/09 20:58:12   3155] 
[03/09 20:58:12   3155] 
[03/09 20:58:12   3155] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1486.1M) ***
[03/09 20:58:13   3155] ** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -473.538 Density 63.70
[03/09 20:58:13   3155] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:58:13   3155] Layer 7 has 1460 constrained nets 
[03/09 20:58:13   3155] **** End NDR-Layer Usage Statistics ****
[03/09 20:58:13   3155] 
[03/09 20:58:13   3155] *** Finish pre-CTS Setup Fixing (cpu=0:06:03 real=0:06:04 mem=1486.1M) ***
[03/09 20:58:13   3155] 
[03/09 20:58:13   3155] End: GigaOpt Optimization in TNS mode
[03/09 20:58:13   3155] Info: 1 clock net  excluded from IPO operation.
[03/09 20:58:13   3155] Begin: Area Reclaim Optimization
[03/09 20:58:13   3155] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:58:13   3155] #spOpts: N=65 mergeVia=F 
[03/09 20:58:13   3156] Reclaim Optimization WNS Slack -0.526  TNS Slack -473.538 Density 63.70
[03/09 20:58:13   3156] +----------+---------+--------+--------+------------+--------+
[03/09 20:58:13   3156] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 20:58:13   3156] +----------+---------+--------+--------+------------+--------+
[03/09 20:58:13   3156] |    63.70%|        -|  -0.526|-473.538|   0:00:00.0| 1478.3M|
[03/09 20:58:14   3157] |    63.70%|        1|  -0.526|-473.538|   0:00:01.0| 1478.3M|
[03/09 20:58:16   3158] |    63.65%|       93|  -0.526|-473.538|   0:00:02.0| 1478.3M|
[03/09 20:58:16   3158] |    63.65%|        9|  -0.526|-473.538|   0:00:00.0| 1478.3M|
[03/09 20:58:16   3159] |    63.65%|        0|  -0.526|-473.538|   0:00:00.0| 1478.3M|
[03/09 20:58:16   3159] +----------+---------+--------+--------+------------+--------+
[03/09 20:58:16   3159] Reclaim Optimization End WNS Slack -0.526  TNS Slack -473.538 Density 63.65
[03/09 20:58:16   3159] 
[03/09 20:58:16   3159] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 101 **
[03/09 20:58:16   3159] --------------------------------------------------------------
[03/09 20:58:16   3159] |                                   | Total     | Sequential |
[03/09 20:58:16   3159] --------------------------------------------------------------
[03/09 20:58:16   3159] | Num insts resized                 |      93  |       0    |
[03/09 20:58:16   3159] | Num insts undone                  |       1  |       0    |
[03/09 20:58:16   3159] | Num insts Downsized               |      93  |       0    |
[03/09 20:58:16   3159] | Num insts Samesized               |       0  |       0    |
[03/09 20:58:16   3159] | Num insts Upsized                 |       0  |       0    |
[03/09 20:58:16   3159] | Num multiple commits+uncommits    |       8  |       -    |
[03/09 20:58:16   3159] --------------------------------------------------------------
[03/09 20:58:16   3159] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:58:16   3159] Layer 7 has 1460 constrained nets 
[03/09 20:58:16   3159] **** End NDR-Layer Usage Statistics ****
[03/09 20:58:16   3159] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
[03/09 20:58:17   3159] *** Starting refinePlace (0:52:39 mem=1478.3M) ***
[03/09 20:58:17   3159] Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:17   3159] Starting refinePlace ...
[03/09 20:58:17   3159] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:17   3159] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:17   3159] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1478.3MB) @(0:52:40 - 0:52:40).
[03/09 20:58:17   3159] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:17   3159] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1478.3MB
[03/09 20:58:17   3159] Statistics of distance of Instance movement in refine placement:
[03/09 20:58:17   3159]   maximum (X+Y) =         0.00 um
[03/09 20:58:17   3159]   mean    (X+Y) =         0.00 um
[03/09 20:58:17   3159] Summary Report:
[03/09 20:58:17   3159] Instances move: 0 (out of 31522 movable)
[03/09 20:58:17   3159] Mean displacement: 0.00 um
[03/09 20:58:17   3159] Max displacement: 0.00 um 
[03/09 20:58:17   3159] Total instances moved : 0
[03/09 20:58:17   3159] Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:17   3159] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1478.3MB
[03/09 20:58:17   3159] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1478.3MB) @(0:52:39 - 0:52:40).
[03/09 20:58:17   3159] *** Finished refinePlace (0:52:40 mem=1478.3M) ***
[03/09 20:58:17   3159] Finished re-routing un-routed nets (0:00:00.0 1478.3M)
[03/09 20:58:17   3159] 
[03/09 20:58:17   3160] 
[03/09 20:58:17   3160] Density : 0.6365
[03/09 20:58:17   3160] Max route overflow : 0.0000
[03/09 20:58:17   3160] 
[03/09 20:58:17   3160] 
[03/09 20:58:17   3160] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1478.3M) ***
[03/09 20:58:17   3160] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1329.44M, totSessionCpu=0:52:40).
[03/09 20:58:18   3160] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 20:58:18   3160] [PSP] Started earlyGlobalRoute kernel
[03/09 20:58:18   3160] [PSP] Initial Peak syMemory usage = 1329.4 MB
[03/09 20:58:18   3160] (I)       Reading DB...
[03/09 20:58:18   3160] (I)       congestionReportName   : 
[03/09 20:58:18   3160] (I)       buildTerm2TermWires    : 1
[03/09 20:58:18   3160] (I)       doTrackAssignment      : 1
[03/09 20:58:18   3160] (I)       dumpBookshelfFiles     : 0
[03/09 20:58:18   3160] (I)       numThreads             : 1
[03/09 20:58:18   3160] [NR-eagl] honorMsvRouteConstraint: false
[03/09 20:58:18   3160] (I)       honorPin               : false
[03/09 20:58:18   3160] (I)       honorPinGuide          : true
[03/09 20:58:18   3160] (I)       honorPartition         : false
[03/09 20:58:18   3160] (I)       allowPartitionCrossover: false
[03/09 20:58:18   3160] (I)       honorSingleEntry       : true
[03/09 20:58:18   3160] (I)       honorSingleEntryStrong : true
[03/09 20:58:18   3160] (I)       handleViaSpacingRule   : false
[03/09 20:58:18   3160] (I)       PDConstraint           : none
[03/09 20:58:18   3160] (I)       expBetterNDRHandling   : false
[03/09 20:58:18   3160] [NR-eagl] honorClockSpecNDR      : 0
[03/09 20:58:18   3160] (I)       routingEffortLevel     : 3
[03/09 20:58:18   3160] [NR-eagl] minRouteLayer          : 2
[03/09 20:58:18   3160] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 20:58:18   3160] (I)       numRowsPerGCell        : 1
[03/09 20:58:18   3160] (I)       speedUpLargeDesign     : 0
[03/09 20:58:18   3160] (I)       speedUpBlkViolationClean: 0
[03/09 20:58:18   3160] (I)       multiThreadingTA       : 0
[03/09 20:58:18   3160] (I)       blockedPinEscape       : 1
[03/09 20:58:18   3160] (I)       blkAwareLayerSwitching : 0
[03/09 20:58:18   3160] (I)       betterClockWireModeling: 1
[03/09 20:58:18   3160] (I)       punchThroughDistance   : 500.00
[03/09 20:58:18   3160] (I)       scenicBound            : 1.15
[03/09 20:58:18   3160] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 20:58:18   3160] (I)       source-to-sink ratio   : 0.00
[03/09 20:58:18   3160] (I)       targetCongestionRatioH : 1.00
[03/09 20:58:18   3160] (I)       targetCongestionRatioV : 1.00
[03/09 20:58:18   3160] (I)       layerCongestionRatio   : 0.70
[03/09 20:58:18   3160] (I)       m1CongestionRatio      : 0.10
[03/09 20:58:18   3160] (I)       m2m3CongestionRatio    : 0.70
[03/09 20:58:18   3160] (I)       localRouteEffort       : 1.00
[03/09 20:58:18   3160] (I)       numSitesBlockedByOneVia: 8.00
[03/09 20:58:18   3160] (I)       supplyScaleFactorH     : 1.00
[03/09 20:58:18   3160] (I)       supplyScaleFactorV     : 1.00
[03/09 20:58:18   3160] (I)       highlight3DOverflowFactor: 0.00
[03/09 20:58:18   3160] (I)       doubleCutViaModelingRatio: 0.00
[03/09 20:58:18   3160] (I)       blockTrack             : 
[03/09 20:58:18   3160] (I)       readTROption           : true
[03/09 20:58:18   3160] (I)       extraSpacingBothSide   : false
[03/09 20:58:18   3160] [NR-eagl] numTracksPerClockWire  : 0
[03/09 20:58:18   3160] (I)       routeSelectedNetsOnly  : false
[03/09 20:58:18   3160] (I)       before initializing RouteDB syMemory usage = 1357.6 MB
[03/09 20:58:18   3160] (I)       starting read tracks
[03/09 20:58:18   3160] (I)       build grid graph
[03/09 20:58:18   3160] (I)       build grid graph start
[03/09 20:58:18   3160] [NR-eagl] Layer1 has no routable track
[03/09 20:58:18   3160] [NR-eagl] Layer2 has single uniform track structure
[03/09 20:58:18   3160] [NR-eagl] Layer3 has single uniform track structure
[03/09 20:58:18   3160] [NR-eagl] Layer4 has single uniform track structure
[03/09 20:58:18   3160] [NR-eagl] Layer5 has single uniform track structure
[03/09 20:58:18   3160] [NR-eagl] Layer6 has single uniform track structure
[03/09 20:58:18   3160] [NR-eagl] Layer7 has single uniform track structure
[03/09 20:58:18   3160] [NR-eagl] Layer8 has single uniform track structure
[03/09 20:58:18   3160] (I)       build grid graph end
[03/09 20:58:18   3160] (I)       Layer1   numNetMinLayer=32014
[03/09 20:58:18   3160] (I)       Layer2   numNetMinLayer=0
[03/09 20:58:18   3160] (I)       Layer3   numNetMinLayer=0
[03/09 20:58:18   3160] (I)       Layer4   numNetMinLayer=0
[03/09 20:58:18   3160] (I)       Layer5   numNetMinLayer=0
[03/09 20:58:18   3160] (I)       Layer6   numNetMinLayer=0
[03/09 20:58:18   3160] (I)       Layer7   numNetMinLayer=1460
[03/09 20:58:18   3160] (I)       Layer8   numNetMinLayer=0
[03/09 20:58:18   3160] (I)       numViaLayers=7
[03/09 20:58:18   3160] (I)       end build via table
[03/09 20:58:18   3160] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 20:58:18   3160] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 20:58:18   3160] (I)       readDataFromPlaceDB
[03/09 20:58:18   3160] (I)       Read net information..
[03/09 20:58:18   3160] [NR-eagl] Read numTotalNets=33474  numIgnoredNets=0
[03/09 20:58:18   3160] (I)       Read testcase time = 0.010 seconds
[03/09 20:58:18   3160] 
[03/09 20:58:18   3160] (I)       totalPins=110403  totalGlobalPin=106224 (96.21%)
[03/09 20:58:18   3160] (I)       Model blockage into capacity
[03/09 20:58:18   3160] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 20:58:18   3160] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 20:58:18   3160] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 20:58:18   3160] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 20:58:18   3160] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 20:58:18   3160] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 20:58:18   3160] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 20:58:18   3160] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 20:58:18   3160] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 20:58:18   3160] (I)       Modeling time = 0.020 seconds
[03/09 20:58:18   3160] 
[03/09 20:58:18   3160] (I)       Number of ignored nets = 0
[03/09 20:58:18   3160] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 20:58:18   3160] (I)       Number of clock nets = 1.  Ignored: No
[03/09 20:58:18   3160] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 20:58:18   3160] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 20:58:18   3160] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 20:58:18   3160] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 20:58:18   3160] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 20:58:18   3160] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 20:58:18   3160] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 20:58:18   3160] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 20:58:18   3160] (I)       Before initializing earlyGlobalRoute syMemory usage = 1357.6 MB
[03/09 20:58:18   3160] (I)       Layer1  viaCost=300.00
[03/09 20:58:18   3160] (I)       Layer2  viaCost=100.00
[03/09 20:58:18   3160] (I)       Layer3  viaCost=100.00
[03/09 20:58:18   3160] (I)       Layer4  viaCost=100.00
[03/09 20:58:18   3160] (I)       Layer5  viaCost=100.00
[03/09 20:58:18   3160] (I)       Layer6  viaCost=200.00
[03/09 20:58:18   3160] (I)       Layer7  viaCost=100.00
[03/09 20:58:18   3160] (I)       ---------------------Grid Graph Info--------------------
[03/09 20:58:18   3160] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 20:58:18   3160] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 20:58:18   3160] (I)       Site Width          :   400  (dbu)
[03/09 20:58:18   3160] (I)       Row Height          :  3600  (dbu)
[03/09 20:58:18   3160] (I)       GCell Width         :  3600  (dbu)
[03/09 20:58:18   3160] (I)       GCell Height        :  3600  (dbu)
[03/09 20:58:18   3160] (I)       grid                :   266   265     8
[03/09 20:58:18   3160] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 20:58:18   3160] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 20:58:18   3160] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 20:58:18   3160] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 20:58:18   3160] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 20:58:18   3160] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 20:58:18   3160] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 20:58:18   3160] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 20:58:18   3160] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 20:58:18   3160] (I)       --------------------------------------------------------
[03/09 20:58:18   3160] 
[03/09 20:58:18   3160] [NR-eagl] ============ Routing rule table ============
[03/09 20:58:18   3160] [NR-eagl] Rule id 0. Nets 33474 
[03/09 20:58:18   3160] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 20:58:18   3160] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 20:58:18   3160] [NR-eagl] ========================================
[03/09 20:58:18   3160] [NR-eagl] 
[03/09 20:58:18   3160] (I)       After initializing earlyGlobalRoute syMemory usage = 1360.4 MB
[03/09 20:58:18   3160] (I)       Loading and dumping file time : 0.29 seconds
[03/09 20:58:18   3160] (I)       ============= Initialization =============
[03/09 20:58:18   3160] (I)       total 2D Cap : 317271 = (158536 H, 158735 V)
[03/09 20:58:18   3160] [NR-eagl] Layer group 1: route 1460 net(s) in layer range [7, 8]
[03/09 20:58:18   3160] (I)       ============  Phase 1a Route ============
[03/09 20:58:18   3160] (I)       Phase 1a runs 0.01 seconds
[03/09 20:58:18   3160] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 20:58:18   3160] (I)       Usage: 32695 = (14406 H, 18289 V) = (9.09% H, 11.52% V) = (2.593e+04um H, 3.292e+04um V)
[03/09 20:58:18   3160] (I)       
[03/09 20:58:18   3160] (I)       ============  Phase 1b Route ============
[03/09 20:58:18   3160] (I)       Phase 1b runs 0.00 seconds
[03/09 20:58:18   3160] (I)       Usage: 32716 = (14411 H, 18305 V) = (9.09% H, 11.53% V) = (2.594e+04um H, 3.295e+04um V)
[03/09 20:58:18   3160] (I)       
[03/09 20:58:18   3160] (I)       earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.26% V. EstWL: 5.888880e+04um
[03/09 20:58:18   3160] (I)       ============  Phase 1c Route ============
[03/09 20:58:18   3160] (I)       Level2 Grid: 54 x 53
[03/09 20:58:18   3160] (I)       Phase 1c runs 0.00 seconds
[03/09 20:58:18   3160] (I)       Usage: 32716 = (14411 H, 18305 V) = (9.09% H, 11.53% V) = (2.594e+04um H, 3.295e+04um V)
[03/09 20:58:18   3160] (I)       
[03/09 20:58:18   3160] (I)       ============  Phase 1d Route ============
[03/09 20:58:18   3160] (I)       Phase 1d runs 0.00 seconds
[03/09 20:58:18   3160] (I)       Usage: 32722 = (14414 H, 18308 V) = (9.09% H, 11.53% V) = (2.595e+04um H, 3.295e+04um V)
[03/09 20:58:18   3160] (I)       
[03/09 20:58:18   3160] (I)       ============  Phase 1e Route ============
[03/09 20:58:18   3160] (I)       Phase 1e runs 0.00 seconds
[03/09 20:58:18   3160] (I)       Usage: 32722 = (14414 H, 18308 V) = (9.09% H, 11.53% V) = (2.595e+04um H, 3.295e+04um V)
[03/09 20:58:18   3160] (I)       
[03/09 20:58:18   3160] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.23% V. EstWL: 5.889960e+04um
[03/09 20:58:18   3160] [NR-eagl] 
[03/09 20:58:18   3160] (I)       dpBasedLA: time=0.01  totalOF=7166  totalVia=50624  totalWL=32722  total(Via+WL)=83346 
[03/09 20:58:18   3160] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 20:58:18   3160] [NR-eagl] Layer group 2: route 32014 net(s) in layer range [2, 8]
[03/09 20:58:18   3160] (I)       ============  Phase 1a Route ============
[03/09 20:58:18   3161] (I)       Phase 1a runs 0.08 seconds
[03/09 20:58:18   3161] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 20:58:18   3161] (I)       Usage: 330174 = (161682 H, 168492 V) = (11.61% H, 9.37% V) = (2.910e+05um H, 3.033e+05um V)
[03/09 20:58:18   3161] (I)       
[03/09 20:58:18   3161] (I)       ============  Phase 1b Route ============
[03/09 20:58:18   3161] (I)       Phase 1b runs 0.02 seconds
[03/09 20:58:18   3161] (I)       Usage: 330198 = (161701 H, 168497 V) = (11.61% H, 9.37% V) = (2.911e+05um H, 3.033e+05um V)
[03/09 20:58:18   3161] (I)       
[03/09 20:58:18   3161] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 5.354568e+05um
[03/09 20:58:18   3161] (I)       ============  Phase 1c Route ============
[03/09 20:58:18   3161] (I)       Level2 Grid: 54 x 53
[03/09 20:58:18   3161] (I)       Phase 1c runs 0.01 seconds
[03/09 20:58:18   3161] (I)       Usage: 330198 = (161701 H, 168497 V) = (11.61% H, 9.37% V) = (2.911e+05um H, 3.033e+05um V)
[03/09 20:58:18   3161] (I)       
[03/09 20:58:18   3161] (I)       ============  Phase 1d Route ============
[03/09 20:58:18   3161] (I)       Phase 1d runs 0.04 seconds
[03/09 20:58:18   3161] (I)       Usage: 330230 = (161721 H, 168509 V) = (11.61% H, 9.37% V) = (2.911e+05um H, 3.033e+05um V)
[03/09 20:58:18   3161] (I)       
[03/09 20:58:18   3161] (I)       ============  Phase 1e Route ============
[03/09 20:58:18   3161] (I)       Phase 1e runs 0.00 seconds
[03/09 20:58:18   3161] (I)       Usage: 330230 = (161721 H, 168509 V) = (11.61% H, 9.37% V) = (2.911e+05um H, 3.033e+05um V)
[03/09 20:58:18   3161] (I)       
[03/09 20:58:18   3161] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 5.355144e+05um
[03/09 20:58:18   3161] [NR-eagl] 
[03/09 20:58:18   3161] (I)       dpBasedLA: time=0.08  totalOF=10204  totalVia=199575  totalWL=297500  total(Via+WL)=497075 
[03/09 20:58:18   3161] (I)       ============  Phase 1l Route ============
[03/09 20:58:18   3161] (I)       Total Global Routing Runtime: 0.47 seconds
[03/09 20:58:18   3161] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/09 20:58:18   3161] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[03/09 20:58:18   3161] (I)       
[03/09 20:58:18   3161] (I)       ============= track Assignment ============
[03/09 20:58:18   3161] (I)       extract Global 3D Wires
[03/09 20:58:18   3161] (I)       Extract Global WL : time=0.01
[03/09 20:58:18   3161] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 20:58:18   3161] (I)       Initialization real time=0.01 seconds
[03/09 20:58:19   3161] (I)       Kernel real time=0.38 seconds
[03/09 20:58:19   3161] (I)       End Greedy Track Assignment
[03/09 20:58:19   3161] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 110160
[03/09 20:58:19   3161] [NR-eagl] Layer2(M2)(V) length: 1.945981e+05um, number of vias: 153906
[03/09 20:58:19   3161] [NR-eagl] Layer3(M3)(H) length: 2.370569e+05um, number of vias: 14916
[03/09 20:58:19   3161] [NR-eagl] Layer4(M4)(V) length: 6.827764e+04um, number of vias: 10562
[03/09 20:58:19   3161] [NR-eagl] Layer5(M5)(H) length: 3.659542e+04um, number of vias: 8934
[03/09 20:58:19   3161] [NR-eagl] Layer6(M6)(V) length: 2.005703e+04um, number of vias: 6890
[03/09 20:58:19   3161] [NR-eagl] Layer7(M7)(H) length: 2.672260e+04um, number of vias: 7148
[03/09 20:58:19   3161] [NR-eagl] Layer8(M8)(V) length: 3.320974e+04um, number of vias: 0
[03/09 20:58:19   3161] [NR-eagl] Total length: 6.165174e+05um, number of vias: 312516
[03/09 20:58:19   3162] [NR-eagl] End Peak syMemory usage = 1319.7 MB
[03/09 20:58:19   3162] [NR-eagl] Early Global Router Kernel+IO runtime : 1.58 seconds
[03/09 20:58:19   3162] Extraction called for design 'core' of instances=31522 and nets=33731 using extraction engine 'preRoute' .
[03/09 20:58:19   3162] PreRoute RC Extraction called for design core.
[03/09 20:58:19   3162] RC Extraction called in multi-corner(2) mode.
[03/09 20:58:19   3162] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 20:58:19   3162] RCMode: PreRoute
[03/09 20:58:19   3162]       RC Corner Indexes            0       1   
[03/09 20:58:19   3162] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 20:58:19   3162] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 20:58:19   3162] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 20:58:19   3162] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 20:58:19   3162] Shrink Factor                : 1.00000
[03/09 20:58:19   3162] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 20:58:19   3162] Using capacitance table file ...
[03/09 20:58:19   3162] Updating RC grid for preRoute extraction ...
[03/09 20:58:19   3162] Initializing multi-corner capacitance tables ... 
[03/09 20:58:19   3162] Initializing multi-corner resistance tables ...
[03/09 20:58:19   3162] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1308.746M)
[03/09 20:58:20   3163] Compute RC Scale Done ...
[03/09 20:58:20   3163] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 20:58:20   3163] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 20:58:20   3163] 
[03/09 20:58:20   3163] ** np local hotspot detection info verbose **
[03/09 20:58:20   3163] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 20:58:20   3163] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 20:58:20   3163] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 20:58:20   3163] 
[03/09 20:58:20   3163] #################################################################################
[03/09 20:58:20   3163] # Design Stage: PreRoute
[03/09 20:58:20   3163] # Design Name: core
[03/09 20:58:20   3163] # Design Mode: 65nm
[03/09 20:58:20   3163] # Analysis Mode: MMMC Non-OCV 
[03/09 20:58:20   3163] # Parasitics Mode: No SPEF/RCDB
[03/09 20:58:20   3163] # Signoff Settings: SI Off 
[03/09 20:58:20   3163] #################################################################################
[03/09 20:58:21   3164] AAE_INFO: 1 threads acquired from CTE.
[03/09 20:58:21   3164] Calculate delays in BcWc mode...
[03/09 20:58:22   3164] Topological Sorting (CPU = 0:00:00.1, MEM = 1364.0M, InitMEM = 1364.0M)
[03/09 20:58:26   3168] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 20:58:26   3168] End delay calculation. (MEM=1399.71 CPU=0:00:03.8 REAL=0:00:04.0)
[03/09 20:58:26   3168] *** CDM Built up (cpu=0:00:05.2  real=0:00:06.0  mem= 1399.7M) ***
[03/09 20:58:26   3169] Begin: GigaOpt postEco DRV Optimization
[03/09 20:58:26   3169] Info: 1 clock net  excluded from IPO operation.
[03/09 20:58:26   3169] PhyDesignGrid: maxLocalDensity 0.98
[03/09 20:58:26   3169] #spOpts: N=65 
[03/09 20:58:26   3169] Core basic site is core
[03/09 20:58:26   3169] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 20:58:30   3172] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:58:30   3172] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 20:58:30   3172] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:58:30   3172] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 20:58:30   3172] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:58:30   3172] DEBUG: @coeDRVCandCache::init.
[03/09 20:58:30   3173] Info: violation cost 0.126505 (cap = 0.028268, tran = 0.098236, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:58:30   3173] |     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  63.65  |            |           |
[03/09 20:58:30   3173] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:58:30   3173] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          1|  63.65  |   0:00:00.0|    1476.0M|
[03/09 20:58:30   3173] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 20:58:30   3173] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  63.65  |   0:00:00.0|    1476.0M|
[03/09 20:58:30   3173] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 20:58:30   3173] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:58:30   3173] Layer 7 has 378 constrained nets 
[03/09 20:58:30   3173] **** End NDR-Layer Usage Statistics ****
[03/09 20:58:30   3173] 
[03/09 20:58:30   3173] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1476.0M) ***
[03/09 20:58:30   3173] 
[03/09 20:58:30   3173] *** Starting refinePlace (0:52:54 mem=1508.0M) ***
[03/09 20:58:30   3173] Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:30   3173] Starting refinePlace ...
[03/09 20:58:30   3173] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:31   3173] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:31   3173] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1508.0MB) @(0:52:54 - 0:52:54).
[03/09 20:58:31   3173] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:31   3173] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1508.0MB
[03/09 20:58:31   3173] Statistics of distance of Instance movement in refine placement:
[03/09 20:58:31   3173]   maximum (X+Y) =         0.00 um
[03/09 20:58:31   3173]   mean    (X+Y) =         0.00 um
[03/09 20:58:31   3173] Summary Report:
[03/09 20:58:31   3173] Instances move: 0 (out of 31522 movable)
[03/09 20:58:31   3173] Mean displacement: 0.00 um
[03/09 20:58:31   3173] Max displacement: 0.00 um 
[03/09 20:58:31   3173] Total instances moved : 0
[03/09 20:58:31   3173] Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:31   3173] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1508.0MB
[03/09 20:58:31   3173] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1508.0MB) @(0:52:54 - 0:52:54).
[03/09 20:58:31   3173] *** Finished refinePlace (0:52:54 mem=1508.0M) ***
[03/09 20:58:31   3174] Finished re-routing un-routed nets (0:00:00.0 1508.0M)
[03/09 20:58:31   3174] 
[03/09 20:58:31   3174] 
[03/09 20:58:31   3174] Density : 0.6365
[03/09 20:58:31   3174] Max route overflow : 0.0002
[03/09 20:58:31   3174] 
[03/09 20:58:31   3174] 
[03/09 20:58:31   3174] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1508.0M) ***
[03/09 20:58:31   3174] DEBUG: @coeDRVCandCache::cleanup.
[03/09 20:58:31   3174] End: GigaOpt postEco DRV Optimization
[03/09 20:58:31   3174] GigaOpt: WNS changes after routing: -0.526 -> -0.701 (bump = 0.175)
[03/09 20:58:31   3174] Begin: GigaOpt postEco optimization
[03/09 20:58:31   3174] Info: 1 clock net  excluded from IPO operation.
[03/09 20:58:31   3174] PhyDesignGrid: maxLocalDensity 1.00
[03/09 20:58:31   3174] #spOpts: N=65 
[03/09 20:58:34   3176] *info: 1 clock net excluded
[03/09 20:58:34   3176] *info: 2 special nets excluded.
[03/09 20:58:34   3176] *info: 257 no-driver nets excluded.
[03/09 20:58:35   3177] ** GigaOpt Optimizer WNS Slack -0.701 TNS Slack -580.387 Density 63.65
[03/09 20:58:35   3177] Optimizer WNS Pass 0
[03/09 20:58:35   3178] Active Path Group: reg2reg  
[03/09 20:58:35   3178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:35   3178] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:58:35   3178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:35   3178] |  -0.701|   -0.701|-580.354| -580.387|    63.65%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:35   3178] |  -0.688|   -0.688|-579.020| -579.054|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:36   3178] |  -0.683|   -0.683|-578.242| -578.276|    63.64%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:37   3179] |  -0.676|   -0.676|-577.811| -577.844|    63.64%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:38   3180] |  -0.672|   -0.672|-577.209| -577.243|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:38   3181] |  -0.672|   -0.672|-576.681| -576.714|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:39   3181] |  -0.664|   -0.664|-576.396| -576.430|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 20:58:39   3182] |  -0.661|   -0.661|-576.046| -576.080|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:39   3182] |  -0.661|   -0.661|-576.031| -576.064|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:40   3182] |  -0.655|   -0.655|-574.322| -574.355|    63.64%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:40   3182] |  -0.655|   -0.655|-574.322| -574.355|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:40   3182] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:40   3182] 
[03/09 20:58:40   3182] *** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=1491.3M) ***
[03/09 20:58:40   3182] Active Path Group: default 
[03/09 20:58:40   3183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:40   3183] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:58:40   3183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:40   3183] |  -0.006|   -0.655|  -0.034| -574.355|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 20:58:40   3183] |        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
[03/09 20:58:41   3183] |   0.000|   -0.655|   0.000| -574.322|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|       NA| NA                                                 |
[03/09 20:58:41   3183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:41   3183] 
[03/09 20:58:41   3183] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1491.3M) ***
[03/09 20:58:41   3183] 
[03/09 20:58:41   3183] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=1491.3M) ***
[03/09 20:58:41   3183] ** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -574.322 Density 63.65
[03/09 20:58:41   3184] *** Starting refinePlace (0:53:04 mem=1491.3M) ***
[03/09 20:58:41   3184] Total net bbox length = 5.079e+05 (2.473e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:41   3184] Starting refinePlace ...
[03/09 20:58:41   3184] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:41   3184] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:41   3184] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1491.3MB) @(0:53:04 - 0:53:04).
[03/09 20:58:41   3184] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:58:41   3184] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1491.3MB
[03/09 20:58:41   3184] Statistics of distance of Instance movement in refine placement:
[03/09 20:58:41   3184]   maximum (X+Y) =         0.00 um
[03/09 20:58:41   3184]   mean    (X+Y) =         0.00 um
[03/09 20:58:41   3184] Summary Report:
[03/09 20:58:41   3184] Instances move: 0 (out of 31515 movable)
[03/09 20:58:41   3184] Mean displacement: 0.00 um
[03/09 20:58:41   3184] Max displacement: 0.00 um 
[03/09 20:58:41   3184] Total instances moved : 0
[03/09 20:58:41   3184] Total net bbox length = 5.079e+05 (2.473e+05 2.606e+05) (ext = 2.417e+04)
[03/09 20:58:41   3184] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1491.3MB
[03/09 20:58:41   3184] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1491.3MB) @(0:53:04 - 0:53:04).
[03/09 20:58:41   3184] *** Finished refinePlace (0:53:04 mem=1491.3M) ***
[03/09 20:58:41   3184] Finished re-routing un-routed nets (0:00:00.0 1491.3M)
[03/09 20:58:41   3184] 
[03/09 20:58:41   3184] 
[03/09 20:58:41   3184] Density : 0.6365
[03/09 20:58:41   3184] Max route overflow : 0.0002
[03/09 20:58:41   3184] 
[03/09 20:58:41   3184] 
[03/09 20:58:41   3184] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1491.3M) ***
[03/09 20:58:42   3184] ** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -574.322 Density 63.65
[03/09 20:58:42   3184] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:58:42   3184] Layer 7 has 374 constrained nets 
[03/09 20:58:42   3184] **** End NDR-Layer Usage Statistics ****
[03/09 20:58:42   3184] 
[03/09 20:58:42   3184] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:08.0 mem=1491.3M) ***
[03/09 20:58:42   3184] 
[03/09 20:58:42   3185] End: GigaOpt postEco optimization
[03/09 20:58:42   3185] GigaOpt: WNS changes after postEco optimization: -0.526 -> -0.655 (bump = 0.129)
[03/09 20:58:42   3185] Begin: GigaOpt nonLegal postEco optimization
[03/09 20:58:42   3185] Info: 1 clock net  excluded from IPO operation.
[03/09 20:58:42   3185] PhyDesignGrid: maxLocalDensity 1.00
[03/09 20:58:42   3185] #spOpts: N=65 
[03/09 20:58:44   3187] *info: 1 clock net excluded
[03/09 20:58:44   3187] *info: 2 special nets excluded.
[03/09 20:58:44   3187] *info: 257 no-driver nets excluded.
[03/09 20:58:45   3188] ** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -574.322 Density 63.65
[03/09 20:58:45   3188] Optimizer WNS Pass 0
[03/09 20:58:45   3188] Active Path Group: reg2reg  
[03/09 20:58:45   3188] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:45   3188] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:58:45   3188] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:58:45   3188] |  -0.655|   -0.655|-574.322| -574.322|    63.65%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:46   3189] |  -0.650|   -0.650|-573.844| -573.844|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:48   3191] |  -0.650|   -0.650|-573.652| -573.652|    63.65%|   0:00:02.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:48   3191] |  -0.642|   -0.642|-573.069| -573.069|    63.66%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:53   3196] |  -0.641|   -0.641|-571.957| -571.957|    63.66%|   0:00:05.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:54   3196] |  -0.641|   -0.641|-571.888| -571.888|    63.66%|   0:00:01.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:54   3197] |  -0.638|   -0.638|-571.453| -571.453|    63.68%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:56   3198] |  -0.638|   -0.638|-569.997| -569.997|    63.68%|   0:00:02.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:56   3199] |  -0.638|   -0.638|-569.987| -569.987|    63.68%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:56   3199] |  -0.637|   -0.637|-569.772| -569.772|    63.70%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:57   3200] |  -0.637|   -0.637|-569.221| -569.221|    63.70%|   0:00:01.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:58:57   3200] |  -0.637|   -0.637|-569.106| -569.106|    63.71%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:07   3209] |  -0.637|   -0.637|-569.078| -569.078|    63.72%|   0:00:10.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:09   3212] |  -0.635|   -0.635|-568.303| -568.303|    63.73%|   0:00:02.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:10   3212] |  -0.634|   -0.634|-568.258| -568.258|    63.74%|   0:00:01.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:10   3213] |  -0.634|   -0.634|-567.714| -567.714|    63.74%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:10   3213] |  -0.634|   -0.634|-567.709| -567.709|    63.74%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:13   3216] |  -0.631|   -0.631|-567.528| -567.528|    63.76%|   0:00:03.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:18   3221] |  -0.631|   -0.631|-567.538| -567.538|    63.79%|   0:00:05.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:18   3221] |  -0.631|   -0.631|-567.538| -567.538|    63.79%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:18   3221] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:59:18   3221] 
[03/09 20:59:18   3221] *** Finish Core Optimize Step (cpu=0:00:32.9 real=0:00:33.0 mem=1480.0M) ***
[03/09 20:59:18   3221] 
[03/09 20:59:18   3221] *** Finished Optimize Step Cumulative (cpu=0:00:32.9 real=0:00:33.0 mem=1480.0M) ***
[03/09 20:59:18   3221] ** GigaOpt Optimizer WNS Slack -0.631 TNS Slack -567.538 Density 63.79
[03/09 20:59:19   3221] *** Starting refinePlace (0:53:42 mem=1480.0M) ***
[03/09 20:59:19   3221] Total net bbox length = 5.081e+05 (2.474e+05 2.607e+05) (ext = 2.417e+04)
[03/09 20:59:19   3221] Starting refinePlace ...
[03/09 20:59:19   3222] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:59:19   3222] default core: bins with density >  0.75 = 44.8 % ( 303 / 676 )
[03/09 20:59:19   3222] Density distribution unevenness ratio = 16.756%
[03/09 20:59:19   3222]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:59:19   3222] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=1485.1MB) @(0:53:42 - 0:53:43).
[03/09 20:59:19   3222] Move report: preRPlace moves 1218 insts, mean move: 0.60 um, max move: 4.80 um
[03/09 20:59:19   3222] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC5013_n786): (185.20, 411.40) --> (184.00, 415.00)
[03/09 20:59:19   3222] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/09 20:59:19   3222] Move report: Detail placement moves 1218 insts, mean move: 0.60 um, max move: 4.80 um
[03/09 20:59:19   3222] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC5013_n786): (185.20, 411.40) --> (184.00, 415.00)
[03/09 20:59:19   3222] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1485.1MB
[03/09 20:59:19   3222] Statistics of distance of Instance movement in refine placement:
[03/09 20:59:19   3222]   maximum (X+Y) =         4.80 um
[03/09 20:59:19   3222]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC5013_n786) with max move: (185.2, 411.4) -> (184, 415)
[03/09 20:59:19   3222]   mean    (X+Y) =         0.60 um
[03/09 20:59:19   3222] Summary Report:
[03/09 20:59:19   3222] Instances move: 1218 (out of 31560 movable)
[03/09 20:59:19   3222] Mean displacement: 0.60 um
[03/09 20:59:19   3222] Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC5013_n786) (185.2, 411.4) -> (184, 415)
[03/09 20:59:19   3222] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/09 20:59:19   3222] Total instances moved : 1218
[03/09 20:59:19   3222] Total net bbox length = 5.085e+05 (2.477e+05 2.608e+05) (ext = 2.417e+04)
[03/09 20:59:19   3222] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1485.1MB
[03/09 20:59:19   3222] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1485.1MB) @(0:53:42 - 0:53:43).
[03/09 20:59:19   3222] *** Finished refinePlace (0:53:43 mem=1485.1M) ***
[03/09 20:59:20   3222] Finished re-routing un-routed nets (0:00:00.0 1485.1M)
[03/09 20:59:20   3222] 
[03/09 20:59:20   3223] 
[03/09 20:59:20   3223] Density : 0.6379
[03/09 20:59:20   3223] Max route overflow : 0.0002
[03/09 20:59:20   3223] 
[03/09 20:59:20   3223] 
[03/09 20:59:20   3223] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1485.1M) ***
[03/09 20:59:20   3223] ** GigaOpt Optimizer WNS Slack -0.631 TNS Slack -567.538 Density 63.79
[03/09 20:59:20   3223] Optimizer WNS Pass 1
[03/09 20:59:20   3223] Active Path Group: reg2reg  
[03/09 20:59:20   3223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:59:20   3223] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:59:20   3223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:59:20   3223] |  -0.631|   -0.631|-567.538| -567.538|    63.79%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
[03/09 20:59:27   3230] |  -0.628|   -0.628|-564.778| -564.778|    63.79%|   0:00:07.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:28   3231] |  -0.625|   -0.625|-564.546| -564.546|    63.82%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:29   3232] |  -0.625|   -0.625|-563.615| -563.615|    63.82%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:29   3232] |  -0.625|   -0.625|-563.605| -563.605|    63.82%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:30   3233] |  -0.623|   -0.623|-563.481| -563.481|    63.83%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:30   3233] |  -0.623|   -0.623|-562.845| -562.845|    63.83%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:40   3243] |  -0.623|   -0.623|-562.891| -562.891|    63.90%|   0:00:10.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:40   3243] |  -0.623|   -0.623|-562.803| -562.803|    63.90%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:41   3244] |  -0.623|   -0.623|-562.776| -562.776|    63.91%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:42   3245] |  -0.623|   -0.623|-562.771| -562.771|    63.92%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:43   3246] |  -0.623|   -0.623|-562.771| -562.771|    63.92%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:43   3246] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:59:43   3246] 
[03/09 20:59:43   3246] *** Finish Core Optimize Step (cpu=0:00:23.0 real=0:00:23.0 mem=1485.1M) ***
[03/09 20:59:43   3246] 
[03/09 20:59:43   3246] *** Finished Optimize Step Cumulative (cpu=0:00:23.1 real=0:00:23.0 mem=1485.1M) ***
[03/09 20:59:43   3246] ** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -562.771 Density 63.92
[03/09 20:59:43   3246] *** Starting refinePlace (0:54:07 mem=1485.1M) ***
[03/09 20:59:43   3246] Total net bbox length = 5.090e+05 (2.480e+05 2.610e+05) (ext = 2.417e+04)
[03/09 20:59:43   3246] Starting refinePlace ...
[03/09 20:59:43   3246] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:59:43   3246] default core: bins with density >  0.75 = 44.8 % ( 303 / 676 )
[03/09 20:59:43   3246] Density distribution unevenness ratio = 16.799%
[03/09 20:59:44   3247]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 20:59:44   3247] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1488.0MB) @(0:54:07 - 0:54:08).
[03/09 20:59:44   3247] Move report: preRPlace moves 1343 insts, mean move: 0.63 um, max move: 5.20 um
[03/09 20:59:44   3247] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5437_0): (158.00, 443.80) --> (161.40, 442.00)
[03/09 20:59:44   3247] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/09 20:59:44   3247] wireLenOptFixPriorityInst 0 inst fixed
[03/09 20:59:44   3247] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 20:59:44   3247] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1488.0MB) @(0:54:08 - 0:54:08).
[03/09 20:59:44   3247] Move report: Detail placement moves 1343 insts, mean move: 0.63 um, max move: 5.20 um
[03/09 20:59:44   3247] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5437_0): (158.00, 443.80) --> (161.40, 442.00)
[03/09 20:59:44   3247] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1488.0MB
[03/09 20:59:44   3247] Statistics of distance of Instance movement in refine placement:
[03/09 20:59:44   3247]   maximum (X+Y) =         5.20 um
[03/09 20:59:44   3247]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5437_0) with max move: (158, 443.8) -> (161.4, 442)
[03/09 20:59:44   3247]   mean    (X+Y) =         0.63 um
[03/09 20:59:44   3247] Total instances flipped for legalization: 37
[03/09 20:59:44   3247] Summary Report:
[03/09 20:59:44   3247] Instances move: 1343 (out of 31608 movable)
[03/09 20:59:44   3247] Mean displacement: 0.63 um
[03/09 20:59:44   3247] Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5437_0) (158, 443.8) -> (161.4, 442)
[03/09 20:59:44   3247] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/09 20:59:44   3247] Total instances moved : 1343
[03/09 20:59:44   3247] Total net bbox length = 5.093e+05 (2.482e+05 2.611e+05) (ext = 2.417e+04)
[03/09 20:59:44   3247] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1488.0MB
[03/09 20:59:44   3247] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1488.0MB) @(0:54:07 - 0:54:08).
[03/09 20:59:44   3247] *** Finished refinePlace (0:54:08 mem=1488.0M) ***
[03/09 20:59:44   3248] Finished re-routing un-routed nets (0:00:00.0 1488.0M)
[03/09 20:59:44   3248] 
[03/09 20:59:45   3248] 
[03/09 20:59:45   3248] Density : 0.6392
[03/09 20:59:45   3248] Max route overflow : 0.0002
[03/09 20:59:45   3248] 
[03/09 20:59:45   3248] 
[03/09 20:59:45   3248] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1488.0M) ***
[03/09 20:59:45   3248] ** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -562.771 Density 63.92
[03/09 20:59:45   3248] **** Begin NDR-Layer Usage Statistics ****
[03/09 20:59:45   3248] Layer 7 has 361 constrained nets 
[03/09 20:59:45   3248] **** End NDR-Layer Usage Statistics ****
[03/09 20:59:45   3248] 
[03/09 20:59:45   3248] *** Finish pre-CTS Setup Fixing (cpu=0:01:00 real=0:01:00.0 mem=1488.0M) ***
[03/09 20:59:45   3248] 
[03/09 20:59:45   3248] End: GigaOpt nonLegal postEco optimization
[03/09 20:59:45   3248] Design TNS changes after trial route: -473.438 -> -562.671
[03/09 20:59:45   3248] Begin: GigaOpt TNS recovery
[03/09 20:59:45   3249] Info: 1 clock net  excluded from IPO operation.
[03/09 20:59:45   3249] PhyDesignGrid: maxLocalDensity 1.00
[03/09 20:59:45   3249] #spOpts: N=65 
[03/09 20:59:48   3251] *info: 1 clock net excluded
[03/09 20:59:48   3251] *info: 2 special nets excluded.
[03/09 20:59:48   3251] *info: 257 no-driver nets excluded.
[03/09 20:59:49   3252] ** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -562.771 Density 63.92
[03/09 20:59:49   3252] Optimizer TNS Opt
[03/09 20:59:49   3252] Active Path Group: reg2reg  
[03/09 20:59:49   3252] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:59:49   3252] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 20:59:49   3252] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 20:59:49   3252] |  -0.623|   -0.623|-562.771| -562.771|    63.92%|   0:00:00.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 20:59:53   3256] |  -0.618|   -0.618|-561.251| -561.251|    63.93%|   0:00:04.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:55   3258] |  -0.618|   -0.618|-560.005| -560.005|    63.94%|   0:00:02.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:55   3258] |  -0.618|   -0.618|-558.908| -558.908|    63.96%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:55   3258] |  -0.618|   -0.618|-558.659| -558.659|    63.95%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:58   3261] |  -0.618|   -0.618|-556.378| -556.378|    63.95%|   0:00:03.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:59   3262] |  -0.618|   -0.618|-556.351| -556.351|    63.95%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:59   3262] |  -0.618|   -0.618|-556.326| -556.326|    63.95%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 20:59:59   3262] |  -0.618|   -0.618|-556.255| -556.255|    63.96%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 21:00:02   3265] |  -0.618|   -0.618|-554.786| -554.786|    63.96%|   0:00:03.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 21:00:02   3266] |  -0.618|   -0.618|-554.612| -554.612|    63.96%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 21:00:05   3268] |  -0.618|   -0.618|-554.164| -554.164|    63.96%|   0:00:03.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 21:00:06   3269] |  -0.618|   -0.618|-553.981| -553.981|    63.96%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
[03/09 21:00:06   3269] |  -0.618|   -0.618|-553.925| -553.925|    63.97%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
[03/09 21:00:07   3270] |  -0.618|   -0.618|-553.888| -553.888|    63.97%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 21:00:08   3271] |  -0.618|   -0.618|-553.573| -553.573|    63.97%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/09 21:00:08   3271] |  -0.618|   -0.618|-553.509| -553.509|    63.97%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/09 21:00:08   3271] |  -0.618|   -0.618|-551.888| -551.888|    63.97%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
[03/09 21:00:09   3272] |  -0.618|   -0.618|-551.781| -551.781|    63.97%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
[03/09 21:00:09   3272] |  -0.618|   -0.618|-549.401| -549.401|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/09 21:00:09   3272] |  -0.618|   -0.618|-549.381| -549.381|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
[03/09 21:00:09   3272] |  -0.618|   -0.618|-549.354| -549.354|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
[03/09 21:00:09   3272] |  -0.618|   -0.618|-548.923| -548.923|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/D    |
[03/09 21:00:10   3273] |  -0.618|   -0.618|-548.786| -548.786|    63.98%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 21:00:10   3273] |  -0.618|   -0.618|-548.561| -548.561|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 21:00:10   3273] |  -0.618|   -0.618|-547.443| -547.443|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_8_/D    |
[03/09 21:00:11   3274] |  -0.618|   -0.618|-547.399| -547.399|    63.98%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 21:00:11   3274] |  -0.618|   -0.618|-547.293| -547.293|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 21:00:11   3274] |  -0.618|   -0.618|-547.180| -547.180|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 21:00:11   3274] |  -0.618|   -0.618|-547.172| -547.172|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 21:00:11   3275] |  -0.618|   -0.618|-547.171| -547.171|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 21:00:12   3275] |  -0.618|   -0.618|-547.044| -547.044|    63.98%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
[03/09 21:00:12   3275] |  -0.618|   -0.618|-546.955| -546.955|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
[03/09 21:00:13   3276] |  -0.618|   -0.618|-545.281| -545.281|    63.99%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 21:00:13   3276] |  -0.618|   -0.618|-545.196| -545.196|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 21:00:13   3276] |  -0.618|   -0.618|-545.188| -545.188|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 21:00:13   3276] |  -0.618|   -0.618|-545.121| -545.121|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 21:00:13   3276] |  -0.618|   -0.618|-545.023| -545.023|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/09 21:00:14   3277] |  -0.618|   -0.618|-544.873| -544.873|    63.99%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/09 21:00:14   3277] |  -0.618|   -0.618|-544.823| -544.823|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
[03/09 21:00:15   3278] |  -0.618|   -0.618|-544.726| -544.726|    63.99%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/09 21:00:15   3278] |  -0.618|   -0.618|-544.572| -544.572|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D    |
[03/09 21:00:16   3279] |  -0.618|   -0.618|-544.571| -544.571|    64.00%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D    |
[03/09 21:00:16   3279] |  -0.618|   -0.618|-544.565| -544.565|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D    |
[03/09 21:00:16   3279] |  -0.618|   -0.618|-544.273| -544.273|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/09 21:00:16   3279] |  -0.618|   -0.618|-544.270| -544.270|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
[03/09 21:00:16   3279] |  -0.618|   -0.618|-544.245| -544.245|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
[03/09 21:00:17   3280] |  -0.618|   -0.618|-544.171| -544.171|    64.00%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
[03/09 21:00:17   3280] |  -0.618|   -0.618|-543.656| -543.656|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 21:00:17   3280] |  -0.618|   -0.618|-543.543| -543.543|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
[03/09 21:00:17   3280] |  -0.618|   -0.618|-543.477| -543.477|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 21:00:17   3280] |  -0.618|   -0.618|-543.456| -543.456|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 21:00:18   3281] |  -0.618|   -0.618|-543.412| -543.412|    64.00%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/09 21:00:18   3281] |  -0.618|   -0.618|-543.366| -543.366|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/09 21:00:18   3281] |  -0.618|   -0.618|-543.343| -543.343|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/09 21:00:18   3281] |  -0.618|   -0.618|-543.267| -543.267|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/09 21:00:18   3281] |  -0.618|   -0.618|-543.241| -543.241|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D    |
[03/09 21:00:18   3281] |  -0.618|   -0.618|-543.160| -543.160|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/09 21:00:19   3282] |  -0.618|   -0.618|-543.028| -543.028|    64.01%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/09 21:00:19   3282] |  -0.618|   -0.618|-542.918| -542.918|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/09 21:00:19   3282] |  -0.618|   -0.618|-542.304| -542.304|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 21:00:19   3282] |  -0.618|   -0.618|-541.843| -541.843|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 21:00:20   3282] |  -0.618|   -0.618|-541.719| -541.719|    64.01%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 21:00:20   3283] |  -0.618|   -0.618|-541.680| -541.680|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 21:00:20   3283] |  -0.618|   -0.618|-541.673| -541.673|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 21:00:20   3283] |  -0.618|   -0.618|-541.648| -541.648|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 21:00:20   3283] |  -0.618|   -0.618|-541.646| -541.646|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 21:00:20   3283] |  -0.618|   -0.618|-541.538| -541.538|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 21:00:21   3283] |  -0.618|   -0.618|-541.518| -541.518|    64.02%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/09 21:00:21   3284] |  -0.618|   -0.618|-541.499| -541.499|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/09 21:00:21   3284] |  -0.618|   -0.618|-540.518| -540.518|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
[03/09 21:00:22   3285] |  -0.618|   -0.618|-540.001| -540.001|    64.02%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/09 21:00:22   3285] |  -0.618|   -0.618|-539.639| -539.639|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/09 21:00:22   3285] |  -0.618|   -0.618|-539.632| -539.632|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/09 21:00:22   3285] |  -0.618|   -0.618|-539.621| -539.621|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/09 21:00:22   3285] |  -0.618|   -0.618|-539.604| -539.604|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/09 21:00:22   3285] |  -0.618|   -0.618|-539.472| -539.472|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
[03/09 21:00:23   3286] |  -0.618|   -0.618|-539.388| -539.388|    64.03%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/09 21:00:23   3286] |  -0.618|   -0.618|-539.279| -539.279|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/09 21:00:23   3286] |  -0.618|   -0.618|-539.264| -539.264|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/09 21:00:23   3286] |  -0.618|   -0.618|-539.264| -539.264|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 21:00:23   3286] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:23   3286] 
[03/09 21:00:23   3286] *** Finish Core Optimize Step (cpu=0:00:34.3 real=0:00:34.0 mem=1480.2M) ***
[03/09 21:00:23   3286] Active Path Group: default 
[03/09 21:00:23   3286] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:23   3286] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:00:23   3286] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:23   3286] |  -0.005|   -0.618|  -0.005| -539.264|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
[03/09 21:00:24   3287] |   0.000|   -0.618|   0.000| -539.235|    64.03%|   0:00:01.0| 1480.2M|   WC_VIEW|       NA| NA                                                 |
[03/09 21:00:24   3287] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:24   3287] 
[03/09 21:00:24   3287] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1480.2M) ***
[03/09 21:00:24   3287] 
[03/09 21:00:24   3287] *** Finished Optimize Step Cumulative (cpu=0:00:34.5 real=0:00:35.0 mem=1480.2M) ***
[03/09 21:00:24   3287] ** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -539.235 Density 64.03
[03/09 21:00:24   3287] *** Starting refinePlace (0:54:47 mem=1480.2M) ***
[03/09 21:00:24   3287] Total net bbox length = 5.098e+05 (2.484e+05 2.614e+05) (ext = 2.417e+04)
[03/09 21:00:24   3287] Starting refinePlace ...
[03/09 21:00:24   3287] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:00:24   3287] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:00:24   3287] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1480.2MB) @(0:54:47 - 0:54:48).
[03/09 21:00:24   3287] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:00:24   3287] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1480.2MB
[03/09 21:00:24   3287] Statistics of distance of Instance movement in refine placement:
[03/09 21:00:24   3287]   maximum (X+Y) =         0.00 um
[03/09 21:00:24   3287]   mean    (X+Y) =         0.00 um
[03/09 21:00:24   3287] Summary Report:
[03/09 21:00:24   3287] Instances move: 0 (out of 31615 movable)
[03/09 21:00:24   3287] Mean displacement: 0.00 um
[03/09 21:00:24   3287] Max displacement: 0.00 um 
[03/09 21:00:24   3287] Total instances moved : 0
[03/09 21:00:24   3287] Total net bbox length = 5.098e+05 (2.484e+05 2.614e+05) (ext = 2.417e+04)
[03/09 21:00:24   3287] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1480.2MB
[03/09 21:00:24   3287] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1480.2MB) @(0:54:47 - 0:54:48).
[03/09 21:00:24   3287] *** Finished refinePlace (0:54:48 mem=1480.2M) ***
[03/09 21:00:24   3287] Finished re-routing un-routed nets (0:00:00.0 1480.2M)
[03/09 21:00:24   3287] 
[03/09 21:00:24   3287] 
[03/09 21:00:24   3287] Density : 0.6403
[03/09 21:00:24   3287] Max route overflow : 0.0002
[03/09 21:00:24   3287] 
[03/09 21:00:24   3287] 
[03/09 21:00:24   3287] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1480.2M) ***
[03/09 21:00:25   3288] ** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -539.338 Density 64.03
[03/09 21:00:25   3288] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:00:25   3288] Layer 7 has 352 constrained nets 
[03/09 21:00:25   3288] **** End NDR-Layer Usage Statistics ****
[03/09 21:00:25   3288] 
[03/09 21:00:25   3288] *** Finish pre-CTS Setup Fixing (cpu=0:00:36.1 real=0:00:37.0 mem=1480.2M) ***
[03/09 21:00:25   3288] 
[03/09 21:00:25   3288] End: GigaOpt TNS recovery
[03/09 21:00:25   3288] GigaOpt: WNS changes after routing: -0.526 -> -0.618 (bump = 0.092)
[03/09 21:00:25   3288] Begin: GigaOpt postEco optimization
[03/09 21:00:25   3288] Info: 1 clock net  excluded from IPO operation.
[03/09 21:00:25   3288] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:00:25   3288] #spOpts: N=65 
[03/09 21:00:27   3290] *info: 1 clock net excluded
[03/09 21:00:27   3290] *info: 2 special nets excluded.
[03/09 21:00:27   3290] *info: 257 no-driver nets excluded.
[03/09 21:00:28   3291] ** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -539.338 Density 64.03
[03/09 21:00:28   3291] Optimizer WNS Pass 0
[03/09 21:00:28   3292] Active Path Group: reg2reg  
[03/09 21:00:29   3292] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:29   3292] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:00:29   3292] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:29   3292] |  -0.618|   -0.618|-539.338| -539.338|    64.03%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 21:00:36   3299] |  -0.615|   -0.615|-538.254| -538.254|    64.04%|   0:00:07.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 21:00:36   3299] |  -0.615|   -0.615|-538.338| -538.338|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 21:00:36   3299] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:36   3299] 
[03/09 21:00:36   3299] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=1481.9M) ***
[03/09 21:00:36   3299] 
[03/09 21:00:36   3299] *** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=1481.9M) ***
[03/09 21:00:36   3299] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
[03/09 21:00:36   3300] *** Starting refinePlace (0:55:00 mem=1481.9M) ***
[03/09 21:00:36   3300] Total net bbox length = 5.100e+05 (2.485e+05 2.615e+05) (ext = 2.417e+04)
[03/09 21:00:36   3300] Starting refinePlace ...
[03/09 21:00:36   3300] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:00:37   3300] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:00:37   3300] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1481.9MB) @(0:55:00 - 0:55:00).
[03/09 21:00:37   3300] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:00:37   3300] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1481.9MB
[03/09 21:00:37   3300] Statistics of distance of Instance movement in refine placement:
[03/09 21:00:37   3300]   maximum (X+Y) =         0.00 um
[03/09 21:00:37   3300]   mean    (X+Y) =         0.00 um
[03/09 21:00:37   3300] Summary Report:
[03/09 21:00:37   3300] Instances move: 0 (out of 31636 movable)
[03/09 21:00:37   3300] Mean displacement: 0.00 um
[03/09 21:00:37   3300] Max displacement: 0.00 um 
[03/09 21:00:37   3300] Total instances moved : 0
[03/09 21:00:37   3300] Total net bbox length = 5.100e+05 (2.485e+05 2.615e+05) (ext = 2.417e+04)
[03/09 21:00:37   3300] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1481.9MB
[03/09 21:00:37   3300] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1481.9MB) @(0:55:00 - 0:55:00).
[03/09 21:00:37   3300] *** Finished refinePlace (0:55:00 mem=1481.9M) ***
[03/09 21:00:37   3300] Finished re-routing un-routed nets (0:00:00.0 1481.9M)
[03/09 21:00:37   3300] 
[03/09 21:00:37   3300] 
[03/09 21:00:37   3300] Density : 0.6406
[03/09 21:00:37   3300] Max route overflow : 0.0002
[03/09 21:00:37   3300] 
[03/09 21:00:37   3300] 
[03/09 21:00:37   3300] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1481.9M) ***
[03/09 21:00:37   3300] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
[03/09 21:00:37   3300] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:00:37   3300] Layer 7 has 355 constrained nets 
[03/09 21:00:37   3300] **** End NDR-Layer Usage Statistics ****
[03/09 21:00:37   3300] 
[03/09 21:00:37   3300] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=1481.9M) ***
[03/09 21:00:37   3300] 
[03/09 21:00:37   3301] End: GigaOpt postEco optimization
[03/09 21:00:37   3301] *** Steiner Routed Nets: 2.558%; Threshold: 100; Threshold for Hold: 100
[03/09 21:00:37   3301] Start to check current routing status for nets...
[03/09 21:00:37   3301] Using hname+ instead name for net compare
[03/09 21:00:37   3301] All nets are already routed correctly.
[03/09 21:00:37   3301] End to check current routing status for nets (mem=1447.6M)
[03/09 21:00:37   3301] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 21:00:38   3301] Info: 1 clock net  excluded from IPO operation.
[03/09 21:00:38   3301] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:00:38   3301] #spOpts: N=65 
[03/09 21:00:38   3301] Core basic site is core
[03/09 21:00:38   3301] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:00:40   3303] *info: 1 clock net excluded
[03/09 21:00:40   3303] *info: 2 special nets excluded.
[03/09 21:00:40   3303] *info: 257 no-driver nets excluded.
[03/09 21:00:41   3304] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
[03/09 21:00:41   3304] Optimizer TNS Opt
[03/09 21:00:41   3304] Active Path Group: reg2reg  
[03/09 21:00:41   3304] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:41   3304] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:00:41   3304] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:41   3304] |  -0.615|   -0.615|-538.338| -538.338|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 21:00:43   3306] |  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:02.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/09 21:00:44   3307] |  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:01.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 21:00:44   3307] |  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/09 21:00:44   3307] |  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/09 21:00:44   3307] |  -0.615|   -0.615|-538.339| -538.339|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/09 21:00:44   3307] |  -0.615|   -0.615|-538.338| -538.338|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 21:00:44   3307] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:00:44   3307] 
[03/09 21:00:44   3307] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1481.9M) ***
[03/09 21:00:44   3307] 
[03/09 21:00:44   3307] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1481.9M) ***
[03/09 21:00:44   3307] ** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
[03/09 21:00:44   3307] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:00:44   3307] Layer 7 has 355 constrained nets 
[03/09 21:00:44   3307] **** End NDR-Layer Usage Statistics ****
[03/09 21:00:44   3307] 
[03/09 21:00:44   3307] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1481.9M) ***
[03/09 21:00:44   3307] 
[03/09 21:00:44   3307] End: GigaOpt Optimization in post-eco TNS mode
[03/09 21:00:44   3308] **optDesign ... cpu = 0:53:49, real = 0:53:50, mem = 1332.9M, totSessionCpu=0:55:08 **
[03/09 21:00:44   3308] ** Profile ** Start :  cpu=0:00:00.0, mem=1332.9M
[03/09 21:00:45   3308] ** Profile ** Other data :  cpu=0:00:00.1, mem=1332.9M
[03/09 21:00:45   3308] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1340.9M
[03/09 21:00:45   3308] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1340.9M
[03/09 21:00:45   3308] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.003  |
|           TNS (ns):|-538.338 |-538.338 |  0.000  |
|    Violating Paths:|  1149   |  1149   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.057%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1340.9M
[03/09 21:00:45   3309] Info: 1 clock net  excluded from IPO operation.
[03/09 21:00:45   3309] 
[03/09 21:00:45   3309] Begin Power Analysis
[03/09 21:00:45   3309] 
[03/09 21:00:46   3309]     0.00V	    VSS
[03/09 21:00:46   3309]     0.90V	    VDD
[03/09 21:00:46   3309] Begin Processing Timing Library for Power Calculation
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Begin Processing Timing Library for Power Calculation
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1109.72MB/1109.72MB)
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Begin Processing Timing Window Data for Power Calculation
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1109.72MB/1109.72MB)
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Begin Processing User Attributes
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1109.72MB/1109.72MB)
[03/09 21:00:46   3309] 
[03/09 21:00:46   3309] Begin Processing Signal Activity
[03/09 21:00:46   3309] 
[03/09 21:00:48   3311] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1110.56MB/1110.56MB)
[03/09 21:00:48   3311] 
[03/09 21:00:48   3311] Begin Power Computation
[03/09 21:00:48   3311] 
[03/09 21:00:48   3311]       ----------------------------------------------------------
[03/09 21:00:48   3311]       # of cell(s) missing both power/leakage table: 0
[03/09 21:00:48   3311]       # of cell(s) missing power table: 0
[03/09 21:00:48   3311]       # of cell(s) missing leakage table: 0
[03/09 21:00:48   3311]       # of MSMV cell(s) missing power_level: 0
[03/09 21:00:48   3311]       ----------------------------------------------------------
[03/09 21:00:48   3311] 
[03/09 21:00:48   3311] 
[03/09 21:00:51   3315] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1110.66MB/1110.66MB)
[03/09 21:00:51   3315] 
[03/09 21:00:51   3315] Begin Processing User Attributes
[03/09 21:00:51   3315] 
[03/09 21:00:51   3315] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.66MB/1110.66MB)
[03/09 21:00:51   3315] 
[03/09 21:00:51   3315] Ended Power Analysis: (cpu=0:00:05, real=0:00:06, mem(process/total)=1110.66MB/1110.66MB)
[03/09 21:00:51   3315] 
[03/09 21:00:53   3316]   Timing Snapshot: (REF)
[03/09 21:00:53   3316]      Weighted WNS: -0.615
[03/09 21:00:53   3316]       All  PG WNS: -0.615
[03/09 21:00:53   3316]       High PG WNS: -0.615
[03/09 21:00:53   3316]       All  PG TNS: -538.339
[03/09 21:00:53   3316]       High PG TNS: -538.339
[03/09 21:00:53   3316]          Tran DRV: 0
[03/09 21:00:53   3316]           Cap DRV: 0
[03/09 21:00:53   3316]        Fanout DRV: 0
[03/09 21:00:53   3316]            Glitch: 0
[03/09 21:00:53   3316]    Category Slack: { [L, -0.615] [H, -0.615] }
[03/09 21:00:53   3316] 
[03/09 21:00:53   3316] Begin: Power Optimization
[03/09 21:00:53   3316] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:00:53   3316] #spOpts: N=65 mergeVia=F 
[03/09 21:00:54   3317] Reclaim Optimization WNS Slack -0.615  TNS Slack -538.338 Density 64.06
[03/09 21:00:54   3317] +----------+---------+--------+--------+------------+--------+
[03/09 21:00:54   3317] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 21:00:54   3317] +----------+---------+--------+--------+------------+--------+
[03/09 21:00:54   3317] |    64.06%|        -|  -0.615|-538.338|   0:00:00.0| 1489.7M|
[03/09 21:00:58   3321] |    64.06%|        0|  -0.615|-538.339|   0:00:04.0| 1489.7M|
[03/09 21:01:13   3336] |    64.06%|       46|  -0.615|-538.215|   0:00:15.0| 1489.7M|
[03/09 21:01:37   3360] |    63.98%|      116|  -0.615|-538.145|   0:00:24.0| 1484.0M|
[03/09 21:01:37   3360] |    63.98%|        1|  -0.615|-538.145|   0:00:00.0| 1484.0M|
[03/09 21:01:48   3371] |    63.92%|     1586|  -0.615|-537.390|   0:00:11.0| 1487.1M|
[03/09 21:01:48   3371] +----------+---------+--------+--------+------------+--------+
[03/09 21:01:48   3371] Reclaim Optimization End WNS Slack -0.615  TNS Slack -537.390 Density 63.92
[03/09 21:01:48   3371] 
[03/09 21:01:48   3371] ** Summary: Restruct = 117 Buffer Deletion = 0 Declone = 0 Resize = 1595 **
[03/09 21:01:48   3371] --------------------------------------------------------------
[03/09 21:01:48   3371] |                                   | Total     | Sequential |
[03/09 21:01:48   3371] --------------------------------------------------------------
[03/09 21:01:48   3371] | Num insts resized                 |    1410  |       0    |
[03/09 21:01:48   3371] | Num insts undone                  |       9  |       0    |
[03/09 21:01:48   3371] | Num insts Downsized               |      88  |       0    |
[03/09 21:01:48   3371] | Num insts Samesized               |    1322  |       0    |
[03/09 21:01:48   3371] | Num insts Upsized                 |       0  |       0    |
[03/09 21:01:48   3371] | Num multiple commits+uncommits    |     167  |       -    |
[03/09 21:01:48   3371] --------------------------------------------------------------
[03/09 21:01:48   3371] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:01:48   3371] Layer 7 has 355 constrained nets 
[03/09 21:01:48   3371] **** End NDR-Layer Usage Statistics ****
[03/09 21:01:48   3371] ** Finished Core Power Optimization (cpu = 0:00:55.6) (real = 0:00:55.0) **
[03/09 21:01:48   3371] Executing incremental physical updates
[03/09 21:01:48   3371] #spOpts: N=65 mergeVia=F 
[03/09 21:01:48   3371] *** Starting refinePlace (0:56:12 mem=1452.8M) ***
[03/09 21:01:48   3372] Total net bbox length = 5.094e+05 (2.482e+05 2.612e+05) (ext = 2.417e+04)
[03/09 21:01:48   3372] default core: bins with density >  0.75 = 47.2 % ( 319 / 676 )
[03/09 21:01:48   3372] Density distribution unevenness ratio = 17.079%
[03/09 21:01:48   3372] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1452.8MB) @(0:56:12 - 0:56:12).
[03/09 21:01:48   3372] Starting refinePlace ...
[03/09 21:01:48   3372] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:01:49   3372] default core: bins with density >  0.75 = 45.1 % ( 305 / 676 )
[03/09 21:01:49   3372] Density distribution unevenness ratio = 16.755%
[03/09 21:01:49   3372]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 21:01:49   3372] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1452.8MB) @(0:56:12 - 0:56:13).
[03/09 21:01:49   3372] Move report: preRPlace moves 1051 insts, mean move: 0.55 um, max move: 4.60 um
[03/09 21:01:49   3372] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1901_0): (442.20, 344.80) --> (445.00, 343.00)
[03/09 21:01:49   3372] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/09 21:01:49   3372] wireLenOptFixPriorityInst 0 inst fixed
[03/09 21:01:49   3373] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:01:49   3373] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1452.8MB) @(0:56:13 - 0:56:13).
[03/09 21:01:49   3373] Move report: Detail placement moves 1051 insts, mean move: 0.55 um, max move: 4.60 um
[03/09 21:01:49   3373] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1901_0): (442.20, 344.80) --> (445.00, 343.00)
[03/09 21:01:49   3373] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1452.8MB
[03/09 21:01:49   3373] Statistics of distance of Instance movement in refine placement:
[03/09 21:01:49   3373]   maximum (X+Y) =         4.60 um
[03/09 21:01:49   3373]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1901_0) with max move: (442.2, 344.8) -> (445, 343)
[03/09 21:01:49   3373]   mean    (X+Y) =         0.55 um
[03/09 21:01:49   3373] Total instances flipped for legalization: 27
[03/09 21:01:49   3373] Summary Report:
[03/09 21:01:49   3373] Instances move: 1051 (out of 31484 movable)
[03/09 21:01:49   3373] Mean displacement: 0.55 um
[03/09 21:01:49   3373] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1901_0) (442.2, 344.8) -> (445, 343)
[03/09 21:01:49   3373] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/09 21:01:49   3373] Total instances moved : 1051
[03/09 21:01:50   3373] Total net bbox length = 5.096e+05 (2.484e+05 2.613e+05) (ext = 2.417e+04)
[03/09 21:01:50   3373] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1452.8MB
[03/09 21:01:50   3373] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1452.8MB) @(0:56:12 - 0:56:13).
[03/09 21:01:50   3373] *** Finished refinePlace (0:56:13 mem=1452.8M) ***
[03/09 21:01:50   3373]   Timing Snapshot: (TGT)
[03/09 21:01:50   3373]      Weighted WNS: -0.615
[03/09 21:01:50   3373]       All  PG WNS: -0.615
[03/09 21:01:50   3373]       High PG WNS: -0.615
[03/09 21:01:50   3373]       All  PG TNS: -537.390
[03/09 21:01:50   3373]       High PG TNS: -537.390
[03/09 21:01:50   3373]          Tran DRV: 0
[03/09 21:01:50   3373]           Cap DRV: 0
[03/09 21:01:50   3373]        Fanout DRV: 0
[03/09 21:01:50   3373]            Glitch: 0
[03/09 21:01:50   3373]    Category Slack: { [L, -0.615] [H, -0.615] }
[03/09 21:01:50   3373] 
[03/09 21:01:50   3373] Checking setup slack degradation ...
[03/09 21:01:50   3373] 
[03/09 21:01:50   3373] Recovery Manager:
[03/09 21:01:50   3373]   Low  Effort WNS Jump: 0.000 (REF: -0.615, TGT: -0.615, Threshold: 0.010) - Skip
[03/09 21:01:50   3373]   High Effort WNS Jump: 0.000 (REF: -0.615, TGT: -0.615, Threshold: 0.010) - Skip
[03/09 21:01:50   3373]   Low  Effort TNS Jump: 0.000 (REF: -538.339, TGT: -537.390, Threshold: 50.000) - Skip
[03/09 21:01:50   3373]   High Effort TNS Jump: 0.000 (REF: -538.339, TGT: -537.390, Threshold: 50.000) - Skip
[03/09 21:01:50   3373] 
[03/09 21:01:51   3374] Info: 1 clock net  excluded from IPO operation.
[03/09 21:01:51   3374] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:01:51   3374] #spOpts: N=65 mergeVia=F 
[03/09 21:01:53   3376] Info: 1 clock net  excluded from IPO operation.
[03/09 21:01:54   3378] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:01:54   3378] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:01:54   3378] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:01:54   3378] |  -0.615|   -0.615|-537.390| -537.390|    63.92%|   0:00:00.0| 1487.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
[03/09 21:01:55   3378] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:01:55   3378] 
[03/09 21:01:55   3378] *** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1487.1M) ***
[03/09 21:01:55   3378] 
[03/09 21:01:55   3378] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1487.1M) ***
[03/09 21:01:55   3378] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:01:55   3378] Layer 7 has 355 constrained nets 
[03/09 21:01:55   3378] **** End NDR-Layer Usage Statistics ****
[03/09 21:01:55   3379] 
[03/09 21:01:55   3379] Begin Power Analysis
[03/09 21:01:55   3379] 
[03/09 21:01:55   3379]     0.00V	    VSS
[03/09 21:01:55   3379]     0.90V	    VDD
[03/09 21:01:55   3379] Begin Processing Timing Library for Power Calculation
[03/09 21:01:55   3379] 
[03/09 21:01:56   3379] Begin Processing Timing Library for Power Calculation
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.70MB/1168.70MB)
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Begin Processing Timing Window Data for Power Calculation
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.70MB/1168.70MB)
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Begin Processing User Attributes
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.70MB/1168.70MB)
[03/09 21:01:56   3379] 
[03/09 21:01:56   3379] Begin Processing Signal Activity
[03/09 21:01:56   3379] 
[03/09 21:01:57   3381] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1169.29MB/1169.29MB)
[03/09 21:01:57   3381] 
[03/09 21:01:57   3381] Begin Power Computation
[03/09 21:01:57   3381] 
[03/09 21:01:57   3381]       ----------------------------------------------------------
[03/09 21:01:57   3381]       # of cell(s) missing both power/leakage table: 0
[03/09 21:01:57   3381]       # of cell(s) missing power table: 0
[03/09 21:01:57   3381]       # of cell(s) missing leakage table: 0
[03/09 21:01:57   3381]       # of MSMV cell(s) missing power_level: 0
[03/09 21:01:57   3381]       ----------------------------------------------------------
[03/09 21:01:57   3381] 
[03/09 21:01:57   3381] 
[03/09 21:02:01   3384] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1169.29MB/1169.29MB)
[03/09 21:02:01   3384] 
[03/09 21:02:01   3384] Begin Processing User Attributes
[03/09 21:02:01   3384] 
[03/09 21:02:01   3384] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1169.29MB/1169.29MB)
[03/09 21:02:01   3384] 
[03/09 21:02:01   3384] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1169.29MB/1169.29MB)
[03/09 21:02:01   3384] 
[03/09 21:02:01   3385] *** Finished Leakage Power Optimization (cpu=0:01:09, real=0:01:08, mem=1335.18M, totSessionCpu=0:56:25).
[03/09 21:02:02   3385] Extraction called for design 'core' of instances=31484 and nets=33689 using extraction engine 'preRoute' .
[03/09 21:02:02   3385] PreRoute RC Extraction called for design core.
[03/09 21:02:02   3385] RC Extraction called in multi-corner(2) mode.
[03/09 21:02:02   3385] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:02:02   3385] RCMode: PreRoute
[03/09 21:02:02   3385]       RC Corner Indexes            0       1   
[03/09 21:02:02   3385] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:02:02   3385] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:02   3385] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:02   3385] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:02   3385] Shrink Factor                : 1.00000
[03/09 21:02:02   3385] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:02:02   3385] Using capacitance table file ...
[03/09 21:02:02   3385] Initializing multi-corner capacitance tables ... 
[03/09 21:02:02   3385] Initializing multi-corner resistance tables ...
[03/09 21:02:02   3385] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1316.496M)
[03/09 21:02:02   3385] doiPBLastSyncSlave
[03/09 21:02:02   3385] #################################################################################
[03/09 21:02:02   3385] # Design Stage: PreRoute
[03/09 21:02:02   3385] # Design Name: core
[03/09 21:02:02   3385] # Design Mode: 65nm
[03/09 21:02:02   3385] # Analysis Mode: MMMC Non-OCV 
[03/09 21:02:02   3385] # Parasitics Mode: No SPEF/RCDB
[03/09 21:02:02   3385] # Signoff Settings: SI Off 
[03/09 21:02:02   3385] #################################################################################
[03/09 21:02:03   3386] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:02:03   3386] Calculate delays in BcWc mode...
[03/09 21:02:03   3387] Topological Sorting (CPU = 0:00:00.1, MEM = 1323.3M, InitMEM = 1318.5M)
[03/09 21:02:07   3390] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:02:07   3390] End delay calculation. (MEM=1395.21 CPU=0:00:03.7 REAL=0:00:03.0)
[03/09 21:02:07   3390] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1395.2M) ***
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] Begin Power Analysis
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391]     0.00V	    VSS
[03/09 21:02:08   3391]     0.90V	    VDD
[03/09 21:02:08   3391] Begin Processing Timing Library for Power Calculation
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] Begin Processing Timing Library for Power Calculation
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.34MB/1128.34MB)
[03/09 21:02:08   3391] 
[03/09 21:02:08   3391] Begin Processing Timing Window Data for Power Calculation
[03/09 21:02:08   3391] 
[03/09 21:02:08   3392] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.65MB/1128.65MB)
[03/09 21:02:08   3392] 
[03/09 21:02:08   3392] Begin Processing User Attributes
[03/09 21:02:08   3392] 
[03/09 21:02:08   3392] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.65MB/1128.65MB)
[03/09 21:02:08   3392] 
[03/09 21:02:08   3392] Begin Processing Signal Activity
[03/09 21:02:08   3392] 
[03/09 21:02:10   3393] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1129.39MB/1129.39MB)
[03/09 21:02:10   3393] 
[03/09 21:02:10   3393] Begin Power Computation
[03/09 21:02:10   3393] 
[03/09 21:02:10   3393]       ----------------------------------------------------------
[03/09 21:02:10   3393]       # of cell(s) missing both power/leakage table: 0
[03/09 21:02:10   3393]       # of cell(s) missing power table: 0
[03/09 21:02:10   3393]       # of cell(s) missing leakage table: 0
[03/09 21:02:10   3393]       # of MSMV cell(s) missing power_level: 0
[03/09 21:02:10   3393]       ----------------------------------------------------------
[03/09 21:02:10   3393] 
[03/09 21:02:10   3393] 
[03/09 21:02:13   3396] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1129.39MB/1129.39MB)
[03/09 21:02:13   3396] 
[03/09 21:02:13   3396] Begin Processing User Attributes
[03/09 21:02:13   3396] 
[03/09 21:02:13   3396] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1129.39MB/1129.39MB)
[03/09 21:02:13   3396] 
[03/09 21:02:13   3396] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1129.39MB/1129.39MB)
[03/09 21:02:13   3396] 
[03/09 21:02:14   3397] <optDesign CMD> Restore Using all VT Cells
[03/09 21:02:14   3397] Reported timing to dir ./timingReports
[03/09 21:02:14   3397] **optDesign ... cpu = 0:55:19, real = 0:55:20, mem = 1335.2M, totSessionCpu=0:56:38 **
[03/09 21:02:14   3397] ** Profile ** Start :  cpu=0:00:00.0, mem=1335.2M
[03/09 21:02:14   3397] ** Profile ** Other data :  cpu=0:00:00.1, mem=1335.2M
[03/09 21:02:14   3397] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1345.2M
[03/09 21:02:15   3398] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1337.2M
[03/09 21:02:16   3399] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1337.2M
[03/09 21:02:16   3399] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.003  |
|           TNS (ns):|-537.188 |-537.188 |  0.000  |
|    Violating Paths:|  1149   |  1149   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.916%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1337.2M
[03/09 21:02:16   3399] **optDesign ... cpu = 0:55:21, real = 0:55:22, mem = 1335.2M, totSessionCpu=0:56:39 **
[03/09 21:02:16   3399] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 21:02:16   3399] Type 'man IMPOPT-3195' for more detail.
[03/09 21:02:16   3399] *** Finished optDesign ***
[03/09 21:02:16   3399] 
[03/09 21:02:16   3399] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:55:42 real=  0:55:42)
[03/09 21:02:16   3399] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[03/09 21:02:16   3399] 	OPT_RUNTIME:            reclaim (count = 12): (cpu=  0:01:54 real=  0:01:54)
[03/09 21:02:16   3399] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:04 real=  0:02:04)
[03/09 21:02:16   3399] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:39 real=  0:03:40)
[03/09 21:02:16   3399] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:08:03 real=  0:08:03)
[03/09 21:02:16   3399] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:08:02 real=  0:08:02)
[03/09 21:02:16   3399] 	OPT_RUNTIME:          phyUpdate (count = 16): (cpu=0:00:39.1 real=0:00:37.5)
[03/09 21:02:16   3399] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:36:20 real=  0:36:21)
[03/09 21:02:16   3399] 	OPT_RUNTIME:             wnsOpt (count = 10): (cpu=  0:35:20 real=  0:35:22)
[03/09 21:02:16   3399] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:22.6 real=0:00:22.6)
[03/09 21:02:16   3399] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:02:35 real=  0:02:34)
[03/09 21:02:16   3399] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:17 real=  0:01:17)
[03/09 21:02:16   3399] Info: pop threads available for lower-level modules during optimization.
[03/09 21:02:16   3399]  *** Writing scheduling file: 'scheduling_file.cts.18281' ***
[03/09 21:02:16   3399] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 21:02:16   3399] **place_opt_design ... cpu = 0:56:21, real = 0:56:22, mem = 1268.6M **
[03/09 21:02:16   3399] *** Finished GigaPlace ***
[03/09 21:02:16   3399] 
[03/09 21:02:16   3399] *** Summary of all messages that are not suppressed in this session:
[03/09 21:02:16   3399] Severity  ID               Count  Summary                                  
[03/09 21:02:16   3399] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/09 21:02:16   3399] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/09 21:02:16   3399] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/09 21:02:16   3399] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/09 21:02:16   3399] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/09 21:02:16   3399] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 21:02:16   3399] WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
[03/09 21:02:16   3399] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/09 21:02:16   3399] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/09 21:02:16   3399] *** Message Summary: 173 warning(s), 0 error(s)
[03/09 21:02:16   3399] 
[03/09 21:02:16   3399] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/09 21:02:16   3399] #spOpts: N=65 
[03/09 21:02:16   3399] Core basic site is core
[03/09 21:02:16   3399]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/09 21:02:16   3399] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:02:17   3400] *INFO: Adding fillers to top-module.
[03/09 21:02:17   3400] *INFO:   Added 2454 filler insts (cell DCAP32 / prefix FILLER).
[03/09 21:02:17   3400] *INFO:   Added 1854 filler insts (cell DCAP16 / prefix FILLER).
[03/09 21:02:17   3400] *INFO:   Added 3517 filler insts (cell DCAP8 / prefix FILLER).
[03/09 21:02:17   3400] *INFO:   Added 5023 filler insts (cell DCAP4 / prefix FILLER).
[03/09 21:02:17   3400] *INFO:   Added 15281 filler insts (cell DCAP / prefix FILLER).
[03/09 21:02:17   3400] *INFO: Total 28129 filler insts added - prefix FILLER (CPU: 0:00:00.7).
[03/09 21:02:17   3400] For 28129 new insts, 28129 new pwr-pin connections were made to global net 'VDD'.
[03/09 21:02:17   3400] 28129 new gnd-pin connections were made to global net 'VSS'.
[03/09 21:02:17   3400] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 21:02:17   3400] For 59613 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/09 21:02:17   3400] 0 new gnd-pin connection was made to global net 'VSS'.
[03/09 21:02:17   3400] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 21:02:17   3400] <CMD> saveDesign placement.enc
[03/09 21:02:17   3400] Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
[03/09 21:02:17   3400] Saving AAE Data ...
[03/09 21:02:17   3400] Saving scheduling_file.cts.18281 in placement.enc.dat/scheduling_file.cts
[03/09 21:02:17   3400] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/09 21:02:17   3400] Saving mode setting ...
[03/09 21:02:17   3400] Saving global file ...
[03/09 21:02:17   3400] Saving floorplan file ...
[03/09 21:02:18   3400] Saving Drc markers ...
[03/09 21:02:18   3400] ... No Drc file written since there is no markers found.
[03/09 21:02:18   3400] Saving placement file ...
[03/09 21:02:18   3401] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1268.7M) ***
[03/09 21:02:18   3401] Saving route file ...
[03/09 21:02:19   3401] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1269.7M) ***
[03/09 21:02:19   3401] Saving DEF file ...
[03/09 21:02:19   3401] Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
[03/09 21:02:19   3401] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 21:02:19   3401] 
[03/09 21:02:19   3401] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 21:02:19   3401] 
[03/09 21:02:19   3401] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 21:02:21   3403] Generated self-contained design placement.enc.dat.tmp
[03/09 21:02:21   3403] 
[03/09 21:02:21   3403] *** Summary of all messages that are not suppressed in this session:
[03/09 21:02:21   3403] Severity  ID               Count  Summary                                  
[03/09 21:02:21   3403] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 21:02:21   3403] ERROR     IMPOAX-142           2  %s                                       
[03/09 21:02:21   3403] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 21:02:21   3403] 
[03/09 21:02:21   3403] <CMD> set_ccopt_property -update_io_latency false
[03/09 21:02:21   3403] <CMD> create_ccopt_clock_tree_spec -file constraints/core.ccopt
[03/09 21:02:21   3403] Creating clock tree spec for modes (timing configs): CON
[03/09 21:02:21   3403] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/09 21:02:22   3404] Analyzing clock structure... 
[03/09 21:02:22   3404] Analyzing clock structure done.
[03/09 21:02:22   3404] Wrote: constraints/core.ccopt
[03/09 21:02:22   3404] <CMD> ccopt_design
[03/09 21:02:22   3404] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/09 21:02:22   3404] (ccopt_design): create_ccopt_clock_tree_spec
[03/09 21:02:22   3404] Creating clock tree spec for modes (timing configs): CON
[03/09 21:02:22   3404] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/09 21:02:24   3405] Analyzing clock structure... 
[03/09 21:02:24   3406] Analyzing clock structure done.
[03/09 21:02:24   3406] Extracting original clock gating for clk... 
[03/09 21:02:24   3406]   clock_tree clk contains 5024 sinks and 0 clock gates.
[03/09 21:02:24   3406]   Extraction for clk complete.
[03/09 21:02:24   3406] Extracting original clock gating for clk done.
[03/09 21:02:24   3406] Checking clock tree convergence... 
[03/09 21:02:24   3406] Checking clock tree convergence done.
[03/09 21:02:24   3406] Preferred extra space for top nets is 0
[03/09 21:02:24   3406] Preferred extra space for trunk nets is 1
[03/09 21:02:24   3406] Preferred extra space for leaf nets is 1
[03/09 21:02:24   3406] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/09 21:02:24   3406] Set place::cacheFPlanSiteMark to 1
[03/09 21:02:24   3406] Using CCOpt effort low.
[03/09 21:02:24   3406] #spOpts: N=65 
[03/09 21:02:24   3406] Core basic site is core
[03/09 21:02:24   3406] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:02:24   3406] Begin checking placement ... (start mem=1263.3M, init mem=1263.3M)
[03/09 21:02:24   3406] *info: Placed = 59613         
[03/09 21:02:24   3406] *info: Unplaced = 0           
[03/09 21:02:24   3406] Placement Density:98.61%(206945/209855)
[03/09 21:02:24   3406] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1263.3M)
[03/09 21:02:24   3406] Validating CTS configuration... 
[03/09 21:02:24   3406]   Non-default CCOpt properties:
[03/09 21:02:24   3406]   preferred_extra_space is set for at least one key
[03/09 21:02:24   3406]   route_type is set for at least one key
[03/09 21:02:24   3406]   update_io_latency: 0 (default: true)
[03/09 21:02:24   3406] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/09 21:02:24   3406] #spOpts: N=65 
[03/09 21:02:24   3406] Core basic site is core
[03/09 21:02:25   3406] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:02:25   3406]   Route type trimming info:
[03/09 21:02:25   3406]     No route type modifications were made.
[03/09 21:02:25   3406]   Clock tree balancer configuration for clock_tree clk:
[03/09 21:02:25   3406]   Non-default CCOpt properties for clock tree clk:
[03/09 21:02:25   3406]     route_type (leaf): default_route_type_leaf (default: default)
[03/09 21:02:25   3406]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/09 21:02:25   3406]     route_type (top): default_route_type_nonleaf (default: default)
[03/09 21:02:25   3406]   For power_domain auto-default and effective power_domain auto-default:
[03/09 21:02:25   3406]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/09 21:02:25   3406]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/09 21:02:25   3406]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/09 21:02:25   3406]     Unblocked area available for placement of any clock cells in power_domain auto-default: 228578.800um^2
[03/09 21:02:25   3406]   Top Routing info:
[03/09 21:02:25   3406]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 21:02:25   3406]     Unshielded; Mask Constraint: 0.
[03/09 21:02:25   3406]   Trunk Routing info:
[03/09 21:02:25   3406]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 21:02:25   3406]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 21:02:25   3406]   Leaf Routing info:
[03/09 21:02:25   3406]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/09 21:02:25   3406]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 21:02:25   3406]   Rebuilding timing graph... 
[03/09 21:02:26   3407]   Rebuilding timing graph done.
[03/09 21:02:26   3408]   For timing_corner WC:setup, late:
[03/09 21:02:26   3408]     Slew time target (leaf):    0.105ns
[03/09 21:02:26   3408]     Slew time target (trunk):   0.105ns
[03/09 21:02:26   3408]     Slew time target (top):     0.105ns
[03/09 21:02:26   3408]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/09 21:02:26   3408]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/09 21:02:26   3408]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/09 21:02:26   3408]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/09 21:02:26   3408]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/09 21:02:26   3408]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/09 21:02:26   3408]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/09 21:02:26   3408]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/09 21:02:26   3408]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/09 21:02:26   3408]   Clock tree balancer configuration for skew_group clk/CON:
[03/09 21:02:26   3408]     Sources:                     pin clk
[03/09 21:02:26   3408]     Total number of sinks:       5024
[03/09 21:02:26   3408]     Delay constrained sinks:     5024
[03/09 21:02:26   3408]     Non-leaf sinks:              0
[03/09 21:02:26   3408]     Ignore pins:                 0
[03/09 21:02:26   3408]    Timing corner WC:setup.late:
[03/09 21:02:26   3408]     Skew target:                 0.057ns
[03/09 21:02:26   3408] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 21:02:26   3408] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 21:02:26   3408] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 21:02:26   3408]   
[03/09 21:02:26   3408]   Via Selection for Estimated Routes (rule default):
[03/09 21:02:26   3408]   
[03/09 21:02:26   3408]   ----------------------------------------------------------------
[03/09 21:02:26   3408]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/09 21:02:26   3408]   Range                    (Ohm)    (fF)     (fs)     Only
[03/09 21:02:26   3408]   ----------------------------------------------------------------
[03/09 21:02:26   3408]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/09 21:02:26   3408]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/09 21:02:26   3408]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/09 21:02:26   3408]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/09 21:02:26   3408]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/09 21:02:26   3408]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/09 21:02:26   3408]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/09 21:02:26   3408]   ----------------------------------------------------------------
[03/09 21:02:26   3408]   
[03/09 21:02:26   3408] Validating CTS configuration done.
[03/09 21:02:26   3408] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/09 21:02:26   3408]  * CCOpt property update_io_latency is false
[03/09 21:02:26   3408] 
[03/09 21:02:26   3408] All good
[03/09 21:02:26   3408] Executing ccopt post-processing.
[03/09 21:02:26   3408] Synthesizing clock trees with CCOpt...
[03/09 21:02:26   3408] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 21:02:26   3408] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 21:02:26   3408] [PSP] Started earlyGlobalRoute kernel
[03/09 21:02:26   3408] [PSP] Initial Peak syMemory usage = 1325.3 MB
[03/09 21:02:26   3408] (I)       Reading DB...
[03/09 21:02:27   3408] (I)       congestionReportName   : 
[03/09 21:02:27   3408] (I)       buildTerm2TermWires    : 1
[03/09 21:02:27   3408] (I)       doTrackAssignment      : 1
[03/09 21:02:27   3408] (I)       dumpBookshelfFiles     : 0
[03/09 21:02:27   3408] (I)       numThreads             : 1
[03/09 21:02:27   3408] [NR-eagl] honorMsvRouteConstraint: false
[03/09 21:02:27   3408] (I)       honorPin               : false
[03/09 21:02:27   3408] (I)       honorPinGuide          : true
[03/09 21:02:27   3408] (I)       honorPartition         : false
[03/09 21:02:27   3408] (I)       allowPartitionCrossover: false
[03/09 21:02:27   3408] (I)       honorSingleEntry       : true
[03/09 21:02:27   3408] (I)       honorSingleEntryStrong : true
[03/09 21:02:27   3408] (I)       handleViaSpacingRule   : false
[03/09 21:02:27   3408] (I)       PDConstraint           : none
[03/09 21:02:27   3408] (I)       expBetterNDRHandling   : false
[03/09 21:02:27   3408] [NR-eagl] honorClockSpecNDR      : 0
[03/09 21:02:27   3408] (I)       routingEffortLevel     : 3
[03/09 21:02:27   3408] [NR-eagl] minRouteLayer          : 2
[03/09 21:02:27   3408] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 21:02:27   3408] (I)       numRowsPerGCell        : 1
[03/09 21:02:27   3408] (I)       speedUpLargeDesign     : 0
[03/09 21:02:27   3408] (I)       speedUpBlkViolationClean: 0
[03/09 21:02:27   3408] (I)       multiThreadingTA       : 0
[03/09 21:02:27   3408] (I)       blockedPinEscape       : 1
[03/09 21:02:27   3408] (I)       blkAwareLayerSwitching : 0
[03/09 21:02:27   3408] (I)       betterClockWireModeling: 1
[03/09 21:02:27   3408] (I)       punchThroughDistance   : 500.00
[03/09 21:02:27   3408] (I)       scenicBound            : 1.15
[03/09 21:02:27   3408] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 21:02:27   3408] (I)       source-to-sink ratio   : 0.00
[03/09 21:02:27   3408] (I)       targetCongestionRatioH : 1.00
[03/09 21:02:27   3408] (I)       targetCongestionRatioV : 1.00
[03/09 21:02:27   3408] (I)       layerCongestionRatio   : 0.70
[03/09 21:02:27   3408] (I)       m1CongestionRatio      : 0.10
[03/09 21:02:27   3408] (I)       m2m3CongestionRatio    : 0.70
[03/09 21:02:27   3408] (I)       localRouteEffort       : 1.00
[03/09 21:02:27   3408] (I)       numSitesBlockedByOneVia: 8.00
[03/09 21:02:27   3408] (I)       supplyScaleFactorH     : 1.00
[03/09 21:02:27   3408] (I)       supplyScaleFactorV     : 1.00
[03/09 21:02:27   3408] (I)       highlight3DOverflowFactor: 0.00
[03/09 21:02:27   3408] (I)       doubleCutViaModelingRatio: 0.00
[03/09 21:02:27   3408] (I)       blockTrack             : 
[03/09 21:02:27   3408] (I)       readTROption           : true
[03/09 21:02:27   3408] (I)       extraSpacingBothSide   : false
[03/09 21:02:27   3408] [NR-eagl] numTracksPerClockWire  : 0
[03/09 21:02:27   3408] (I)       routeSelectedNetsOnly  : false
[03/09 21:02:27   3408] (I)       before initializing RouteDB syMemory usage = 1325.3 MB
[03/09 21:02:27   3408] (I)       starting read tracks
[03/09 21:02:27   3408] (I)       build grid graph
[03/09 21:02:27   3408] (I)       build grid graph start
[03/09 21:02:27   3408] [NR-eagl] Layer1 has no routable track
[03/09 21:02:27   3408] [NR-eagl] Layer2 has single uniform track structure
[03/09 21:02:27   3408] [NR-eagl] Layer3 has single uniform track structure
[03/09 21:02:27   3408] [NR-eagl] Layer4 has single uniform track structure
[03/09 21:02:27   3408] [NR-eagl] Layer5 has single uniform track structure
[03/09 21:02:27   3408] [NR-eagl] Layer6 has single uniform track structure
[03/09 21:02:27   3408] [NR-eagl] Layer7 has single uniform track structure
[03/09 21:02:27   3408] [NR-eagl] Layer8 has single uniform track structure
[03/09 21:02:27   3408] (I)       build grid graph end
[03/09 21:02:27   3408] (I)       Layer1   numNetMinLayer=33077
[03/09 21:02:27   3408] (I)       Layer2   numNetMinLayer=0
[03/09 21:02:27   3408] (I)       Layer3   numNetMinLayer=0
[03/09 21:02:27   3408] (I)       Layer4   numNetMinLayer=0
[03/09 21:02:27   3408] (I)       Layer5   numNetMinLayer=0
[03/09 21:02:27   3408] (I)       Layer6   numNetMinLayer=0
[03/09 21:02:27   3408] (I)       Layer7   numNetMinLayer=355
[03/09 21:02:27   3408] (I)       Layer8   numNetMinLayer=0
[03/09 21:02:27   3408] (I)       numViaLayers=7
[03/09 21:02:27   3408] (I)       end build via table
[03/09 21:02:27   3408] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 21:02:27   3408] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 21:02:27   3408] (I)       readDataFromPlaceDB
[03/09 21:02:27   3408] (I)       Read net information..
[03/09 21:02:27   3408] [NR-eagl] Read numTotalNets=33432  numIgnoredNets=0
[03/09 21:02:27   3408] (I)       Read testcase time = 0.020 seconds
[03/09 21:02:27   3408] 
[03/09 21:02:27   3408] (I)       totalPins=110370  totalGlobalPin=106213 (96.23%)
[03/09 21:02:27   3408] (I)       Model blockage into capacity
[03/09 21:02:27   3408] (I)       Read numBlocks=17660  numPreroutedWires=0  numCapScreens=0
[03/09 21:02:27   3408] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 21:02:27   3408] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 21:02:27   3408] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 21:02:27   3408] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 21:02:27   3408] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 21:02:27   3408] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 21:02:27   3408] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 21:02:27   3408] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 21:02:27   3408] (I)       Modeling time = 0.030 seconds
[03/09 21:02:27   3408] 
[03/09 21:02:27   3408] (I)       Number of ignored nets = 0
[03/09 21:02:27   3408] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 21:02:27   3408] (I)       Number of clock nets = 1.  Ignored: No
[03/09 21:02:27   3408] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 21:02:27   3408] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 21:02:27   3408] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 21:02:27   3408] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 21:02:27   3408] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 21:02:27   3408] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 21:02:27   3408] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 21:02:27   3408] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 21:02:27   3408] (I)       Before initializing earlyGlobalRoute syMemory usage = 1325.3 MB
[03/09 21:02:27   3408] (I)       Layer1  viaCost=300.00
[03/09 21:02:27   3408] (I)       Layer2  viaCost=100.00
[03/09 21:02:27   3408] (I)       Layer3  viaCost=100.00
[03/09 21:02:27   3408] (I)       Layer4  viaCost=100.00
[03/09 21:02:27   3408] (I)       Layer5  viaCost=100.00
[03/09 21:02:27   3408] (I)       Layer6  viaCost=200.00
[03/09 21:02:27   3408] (I)       Layer7  viaCost=100.00
[03/09 21:02:27   3408] (I)       ---------------------Grid Graph Info--------------------
[03/09 21:02:27   3408] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 21:02:27   3408] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 21:02:27   3408] (I)       Site Width          :   400  (dbu)
[03/09 21:02:27   3408] (I)       Row Height          :  3600  (dbu)
[03/09 21:02:27   3408] (I)       GCell Width         :  3600  (dbu)
[03/09 21:02:27   3408] (I)       GCell Height        :  3600  (dbu)
[03/09 21:02:27   3408] (I)       grid                :   266   265     8
[03/09 21:02:27   3408] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 21:02:27   3408] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 21:02:27   3408] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 21:02:27   3408] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 21:02:27   3408] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 21:02:27   3408] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 21:02:27   3408] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 21:02:27   3408] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 21:02:27   3408] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 21:02:27   3408] (I)       --------------------------------------------------------
[03/09 21:02:27   3408] 
[03/09 21:02:27   3408] [NR-eagl] ============ Routing rule table ============
[03/09 21:02:27   3408] [NR-eagl] Rule id 0. Nets 33432 
[03/09 21:02:27   3408] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 21:02:27   3408] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 21:02:27   3408] [NR-eagl] ========================================
[03/09 21:02:27   3408] [NR-eagl] 
[03/09 21:02:27   3408] (I)       After initializing earlyGlobalRoute syMemory usage = 1325.3 MB
[03/09 21:02:27   3408] (I)       Loading and dumping file time : 0.33 seconds
[03/09 21:02:27   3409] (I)       ============= Initialization =============
[03/09 21:02:27   3409] (I)       total 2D Cap : 317271 = (158536 H, 158735 V)
[03/09 21:02:27   3409] [NR-eagl] Layer group 1: route 355 net(s) in layer range [7, 8]
[03/09 21:02:27   3409] (I)       ============  Phase 1a Route ============
[03/09 21:02:27   3409] (I)       Phase 1a runs 0.00 seconds
[03/09 21:02:27   3409] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 21:02:27   3409] (I)       Usage: 17251 = (8100 H, 9151 V) = (5.11% H, 5.76% V) = (1.458e+04um H, 1.647e+04um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============  Phase 1b Route ============
[03/09 21:02:27   3409] (I)       Phase 1b runs 0.00 seconds
[03/09 21:02:27   3409] (I)       Usage: 17255 = (8100 H, 9155 V) = (5.11% H, 5.77% V) = (1.458e+04um H, 1.648e+04um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 3.105900e+04um
[03/09 21:02:27   3409] (I)       ============  Phase 1c Route ============
[03/09 21:02:27   3409] (I)       Level2 Grid: 54 x 53
[03/09 21:02:27   3409] (I)       Phase 1c runs 0.00 seconds
[03/09 21:02:27   3409] (I)       Usage: 17255 = (8100 H, 9155 V) = (5.11% H, 5.77% V) = (1.458e+04um H, 1.648e+04um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============  Phase 1d Route ============
[03/09 21:02:27   3409] (I)       Phase 1d runs 0.00 seconds
[03/09 21:02:27   3409] (I)       Usage: 17259 = (8101 H, 9158 V) = (5.11% H, 5.77% V) = (1.458e+04um H, 1.648e+04um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============  Phase 1e Route ============
[03/09 21:02:27   3409] (I)       Phase 1e runs 0.00 seconds
[03/09 21:02:27   3409] (I)       Usage: 17259 = (8101 H, 9158 V) = (5.11% H, 5.77% V) = (1.458e+04um H, 1.648e+04um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 3.106620e+04um
[03/09 21:02:27   3409] [NR-eagl] 
[03/09 21:02:27   3409] (I)       dpBasedLA: time=0.00  totalOF=1678  totalVia=20353  totalWL=17259  total(Via+WL)=37612 
[03/09 21:02:27   3409] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 21:02:27   3409] [NR-eagl] Layer group 2: route 33077 net(s) in layer range [2, 8]
[03/09 21:02:27   3409] (I)       ============  Phase 1a Route ============
[03/09 21:02:27   3409] (I)       Phase 1a runs 0.10 seconds
[03/09 21:02:27   3409] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 21:02:27   3409] (I)       Usage: 331078 = (162172 H, 168906 V) = (11.65% H, 9.40% V) = (2.919e+05um H, 3.040e+05um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============  Phase 1b Route ============
[03/09 21:02:27   3409] (I)       Phase 1b runs 0.03 seconds
[03/09 21:02:27   3409] (I)       Usage: 331089 = (162181 H, 168908 V) = (11.65% H, 9.40% V) = (2.919e+05um H, 3.040e+05um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.648940e+05um
[03/09 21:02:27   3409] (I)       ============  Phase 1c Route ============
[03/09 21:02:27   3409] (I)       Level2 Grid: 54 x 53
[03/09 21:02:27   3409] (I)       Phase 1c runs 0.01 seconds
[03/09 21:02:27   3409] (I)       Usage: 331089 = (162181 H, 168908 V) = (11.65% H, 9.40% V) = (2.919e+05um H, 3.040e+05um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============  Phase 1d Route ============
[03/09 21:02:27   3409] (I)       Phase 1d runs 0.13 seconds
[03/09 21:02:27   3409] (I)       Usage: 331102 = (162187 H, 168915 V) = (11.65% H, 9.40% V) = (2.919e+05um H, 3.040e+05um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============  Phase 1e Route ============
[03/09 21:02:27   3409] (I)       Phase 1e runs 0.00 seconds
[03/09 21:02:27   3409] (I)       Usage: 331102 = (162187 H, 168915 V) = (11.65% H, 9.40% V) = (2.919e+05um H, 3.040e+05um V)
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.649174e+05um
[03/09 21:02:27   3409] [NR-eagl] 
[03/09 21:02:27   3409] (I)       dpBasedLA: time=0.09  totalOF=5158  totalVia=209627  totalWL=313837  total(Via+WL)=523464 
[03/09 21:02:27   3409] (I)       ============  Phase 1l Route ============
[03/09 21:02:27   3409] (I)       Total Global Routing Runtime: 0.56 seconds
[03/09 21:02:27   3409] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 21:02:27   3409] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 21:02:27   3409] (I)       
[03/09 21:02:27   3409] (I)       ============= track Assignment ============
[03/09 21:02:27   3409] (I)       extract Global 3D Wires
[03/09 21:02:27   3409] (I)       Extract Global WL : time=0.01
[03/09 21:02:27   3409] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 21:02:27   3409] (I)       Initialization real time=0.01 seconds
[03/09 21:02:28   3410] (I)       Kernel real time=0.40 seconds
[03/09 21:02:28   3410] (I)       End Greedy Track Assignment
[03/09 21:02:28   3410] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 110127
[03/09 21:02:28   3410] [NR-eagl] Layer2(M2)(V) length: 2.019288e+05um, number of vias: 155988
[03/09 21:02:28   3410] [NR-eagl] Layer3(M3)(H) length: 2.464580e+05um, number of vias: 11674
[03/09 21:02:28   3410] [NR-eagl] Layer4(M4)(V) length: 7.447941e+04um, number of vias: 6870
[03/09 21:02:28   3410] [NR-eagl] Layer5(M5)(H) length: 3.955921e+04um, number of vias: 5082
[03/09 21:02:28   3410] [NR-eagl] Layer6(M6)(V) length: 2.312489e+04um, number of vias: 2777
[03/09 21:02:28   3410] [NR-eagl] Layer7(M7)(H) length: 1.489940e+04um, number of vias: 3083
[03/09 21:02:28   3410] [NR-eagl] Layer8(M8)(V) length: 1.696300e+04um, number of vias: 0
[03/09 21:02:28   3410] [NR-eagl] Total length: 6.174127e+05um, number of vias: 295601
[03/09 21:02:28   3410] [NR-eagl] End Peak syMemory usage = 1271.6 MB
[03/09 21:02:28   3410] [NR-eagl] Early Global Router Kernel+IO runtime : 1.55 seconds
[03/09 21:02:28   3410] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/09 21:02:28   3410] #spOpts: N=65 
[03/09 21:02:28   3410] Core basic site is core
[03/09 21:02:28   3410] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:02:28   3410] Validating CTS configuration... 
[03/09 21:02:28   3410]   Non-default CCOpt properties:
[03/09 21:02:28   3410]   cts_merge_clock_gates is set for at least one key
[03/09 21:02:28   3410]   cts_merge_clock_logic is set for at least one key
[03/09 21:02:28   3410]   preferred_extra_space is set for at least one key
[03/09 21:02:28   3410]   route_type is set for at least one key
[03/09 21:02:28   3410]   update_io_latency: 0 (default: true)
[03/09 21:02:28   3410]   Route type trimming info:
[03/09 21:02:28   3410]     No route type modifications were made.
[03/09 21:02:28   3410]   Clock tree balancer configuration for clock_tree clk:
[03/09 21:02:28   3410]   Non-default CCOpt properties for clock tree clk:
[03/09 21:02:28   3410]     cts_merge_clock_gates: true (default: false)
[03/09 21:02:28   3410]     cts_merge_clock_logic: true (default: false)
[03/09 21:02:28   3410]     route_type (leaf): default_route_type_leaf (default: default)
[03/09 21:02:28   3410]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/09 21:02:28   3410]     route_type (top): default_route_type_nonleaf (default: default)
[03/09 21:02:28   3410]   For power_domain auto-default and effective power_domain auto-default:
[03/09 21:02:28   3410]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/09 21:02:28   3410]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/09 21:02:28   3410]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/09 21:02:28   3410]     Unblocked area available for placement of any clock cells in power_domain auto-default: 228578.800um^2
[03/09 21:02:28   3410]   Top Routing info:
[03/09 21:02:28   3410]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 21:02:28   3410]     Unshielded; Mask Constraint: 0.
[03/09 21:02:28   3410]   Trunk Routing info:
[03/09 21:02:28   3410]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 21:02:28   3410]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 21:02:28   3410]   Leaf Routing info:
[03/09 21:02:28   3410]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/09 21:02:28   3410]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 21:02:28   3410] Updating RC grid for preRoute extraction ...
[03/09 21:02:28   3410] Initializing multi-corner capacitance tables ... 
[03/09 21:02:28   3410] Initializing multi-corner resistance tables ...
[03/09 21:02:28   3410]   Rebuilding timing graph... 
[03/09 21:02:29   3410]   Rebuilding timing graph done.
[03/09 21:02:29   3410]   For timing_corner WC:setup, late:
[03/09 21:02:29   3410]     Slew time target (leaf):    0.105ns
[03/09 21:02:29   3410]     Slew time target (trunk):   0.105ns
[03/09 21:02:29   3410]     Slew time target (top):     0.105ns
[03/09 21:02:29   3410]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/09 21:02:29   3410]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/09 21:02:29   3410]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/09 21:02:29   3411]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/09 21:02:29   3411]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/09 21:02:29   3411]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/09 21:02:29   3411]   Clock tree balancer configuration for skew_group clk/CON:
[03/09 21:02:29   3411]     Sources:                     pin clk
[03/09 21:02:29   3411]     Total number of sinks:       5024
[03/09 21:02:29   3411]     Delay constrained sinks:     5024
[03/09 21:02:29   3411]     Non-leaf sinks:              0
[03/09 21:02:29   3411]     Ignore pins:                 0
[03/09 21:02:29   3411]    Timing corner WC:setup.late:
[03/09 21:02:29   3411]     Skew target:                 0.057ns
[03/09 21:02:29   3411] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 21:02:29   3411] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 21:02:29   3411] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 21:02:29   3411]   
[03/09 21:02:29   3411]   Via Selection for Estimated Routes (rule default):
[03/09 21:02:29   3411]   
[03/09 21:02:29   3411]   ----------------------------------------------------------------
[03/09 21:02:29   3411]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/09 21:02:29   3411]   Range                    (Ohm)    (fF)     (fs)     Only
[03/09 21:02:29   3411]   ----------------------------------------------------------------
[03/09 21:02:29   3411]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/09 21:02:29   3411]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/09 21:02:29   3411]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/09 21:02:29   3411]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/09 21:02:29   3411]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/09 21:02:29   3411]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/09 21:02:29   3411]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/09 21:02:29   3411]   ----------------------------------------------------------------
[03/09 21:02:29   3411]   
[03/09 21:02:29   3411] Validating CTS configuration done.
[03/09 21:02:29   3411] Adding driver cell for primary IO roots...
[03/09 21:02:29   3411] Maximizing clock DAG abstraction... 
[03/09 21:02:29   3411] Maximizing clock DAG abstraction done.
[03/09 21:02:29   3411] Synthesizing clock trees... #spOpts: N=65 
[03/09 21:02:29   3411] 
[03/09 21:02:29   3411]   Merging duplicate siblings in DAG... 
[03/09 21:02:29   3411]     Resynthesising clock tree into netlist... 
[03/09 21:02:29   3411]     Resynthesising clock tree into netlist done.
[03/09 21:02:29   3411]     Summary of the merge of duplicate siblings
[03/09 21:02:29   3411]     
[03/09 21:02:29   3411]     ----------------------------------------------------------
[03/09 21:02:29   3411]     Description                          Number of occurrences
[03/09 21:02:29   3411]     ----------------------------------------------------------
[03/09 21:02:29   3411]     Total clock gates                              0
[03/09 21:02:29   3411]     Globally unique enables                        0
[03/09 21:02:29   3411]     Potentially mergeable clock gates              0
[03/09 21:02:29   3411]     Actually merged                                0
[03/09 21:02:29   3411]     ----------------------------------------------------------
[03/09 21:02:29   3411]     
[03/09 21:02:29   3411]     
[03/09 21:02:29   3411]     Disconnecting clock tree from netlist... 
[03/09 21:02:29   3411]     Disconnecting clock tree from netlist done.
[03/09 21:02:29   3411]   Merging duplicate siblings in DAG done.
[03/09 21:02:29   3411]   Clustering... 
[03/09 21:02:29   3411]     Clock DAG stats before clustering:
[03/09 21:02:29   3411]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/09 21:02:29   3411]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/09 21:02:29   3411]     Clustering clock_tree clk... 
[03/09 21:02:29   3411]       Creating channel graph for ccopt_3_8... 
[03/09 21:02:29   3411]       Creating channel graph for ccopt_3_8 done.
[03/09 21:02:29   3411]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/09 21:02:29   3411]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/09 21:02:29   3411]       Rebuilding timing graph... 
[03/09 21:02:30   3412]       Rebuilding timing graph done.
[03/09 21:02:35   3417]     Clustering clock_tree clk done.
[03/09 21:02:35   3417]     Clock DAG stats after bottom-up phase:
[03/09 21:02:35   3417]       cell counts    : b=96, i=0, cg=0, l=0, total=96
[03/09 21:02:35   3417]       cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
[03/09 21:02:35   3417]     Legalizing clock trees... 
[03/09 21:02:35   3417]       Resynthesising clock tree into netlist... 
[03/09 21:02:35   3417]       Resynthesising clock tree into netlist done.
[03/09 21:02:35   3417] #spOpts: N=65 
[03/09 21:02:36   3418] *** Starting refinePlace (0:56:58 mem=1326.0M) ***
[03/09 21:02:36   3418] Total net bbox length = 5.187e+05 (2.530e+05 2.657e+05) (ext = 2.441e+04)
[03/09 21:02:36   3418] Starting refinePlace ...
[03/09 21:02:36   3418] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/09 21:02:36   3418] Type 'man IMPSP-2002' for more detail.
[03/09 21:02:36   3418] Total net bbox length = 5.187e+05 (2.530e+05 2.657e+05) (ext = 2.441e+04)
[03/09 21:02:36   3418] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1326.0MB
[03/09 21:02:36   3418] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1326.0MB) @(0:56:58 - 0:56:58).
[03/09 21:02:36   3418] *** Finished refinePlace (0:56:58 mem=1326.0M) ***
[03/09 21:02:36   3418] #spOpts: N=65 
[03/09 21:02:36   3418]       Disconnecting clock tree from netlist... 
[03/09 21:02:36   3418]       Disconnecting clock tree from netlist done.
[03/09 21:02:36   3418] #spOpts: N=65 
[03/09 21:02:36   3418]       Rebuilding timing graph... 
[03/09 21:02:36   3418]       Rebuilding timing graph done.
[03/09 21:02:37   3419]       
[03/09 21:02:37   3419]       Clock tree legalization - Histogram:
[03/09 21:02:37   3419]       ====================================
[03/09 21:02:37   3419]       
[03/09 21:02:37   3419]       --------------------------------
[03/09 21:02:37   3419]       Movement (um)    Number of cells
[03/09 21:02:37   3419]       --------------------------------
[03/09 21:02:37   3419]       [1.82,2.56)             1
[03/09 21:02:37   3419]       [2.56,3.3)              0
[03/09 21:02:37   3419]       [3.3,4.04)              7
[03/09 21:02:37   3419]       [4.04,4.78)             1
[03/09 21:02:37   3419]       [4.78,5.52)             2
[03/09 21:02:37   3419]       [5.52,6.26)             0
[03/09 21:02:37   3419]       [6.26,7)                4
[03/09 21:02:37   3419]       [7,7.74)                5
[03/09 21:02:37   3419]       [7.74,8.48)             2
[03/09 21:02:37   3419]       [8.48,9.22)             1
[03/09 21:02:37   3419]       --------------------------------
[03/09 21:02:37   3419]       
[03/09 21:02:37   3419]       
[03/09 21:02:37   3419]       Clock tree legalization - Top 10 Movements:
[03/09 21:02:37   3419]       ===========================================
[03/09 21:02:37   3419]       
[03/09 21:02:37   3419]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:02:37   3419]       Movement (um)    Desired              Achieved             Node
[03/09 21:02:37   3419]                        location             location             
[03/09 21:02:37   3419]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:02:37   3419]           9.22         (132.093,212.683)    (131.507,221.317)    ccl clock buffer, uid:A16f83 (a lib_cell CKBD16) at (129.000,220.600), in power domain auto-default
[03/09 21:02:37   3419]           8.15         (376.108,253.718)    (378.493,259.483)    ccl clock buffer, uid:A170a8 (a lib_cell CKBD16) at (375.400,258.400), in power domain auto-default
[03/09 21:02:37   3419]           8            (248.907,192.518)    (248.107,199.718)    ccl clock buffer, uid:A16f60 (a lib_cell CKBD16) at (245.600,199.000), in power domain auto-default
[03/09 21:02:37   3419]           7.6          (132.093,212.683)    (124.493,212.683)    ccl clock buffer, uid:A16f66 (a lib_cell CKBD16) at (121.400,211.600), in power domain auto-default
[03/09 21:02:37   3419]           7.2          (248.907,192.518)    (248.907,185.317)    ccl clock buffer, uid:A170fc (a lib_cell CKBD16) at (246.400,184.600), in power domain auto-default
[03/09 21:02:37   3419]           7.2          (127.707,210.518)    (127.707,203.317)    ccl clock buffer, uid:A16f89 (a lib_cell CKBD16) at (125.200,202.600), in power domain auto-default
[03/09 21:02:37   3419]           7.2          (362.507,142.118)    (362.507,134.917)    ccl clock buffer, uid:A170b2 (a lib_cell CKBD16) at (360.000,134.200), in power domain auto-default
[03/09 21:02:37   3419]           7.2          (376.108,253.718)    (376.108,246.517)    ccl clock buffer, uid:A170b5 (a lib_cell CKBD16) at (373.600,245.800), in power domain auto-default
[03/09 21:02:37   3419]           6.82         (92.707,350.918)     (98.093,349.483)     ccl clock buffer, uid:A16f65 (a lib_cell CKBD16) at (95.000,348.400), in power domain auto-default
[03/09 21:02:37   3419]           6.35         (264.308,77.317)     (264.892,83.082)     ccl clock buffer, uid:A16f6f (a lib_cell CKBD16) at (261.800,82.000), in power domain auto-default
[03/09 21:02:37   3419]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:02:37   3419]       
[03/09 21:02:37   3419]     Legalizing clock trees done.
[03/09 21:02:37   3419]     Clock DAG stats after 'Clustering':
[03/09 21:02:37   3419]       cell counts    : b=96, i=0, cg=0, l=0, total=96
[03/09 21:02:37   3419]       cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
[03/09 21:02:37   3419]       gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
[03/09 21:02:37   3419]       wire capacitance : top=0.000pF, trunk=0.537pF, leaf=4.197pF, total=4.734pF
[03/09 21:02:37   3419]       wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
[03/09 21:02:37   3419]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:37   3419]     Clock DAG net violations after 'Clustering':none
[03/09 21:02:37   3419]     Clock tree state after 'Clustering':
[03/09 21:02:37   3419]       clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
[03/09 21:02:37   3419]       skew_group clk/CON: insertion delay [min=0.356, max=0.436, avg=0.387, sd=0.017], skew [0.079 vs 0.057*, 90.3% {0.357, 0.385, 0.414}] (wid=0.026 ws=0.016) (gid=0.414 gs=0.067)
[03/09 21:02:37   3419]     Clock network insertion delays are now [0.356ns, 0.436ns] average 0.387ns std.dev 0.017ns
[03/09 21:02:37   3419]   Clustering done.
[03/09 21:02:37   3419]   Resynthesising clock tree into netlist... 
[03/09 21:02:37   3419]   Resynthesising clock tree into netlist done.
[03/09 21:02:37   3419]   Updating congestion map to accurately time the clock tree... 
[03/09 21:02:38   3420]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59709 and nets=37823 using extraction engine 'preRoute' .
[03/09 21:02:38   3420] PreRoute RC Extraction called for design core.
[03/09 21:02:38   3420] RC Extraction called in multi-corner(2) mode.
[03/09 21:02:38   3420] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:02:38   3420] RCMode: PreRoute
[03/09 21:02:38   3420]       RC Corner Indexes            0       1   
[03/09 21:02:38   3420] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:02:38   3420] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:38   3420] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:38   3420] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:38   3420] Shrink Factor                : 1.00000
[03/09 21:02:38   3420] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:02:38   3420] Using capacitance table file ...
[03/09 21:02:38   3420] Updating RC grid for preRoute extraction ...
[03/09 21:02:38   3420] Initializing multi-corner capacitance tables ... 
[03/09 21:02:38   3420] Initializing multi-corner resistance tables ...
[03/09 21:02:38   3420] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1260.723M)
[03/09 21:02:38   3420] 
[03/09 21:02:38   3420]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 21:02:38   3420]   Updating congestion map to accurately time the clock tree done.
[03/09 21:02:38   3420]   Disconnecting clock tree from netlist... 
[03/09 21:02:38   3420]   Disconnecting clock tree from netlist done.
[03/09 21:02:38   3420]   Rebuilding timing graph... 
[03/09 21:02:38   3420]   Rebuilding timing graph done.
[03/09 21:02:39   3421]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/09 21:02:39   3421]   Rebuilding timing graph   cell counts    : b=96, i=0, cg=0, l=0, total=96
[03/09 21:02:39   3421]   Rebuilding timing graph   cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
[03/09 21:02:39   3421]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
[03/09 21:02:39   3421]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.539pF, leaf=4.208pF, total=4.747pF
[03/09 21:02:39   3421]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
[03/09 21:02:39   3421]   Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:39   3421]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/09 21:02:39   3421]   Clock tree state After congestion update:
[03/09 21:02:39   3421]     clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
[03/09 21:02:39   3421]     skew_group clk/CON: insertion delay [min=0.357, max=0.436, avg=0.387, sd=0.017], skew [0.080 vs 0.057*, 90.3% {0.357, 0.386, 0.414}] (wid=0.026 ws=0.016) (gid=0.415 gs=0.067)
[03/09 21:02:39   3421]   Clock network insertion delays are now [0.357ns, 0.436ns] average 0.387ns std.dev 0.017ns
[03/09 21:02:39   3421]   Fixing clock tree slew time and max cap violations... 
[03/09 21:02:39   3421]     Fixing clock tree overload: 
[03/09 21:02:39   3421]     Fixing clock tree overload: .
[03/09 21:02:39   3421]     Fixing clock tree overload: ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 21:02:39   3421]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/09 21:02:39   3421]       cell counts    : b=96, i=0, cg=0, l=0, total=96
[03/09 21:02:39   3421]       cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
[03/09 21:02:39   3421]       gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
[03/09 21:02:39   3421]       wire capacitance : top=0.000pF, trunk=0.539pF, leaf=4.208pF, total=4.747pF
[03/09 21:02:39   3421]       wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
[03/09 21:02:39   3421]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:39   3421]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/09 21:02:39   3421]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/09 21:02:39   3421]       clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
[03/09 21:02:39   3421]       skew_group clk/CON: insertion delay [min=0.357, max=0.436, avg=0.387, sd=0.017], skew [0.080 vs 0.057*, 90.3% {0.357, 0.386, 0.414}] (wid=0.026 ws=0.016) (gid=0.415 gs=0.067)
[03/09 21:02:39   3421]     Clock network insertion delays are now [0.357ns, 0.436ns] average 0.387ns std.dev 0.017ns
[03/09 21:02:39   3421]   Fixing clock tree slew time and max cap violations done.
[03/09 21:02:39   3421]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/09 21:02:39   3421]     Fixing clock tree overload: 
[03/09 21:02:39   3421]     Fixing clock tree overload: .
[03/09 21:02:39   3421]     Fixing clock tree overload: ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/09 21:02:39   3421]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 21:02:39   3421]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/09 21:02:39   3421]       cell counts    : b=96, i=0, cg=0, l=0, total=96
[03/09 21:02:39   3421]       cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
[03/09 21:02:39   3421]       gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
[03/09 21:02:39   3421]       wire capacitance : top=0.000pF, trunk=0.539pF, leaf=4.208pF, total=4.747pF
[03/09 21:02:39   3421]       wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
[03/09 21:02:39   3421]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:39   3421]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/09 21:02:39   3421]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/09 21:02:39   3421]       clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
[03/09 21:02:39   3421]       skew_group clk/CON: insertion delay [min=0.357, max=0.436, avg=0.387, sd=0.017], skew [0.080 vs 0.057*, 90.3% {0.357, 0.386, 0.414}] (wid=0.026 ws=0.016) (gid=0.415 gs=0.067)
[03/09 21:02:39   3421]     Clock network insertion delays are now [0.357ns, 0.436ns] average 0.387ns std.dev 0.017ns
[03/09 21:02:39   3421]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/09 21:02:39   3421]   Removing unnecessary root buffering... 
[03/09 21:02:39   3422]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/09 21:02:39   3422]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:39   3422]       cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
[03/09 21:02:39   3422]       gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
[03/09 21:02:39   3422]       wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
[03/09 21:02:39   3422]       wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
[03/09 21:02:39   3422]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:39   3422]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/09 21:02:39   3422]     Clock tree state after 'Removing unnecessary root buffering':
[03/09 21:02:39   3422]       clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
[03/09 21:02:39   3422]       skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
[03/09 21:02:40   3422]     Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
[03/09 21:02:40   3422]   Removing unnecessary root buffering done.
[03/09 21:02:40   3422]   Equalizing net lengths... 
[03/09 21:02:40   3422]     Clock DAG stats after 'Equalizing net lengths':
[03/09 21:02:40   3422]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:40   3422]       cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
[03/09 21:02:40   3422]       gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
[03/09 21:02:40   3422]       wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
[03/09 21:02:40   3422]       wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
[03/09 21:02:40   3422]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:40   3422]     Clock DAG net violations after 'Equalizing net lengths':none
[03/09 21:02:40   3422]     Clock tree state after 'Equalizing net lengths':
[03/09 21:02:40   3422]       clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
[03/09 21:02:40   3422]       skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
[03/09 21:02:40   3422]     Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
[03/09 21:02:40   3422]   Equalizing net lengths done.
[03/09 21:02:40   3422]   Reducing insertion delay 1... 
[03/09 21:02:40   3422]     Clock DAG stats after 'Reducing insertion delay 1':
[03/09 21:02:40   3422]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:40   3422]       cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
[03/09 21:02:40   3422]       gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
[03/09 21:02:40   3422]       wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
[03/09 21:02:40   3422]       wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
[03/09 21:02:40   3422]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:40   3422]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/09 21:02:40   3422]     Clock tree state after 'Reducing insertion delay 1':
[03/09 21:02:40   3422]       clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
[03/09 21:02:40   3422]       skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
[03/09 21:02:40   3422]     Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
[03/09 21:02:40   3422]   Reducing insertion delay 1 done.
[03/09 21:02:40   3422]   Removing longest path buffering... 
[03/09 21:02:40   3422]     Clock DAG stats after removing longest path buffering:
[03/09 21:02:40   3422]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:40   3422]       cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
[03/09 21:02:40   3422]       gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
[03/09 21:02:40   3422]       wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
[03/09 21:02:40   3422]       wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
[03/09 21:02:40   3422]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:40   3422]     Clock DAG net violations after removing longest path buffering:none
[03/09 21:02:40   3422]     Clock tree state after removing longest path buffering:
[03/09 21:02:40   3422]       clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
[03/09 21:02:40   3422]       skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
[03/09 21:02:40   3422]     Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
[03/09 21:02:40   3422]     Clock DAG stats after 'Removing longest path buffering':
[03/09 21:02:40   3422]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:40   3422]       cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
[03/09 21:02:40   3422]       gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
[03/09 21:02:40   3422]       wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
[03/09 21:02:40   3422]       wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
[03/09 21:02:40   3422]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:40   3422]     Clock DAG net violations after 'Removing longest path buffering':none
[03/09 21:02:40   3422]     Clock tree state after 'Removing longest path buffering':
[03/09 21:02:40   3422]       clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
[03/09 21:02:40   3422]       skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
[03/09 21:02:40   3422]     Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
[03/09 21:02:40   3422]   Removing longest path buffering done.
[03/09 21:02:40   3422]   Reducing insertion delay 2... 
[03/09 21:02:41   3423]     Path optimization required 174 stage delay updates 
[03/09 21:02:41   3423]     Clock DAG stats after 'Reducing insertion delay 2':
[03/09 21:02:41   3423]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:41   3423]       cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
[03/09 21:02:41   3423]       gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
[03/09 21:02:41   3423]       wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.207pF, total=4.843pF
[03/09 21:02:41   3423]       wire lengths   : top=0.000um, trunk=3981.432um, leaf=22085.090um, total=26066.522um
[03/09 21:02:41   3423]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:41   3423]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/09 21:02:41   3423]     Clock tree state after 'Reducing insertion delay 2':
[03/09 21:02:41   3423]       clock_tree clk: worst slew is leaf(0.097),trunk(0.103),top(nil), margined worst slew is leaf(0.097),trunk(0.103),top(nil)
[03/09 21:02:41   3424]       skew_group clk/CON: insertion delay [min=0.322, max=0.385, avg=0.350, sd=0.014], skew [0.062 vs 0.057*, 96.6% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.349 gs=0.059)
[03/09 21:02:41   3424]     Clock network insertion delays are now [0.322ns, 0.385ns] average 0.350ns std.dev 0.014ns
[03/09 21:02:41   3424]   Reducing insertion delay 2 done.
[03/09 21:02:41   3424]   Reducing clock tree power 1... 
[03/09 21:02:41   3424]     Resizing gates: 
[03/09 21:02:42   3424]     Resizing gates: .
[03/09 21:02:42   3424]     Resizing gates: ..
[03/09 21:02:42   3424]     Resizing gates: ...
[03/09 21:02:42   3424]     Resizing gates: ... 20% 
[03/09 21:02:42   3424]     Resizing gates: ... 20% .
[03/09 21:02:42   3424]     Resizing gates: ... 20% ..
[03/09 21:02:42   3424]     Resizing gates: ... 20% ...
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% 
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% .
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% ..
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% ...
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% ... 60% 
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% ... 60% .
[03/09 21:02:43   3425]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/09 21:02:44   3426]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/09 21:02:44   3426]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/09 21:02:44   3426]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/09 21:02:44   3426]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/09 21:02:44   3426]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/09 21:02:44   3426]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 21:02:44   3426]     Clock DAG stats after 'Reducing clock tree power 1':
[03/09 21:02:44   3426]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:44   3426]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:44   3426]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:44   3426]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:44   3426]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:44   3426]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:44   3426]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/09 21:02:44   3427]     Clock tree state after 'Reducing clock tree power 1':
[03/09 21:02:44   3427]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:45   3427]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:45   3427]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:45   3427]   Reducing clock tree power 1 done.
[03/09 21:02:45   3427]   Reducing clock tree power 2... 
[03/09 21:02:45   3427]     Path optimization required 0 stage delay updates 
[03/09 21:02:45   3427]     Clock DAG stats after 'Reducing clock tree power 2':
[03/09 21:02:45   3427]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:45   3427]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:45   3427]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:45   3427]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:45   3427]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:45   3427]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:45   3427]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/09 21:02:45   3427]     Clock tree state after 'Reducing clock tree power 2':
[03/09 21:02:45   3427]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:45   3427]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:45   3427]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:45   3427]   Reducing clock tree power 2 done.
[03/09 21:02:45   3427]   Approximately balancing fragments step... 
[03/09 21:02:45   3427]     Resolving skew group constraints... 
[03/09 21:02:45   3427]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/09 21:02:45   3427]     Resolving skew group constraints done.
[03/09 21:02:45   3427]     Approximately balancing fragments... 
[03/09 21:02:45   3427]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/09 21:02:45   3427]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/09 21:02:45   3427]           cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:45   3427]           cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:45   3427]           gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:45   3427]           wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:45   3427]           wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:45   3427]           sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:45   3427]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/09 21:02:45   3427]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/09 21:02:45   3427]     Approximately balancing fragments done.
[03/09 21:02:45   3427]     Clock DAG stats after 'Approximately balancing fragments step':
[03/09 21:02:45   3427]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:45   3427]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:45   3427]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:45   3427]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:45   3427]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:45   3427]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:45   3427]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/09 21:02:45   3427]     Clock tree state after 'Approximately balancing fragments step':
[03/09 21:02:45   3427]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:45   3427]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:45   3427]   Approximately balancing fragments step done.
[03/09 21:02:45   3428]   Clock DAG stats after Approximately balancing fragments:
[03/09 21:02:45   3428]     cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:45   3428]     cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:45   3428]     gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:45   3428]     wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:45   3428]     wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:45   3428]     sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:45   3428]   Clock DAG net violations after Approximately balancing fragments:none
[03/09 21:02:45   3428]   Clock tree state after Approximately balancing fragments:
[03/09 21:02:45   3428]     clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:46   3428]     skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:46   3428]   Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:46   3428]   Improving fragments clock skew... 
[03/09 21:02:46   3428]     Clock DAG stats after 'Improving fragments clock skew':
[03/09 21:02:46   3428]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:46   3428]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:46   3428]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:46   3428]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:46   3428]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:46   3428]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:46   3428]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/09 21:02:46   3428]     Clock tree state after 'Improving fragments clock skew':
[03/09 21:02:46   3428]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:46   3428]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:46   3428]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:46   3428]   Improving fragments clock skew done.
[03/09 21:02:46   3428]   Approximately balancing step... 
[03/09 21:02:46   3428]     Resolving skew group constraints... 
[03/09 21:02:46   3428]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/09 21:02:46   3428]     Resolving skew group constraints done.
[03/09 21:02:46   3428]     Approximately balancing... 
[03/09 21:02:46   3428]       Approximately balancing, wire and cell delays, iteration 1... 
[03/09 21:02:46   3428]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/09 21:02:46   3428]           cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:46   3428]           cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:46   3428]           gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:46   3428]           wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:46   3428]           wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:46   3428]           sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:46   3428]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/09 21:02:46   3428]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/09 21:02:46   3428]     Approximately balancing done.
[03/09 21:02:46   3428]     Clock DAG stats after 'Approximately balancing step':
[03/09 21:02:46   3428]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:46   3428]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:46   3428]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:46   3428]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:46   3428]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:46   3428]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:46   3428]     Clock DAG net violations after 'Approximately balancing step':none
[03/09 21:02:46   3428]     Clock tree state after 'Approximately balancing step':
[03/09 21:02:46   3428]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:46   3428]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:46   3428]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:46   3428]   Approximately balancing step done.
[03/09 21:02:46   3428]   Fixing clock tree overload... 
[03/09 21:02:46   3428]     Fixing clock tree overload: 
[03/09 21:02:46   3428]     Fixing clock tree overload: .
[03/09 21:02:46   3428]     Fixing clock tree overload: ..
[03/09 21:02:46   3428]     Fixing clock tree overload: ...
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% 
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% .
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ..
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ...
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% 
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% .
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ..
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ...
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/09 21:02:46   3428]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 21:02:46   3428]     Clock DAG stats after 'Fixing clock tree overload':
[03/09 21:02:46   3428]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:46   3428]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:46   3428]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:46   3428]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:46   3428]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:46   3428]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:46   3428]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/09 21:02:46   3428]     Clock tree state after 'Fixing clock tree overload':
[03/09 21:02:46   3428]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:46   3428]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:46   3428]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:46   3428]   Fixing clock tree overload done.
[03/09 21:02:46   3428]   Approximately balancing paths... 
[03/09 21:02:46   3428]     Added 0 buffers.
[03/09 21:02:46   3428]     Clock DAG stats after 'Approximately balancing paths':
[03/09 21:02:46   3428]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:46   3428]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:46   3428]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:46   3428]       wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
[03/09 21:02:46   3428]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:46   3428]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:46   3428]     Clock DAG net violations after 'Approximately balancing paths':none
[03/09 21:02:46   3428]     Clock tree state after 'Approximately balancing paths':
[03/09 21:02:46   3428]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:46   3429]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
[03/09 21:02:46   3429]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
[03/09 21:02:46   3429]   Approximately balancing paths done.
[03/09 21:02:46   3429]   Resynthesising clock tree into netlist... 
[03/09 21:02:47   3429]   Resynthesising clock tree into netlist done.
[03/09 21:02:47   3429]   Updating congestion map to accurately time the clock tree... 
[03/09 21:02:47   3429]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
[03/09 21:02:47   3429] PreRoute RC Extraction called for design core.
[03/09 21:02:47   3429] RC Extraction called in multi-corner(2) mode.
[03/09 21:02:47   3429] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:02:47   3429] RCMode: PreRoute
[03/09 21:02:47   3429]       RC Corner Indexes            0       1   
[03/09 21:02:47   3429] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:02:47   3429] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:47   3429] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:47   3429] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:47   3429] Shrink Factor                : 1.00000
[03/09 21:02:47   3429] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:02:47   3429] Using capacitance table file ...
[03/09 21:02:47   3429] Updating RC grid for preRoute extraction ...
[03/09 21:02:47   3429] Initializing multi-corner capacitance tables ... 
[03/09 21:02:47   3429] Initializing multi-corner resistance tables ...
[03/09 21:02:47   3429] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1260.727M)
[03/09 21:02:47   3429] 
[03/09 21:02:47   3429]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 21:02:47   3429]   Updating congestion map to accurately time the clock tree done.
[03/09 21:02:47   3429]   Disconnecting clock tree from netlist... 
[03/09 21:02:47   3429]   Disconnecting clock tree from netlist done.
[03/09 21:02:47   3429]   Rebuilding timing graph... 
[03/09 21:02:48   3430]   Rebuilding timing graph done.
[03/09 21:02:48   3430]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/09 21:02:48   3430]   Rebuilding timing graph   cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:48   3430]   Rebuilding timing graph   cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:48   3430]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:48   3430]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.210pF, total=4.847pF
[03/09 21:02:48   3430]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:48   3430]   Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:48   3430]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/09 21:02:48   3430]   Clock tree state After congestion update:
[03/09 21:02:48   3430]     clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:48   3430]     skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.381, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.363 gs=0.041)
[03/09 21:02:48   3430]   Clock network insertion delays are now [0.352ns, 0.397ns] average 0.381ns std.dev 0.007ns
[03/09 21:02:48   3430]   Improving clock skew... 
[03/09 21:02:48   3430]     Clock DAG stats after 'Improving clock skew':
[03/09 21:02:48   3430]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:48   3430]       cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
[03/09 21:02:48   3430]       gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
[03/09 21:02:48   3430]       wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.210pF, total=4.847pF
[03/09 21:02:48   3430]       wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
[03/09 21:02:48   3430]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:48   3430]     Clock DAG net violations after 'Improving clock skew':none
[03/09 21:02:48   3430]     Clock tree state after 'Improving clock skew':
[03/09 21:02:48   3430]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/09 21:02:48   3430]       skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.381, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.363 gs=0.041)
[03/09 21:02:48   3430]     Clock network insertion delays are now [0.352ns, 0.397ns] average 0.381ns std.dev 0.007ns
[03/09 21:02:48   3430]   Improving clock skew done.
[03/09 21:02:48   3430]   Reducing clock tree power 3... 
[03/09 21:02:48   3430]     Initial gate capacitance is (rise=4.993pF fall=4.976pF).
[03/09 21:02:48   3430]     Resizing gates: 
[03/09 21:02:48   3430]     Resizing gates: .
[03/09 21:02:48   3431]     Resizing gates: ..
[03/09 21:02:49   3431]     Resizing gates: ...
[03/09 21:02:49   3431]     Resizing gates: ... 20% 
[03/09 21:02:49   3431]     Resizing gates: ... 20% .
[03/09 21:02:49   3431]     Resizing gates: ... 20% ..
[03/09 21:02:49   3431]     Resizing gates: ... 20% ...
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% 
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% .
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ..
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ...
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% 
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% .
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/09 21:02:49   3431]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 21:02:49   3431]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/09 21:02:49   3431]     Iteration 1: gate capacitance is (rise=4.972pF fall=4.956pF).
[03/09 21:02:49   3431]     Clock DAG stats after 'Reducing clock tree power 3':
[03/09 21:02:49   3431]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:49   3431]       cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
[03/09 21:02:49   3431]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
[03/09 21:02:49   3431]       wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.204pF, total=4.841pF
[03/09 21:02:49   3431]       wire lengths   : top=0.000um, trunk=3981.728um, leaf=22066.865um, total=26048.593um
[03/09 21:02:49   3431]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:49   3431]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/09 21:02:49   3431]     Clock tree state after 'Reducing clock tree power 3':
[03/09 21:02:49   3431]       clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/09 21:02:49   3431]       skew_group clk/CON: insertion delay [min=0.359, max=0.402, avg=0.376, sd=0.009], skew [0.043 vs 0.057, 100% {0.359, 0.375, 0.402}] (wid=0.041 ws=0.015) (gid=0.378 gs=0.052)
[03/09 21:02:49   3431]     Clock network insertion delays are now [0.359ns, 0.402ns] average 0.376ns std.dev 0.009ns
[03/09 21:02:49   3431] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/09 21:02:49   3431] {clk/CON,WC: 3976.86 -> 4018}
[03/09 21:02:49   3431]   Reducing clock tree power 3 done.
[03/09 21:02:49   3431]   Improving insertion delay... 
[03/09 21:02:49   3431]     Clock DAG stats after improving insertion delay:
[03/09 21:02:49   3431]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:49   3431]       cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
[03/09 21:02:49   3431]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
[03/09 21:02:49   3431]       wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.204pF, total=4.841pF
[03/09 21:02:49   3431]       wire lengths   : top=0.000um, trunk=3981.728um, leaf=22066.865um, total=26048.593um
[03/09 21:02:49   3431]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:49   3431]     Clock DAG net violations after improving insertion delay:none
[03/09 21:02:49   3431]     Clock tree state after improving insertion delay:
[03/09 21:02:49   3431]       clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/09 21:02:49   3431]       skew_group clk/CON: insertion delay [min=0.359, max=0.402, avg=0.376, sd=0.009], skew [0.043 vs 0.057, 100% {0.359, 0.375, 0.402}] (wid=0.041 ws=0.015) (gid=0.378 gs=0.052)
[03/09 21:02:49   3431]     Clock network insertion delays are now [0.359ns, 0.402ns] average 0.376ns std.dev 0.009ns
[03/09 21:02:49   3431]     Clock DAG stats after 'Improving insertion delay':
[03/09 21:02:49   3431]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:02:49   3431]       cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
[03/09 21:02:49   3431]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
[03/09 21:02:49   3431]       wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.204pF, total=4.841pF
[03/09 21:02:49   3431]       wire lengths   : top=0.000um, trunk=3981.728um, leaf=22066.865um, total=26048.593um
[03/09 21:02:49   3431]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:02:49   3431]     Clock DAG net violations after 'Improving insertion delay':none
[03/09 21:02:49   3431]     Clock tree state after 'Improving insertion delay':
[03/09 21:02:49   3431]       clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/09 21:02:49   3431]       skew_group clk/CON: insertion delay [min=0.359, max=0.402, avg=0.376, sd=0.009], skew [0.043 vs 0.057, 100% {0.359, 0.375, 0.402}] (wid=0.041 ws=0.015) (gid=0.378 gs=0.052)
[03/09 21:02:49   3431]     Clock network insertion delays are now [0.359ns, 0.402ns] average 0.376ns std.dev 0.009ns
[03/09 21:02:49   3431] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/09 21:02:49   3431] {clk/CON,WC: 3976.86 -> 4018}
[03/09 21:02:49   3431]   Improving insertion delay done.
[03/09 21:02:49   3431]   Total capacitance is (rise=9.813pF fall=9.797pF), of which (rise=4.841pF fall=4.841pF) is wire, and (rise=4.972pF fall=4.956pF) is gate.
[03/09 21:02:49   3431]   Legalizer releasing space for clock trees... 
[03/09 21:02:49   3431]   Legalizer releasing space for clock trees done.
[03/09 21:02:49   3431]   Updating netlist... 
[03/09 21:02:50   3432] *
[03/09 21:02:50   3432] * Starting clock placement refinement...
[03/09 21:02:50   3432] *
[03/09 21:02:50   3432] * First pass: Refine non-clock instances...
[03/09 21:02:50   3432] *
[03/09 21:02:50   3432] #spOpts: N=65 
[03/09 21:02:50   3432] *** Starting refinePlace (0:57:12 mem=1326.0M) ***
[03/09 21:02:50   3432] Total net bbox length = 5.194e+05 (2.536e+05 2.658e+05) (ext = 2.417e+04)
[03/09 21:02:50   3432] Starting refinePlace ...
[03/09 21:02:50   3432] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:02:50   3432] default core: bins with density >  0.75 = 91.3 % ( 617 / 676 )
[03/09 21:02:50   3432] Density distribution unevenness ratio = 0.637%
[03/09 21:02:51   3433]   Spread Effort: high, standalone mode, useDDP on.
[03/09 21:02:51   3433] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1326.0MB) @(0:57:12 - 0:57:13).
[03/09 21:02:51   3433] Move report: preRPlace moves 21415 insts, mean move: 4.01 um, max move: 295.00 um
[03/09 21:02:51   3433] 	Max move on inst (FILLER_9628): (27.60, 157.60) --> (29.20, 451.00)
[03/09 21:02:51   3433] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/09 21:02:51   3433] wireLenOptFixPriorityInst 0 inst fixed
[03/09 21:02:51   3433] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:02:51   3433] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1326.0MB) @(0:57:13 - 0:57:14).
[03/09 21:02:51   3433] Move report: Detail placement moves 21415 insts, mean move: 4.01 um, max move: 295.00 um
[03/09 21:02:51   3433] 	Max move on inst (FILLER_9628): (27.60, 157.60) --> (29.20, 451.00)
[03/09 21:02:51   3433] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1326.0MB
[03/09 21:02:51   3433] Statistics of distance of Instance movement in refine placement:
[03/09 21:02:51   3433]   maximum (X+Y) =        59.00 um
[03/09 21:02:51   3433]   inst (qmem_instance/U382) with max move: (42.6, 267.4) -> (53, 218.8)
[03/09 21:02:51   3433]   mean    (X+Y) =         1.51 um
[03/09 21:02:51   3433] Summary Report:
[03/09 21:02:51   3433] Instances move: 10861 (out of 26460 movable)
[03/09 21:02:51   3433] Mean displacement: 1.51 um
[03/09 21:02:51   3433] Max displacement: 59.00 um (Instance: qmem_instance/U382) (42.6, 267.4) -> (53, 218.8)
[03/09 21:02:51   3433] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/09 21:02:51   3433] Total instances moved : 10861
[03/09 21:02:51   3433] Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
[03/09 21:02:51   3433] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1326.0MB
[03/09 21:02:51   3433] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1326.0MB) @(0:57:12 - 0:57:14).
[03/09 21:02:51   3433] *** Finished refinePlace (0:57:14 mem=1326.0M) ***
[03/09 21:02:51   3433] *
[03/09 21:02:51   3433] * Second pass: Refine clock instances...
[03/09 21:02:51   3433] *
[03/09 21:02:51   3433] #spOpts: N=65 mergeVia=F 
[03/09 21:02:51   3433] *** Starting refinePlace (0:57:14 mem=1326.0M) ***
[03/09 21:02:51   3433] Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
[03/09 21:02:51   3433] Starting refinePlace ...
[03/09 21:02:51   3433] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:02:51   3433] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:02:51   3433] Density distribution unevenness ratio = 0.182%
[03/09 21:02:51   3434]   Spread Effort: high, standalone mode, useDDP on.
[03/09 21:02:51   3434] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1326.0MB) @(0:57:14 - 0:57:14).
[03/09 21:02:51   3434] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:02:51   3434] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 21:02:52   3434] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:02:52   3434] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1326.0MB) @(0:57:14 - 0:57:15).
[03/09 21:02:52   3434] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:02:52   3434] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1326.0MB
[03/09 21:02:52   3434] Statistics of distance of Instance movement in refine placement:
[03/09 21:02:52   3434]   maximum (X+Y) =         0.00 um
[03/09 21:02:52   3434]   mean    (X+Y) =         0.00 um
[03/09 21:02:52   3434] Summary Report:
[03/09 21:02:52   3434] Instances move: 0 (out of 31579 movable)
[03/09 21:02:52   3434] Mean displacement: 0.00 um
[03/09 21:02:52   3434] Max displacement: 0.00 um 
[03/09 21:02:52   3434] Total instances moved : 0
[03/09 21:02:52   3434] Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
[03/09 21:02:52   3434] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1326.0MB
[03/09 21:02:52   3434] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1326.0MB) @(0:57:14 - 0:57:15).
[03/09 21:02:52   3434] *** Finished refinePlace (0:57:15 mem=1326.0M) ***
[03/09 21:02:52   3434] *
[03/09 21:02:52   3434] * No clock instances moved during refinement.
[03/09 21:02:52   3434] *
[03/09 21:02:52   3434] * Finished with clock placement refinement.
[03/09 21:02:52   3434] *
[03/09 21:02:52   3434] #spOpts: N=65 
[03/09 21:02:52   3434] 
[03/09 21:02:52   3434]     Rebuilding timing graph... 
[03/09 21:02:52   3435]     Rebuilding timing graph done.
[03/09 21:02:54   3436]     Clock implementation routing... Net route status summary:
[03/09 21:02:54   3436]   Clock:        96 (unrouted=96, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/09 21:02:54   3436]   Non-clock: 33431 (unrouted=0, trialRouted=33431, noStatus=0, routed=0, fixed=0)
[03/09 21:02:54   3436] (Not counting 4295 nets with <2 term connections)
[03/09 21:02:54   3436] 
[03/09 21:02:54   3436]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
[03/09 21:02:54   3436] PreRoute RC Extraction called for design core.
[03/09 21:02:54   3436] RC Extraction called in multi-corner(2) mode.
[03/09 21:02:54   3436] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:02:54   3436] RCMode: PreRoute
[03/09 21:02:54   3436]       RC Corner Indexes            0       1   
[03/09 21:02:54   3436] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:02:54   3436] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:54   3436] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:54   3436] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:02:54   3436] Shrink Factor                : 1.00000
[03/09 21:02:54   3436] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:02:54   3436] Using capacitance table file ...
[03/09 21:02:54   3436] Updating RC grid for preRoute extraction ...
[03/09 21:02:54   3436] Initializing multi-corner capacitance tables ... 
[03/09 21:02:54   3436] Initializing multi-corner resistance tables ...
[03/09 21:02:54   3436] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1327.500M)
[03/09 21:02:54   3436] 
[03/09 21:02:54   3436]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 21:02:54   3436] 
[03/09 21:02:54   3436] CCOPT: Preparing to route 96 clock nets with NanoRoute.
[03/09 21:02:54   3436]   All net are default rule.
[03/09 21:02:54   3436]   Removed pre-existing routes for 96 nets.
[03/09 21:02:54   3436]   Preferred NanoRoute mode settings: Current
[03/09 21:02:54   3436] 
[03/09 21:02:54   3436]   drouteAutoStop = "false"
[03/09 21:02:54   3436]   drouteEndIteration = "20"
[03/09 21:02:54   3436]   drouteExpDeterministicMultiThread = "true"
[03/09 21:02:54   3436]   envHonorGlobalRoute = "false"
[03/09 21:02:54   3436]   grouteExpUseNanoRoute2 = "false"
[03/09 21:02:54   3436]   routeAllowPinAsFeedthrough = "false"
[03/09 21:02:54   3436]   routeExpDeterministicMultiThread = "true"
[03/09 21:02:54   3436]   routeSelectedNetOnly = "true"
[03/09 21:02:54   3436]   routeWithEco = "true"
[03/09 21:02:54   3436]   routeWithSiDriven = "false"
[03/09 21:02:54   3436]   routeWithTimingDriven = "false"
[03/09 21:02:54   3436]       Clock detailed routing... 
[03/09 21:02:54   3436] globalDetailRoute
[03/09 21:02:54   3436] 
[03/09 21:02:54   3436] #setNanoRouteMode -drouteAutoStop false
[03/09 21:02:54   3436] #setNanoRouteMode -drouteEndIteration 20
[03/09 21:02:54   3436] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/09 21:02:54   3436] #setNanoRouteMode -routeSelectedNetOnly true
[03/09 21:02:54   3436] #setNanoRouteMode -routeWithEco true
[03/09 21:02:54   3436] #setNanoRouteMode -routeWithSiDriven false
[03/09 21:02:54   3436] #setNanoRouteMode -routeWithTimingDriven false
[03/09 21:02:54   3436] #Start globalDetailRoute on Sun Mar  9 21:02:54 2025
[03/09 21:02:54   3436] #
[03/09 21:02:55   3438] ### Net info: total nets: 37822
[03/09 21:02:55   3438] ### Net info: dirty nets: 96
[03/09 21:02:55   3438] ### Net info: marked as disconnected nets: 0
[03/09 21:02:55   3438] ### Net info: fully routed nets: 0
[03/09 21:02:55   3438] ### Net info: trivial (single pin) nets: 0
[03/09 21:02:55   3438] ### Net info: unrouted nets: 37822
[03/09 21:02:55   3438] ### Net info: re-extraction nets: 0
[03/09 21:02:55   3438] ### Net info: selected nets: 96
[03/09 21:02:55   3438] ### Net info: ignored nets: 0
[03/09 21:02:55   3438] ### Net info: skip routing nets: 0
[03/09 21:02:55   3438] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 21:02:55   3438] #Start routing data preparation.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/09 21:02:56   3438] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 21:02:56   3438] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/09 21:02:56   3438] #Minimum voltage of a net in the design = 0.000.
[03/09 21:02:56   3438] #Maximum voltage of a net in the design = 1.100.
[03/09 21:02:56   3438] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 21:02:56   3438] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 21:02:56   3438] #Voltage range [0.000 - 1.100] has 37820 nets.
[03/09 21:03:12   3454] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 21:03:12   3454] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:03:12   3454] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:03:12   3454] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:03:12   3454] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:03:12   3454] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:03:12   3454] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:03:12   3454] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:03:13   3455] #Regenerating Ggrids automatically.
[03/09 21:03:13   3455] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 21:03:13   3455] #Using automatically generated G-grids.
[03/09 21:03:13   3455] #Done routing data preparation.
[03/09 21:03:13   3455] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1130.91 (MB), peak = 1203.17 (MB)
[03/09 21:03:13   3456] #Merging special wires...
[03/09 21:03:13   3456] #reading routing guides ......
[03/09 21:03:13   3456] #Number of eco nets is 0
[03/09 21:03:13   3456] #
[03/09 21:03:13   3456] #Start data preparation...
[03/09 21:03:13   3456] #
[03/09 21:03:13   3456] #Data preparation is done on Sun Mar  9 21:03:13 2025
[03/09 21:03:13   3456] #
[03/09 21:03:13   3456] #Analyzing routing resource...
[03/09 21:03:14   3456] #Routing resource analysis is done on Sun Mar  9 21:03:14 2025
[03/09 21:03:14   3456] #
[03/09 21:03:14   3456] #  Resource Analysis:
[03/09 21:03:14   3456] #
[03/09 21:03:14   3456] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 21:03:14   3456] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 21:03:14   3456] #  --------------------------------------------------------------
[03/09 21:03:14   3456] #  Metal 1        H        2306          79       25440    92.62%
[03/09 21:03:14   3456] #  Metal 2        V        2311          84       25440     0.71%
[03/09 21:03:14   3456] #  Metal 3        H        2385           0       25440     0.38%
[03/09 21:03:14   3456] #  Metal 4        V        1699         696       25440     3.10%
[03/09 21:03:14   3456] #  Metal 5        H        2385           0       25440     0.00%
[03/09 21:03:14   3456] #  Metal 6        V        2395           0       25440     0.00%
[03/09 21:03:14   3456] #  Metal 7        H         596           0       25440     0.00%
[03/09 21:03:14   3456] #  Metal 8        V         599           0       25440     0.00%
[03/09 21:03:14   3456] #  --------------------------------------------------------------
[03/09 21:03:14   3456] #  Total                  14676       4.48%  203520    12.10%
[03/09 21:03:14   3456] #
[03/09 21:03:14   3456] #  96 nets (0.25%) with 1 preferred extra spacing.
[03/09 21:03:14   3456] #
[03/09 21:03:14   3456] #
[03/09 21:03:14   3456] #Routing guide is on.
[03/09 21:03:14   3456] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.14 (MB), peak = 1203.17 (MB)
[03/09 21:03:14   3456] #
[03/09 21:03:14   3456] #start global routing iteration 1...
[03/09 21:03:15   3457] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.89 (MB), peak = 1203.17 (MB)
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #start global routing iteration 2...
[03/09 21:03:15   3457] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.43 (MB), peak = 1203.17 (MB)
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #Total number of trivial nets (e.g. < 2 pins) = 4295 (skipped).
[03/09 21:03:15   3457] #Total number of selected nets for routing = 96.
[03/09 21:03:15   3457] #Total number of unselected nets (but routable) for routing = 33431 (skipped).
[03/09 21:03:15   3457] #Total number of nets in the design = 37822.
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #33431 skipped nets do not have any wires.
[03/09 21:03:15   3457] #96 routable nets have only global wires.
[03/09 21:03:15   3457] #96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #Routed net constraints summary:
[03/09 21:03:15   3457] #------------------------------------------------
[03/09 21:03:15   3457] #        Rules   Pref Extra Space   Unconstrained  
[03/09 21:03:15   3457] #------------------------------------------------
[03/09 21:03:15   3457] #      Default                 96               0  
[03/09 21:03:15   3457] #------------------------------------------------
[03/09 21:03:15   3457] #        Total                 96               0  
[03/09 21:03:15   3457] #------------------------------------------------
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #Routing constraints summary of the whole design:
[03/09 21:03:15   3457] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:03:15   3457] #-------------------------------------------------------------------
[03/09 21:03:15   3457] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:03:15   3457] #-------------------------------------------------------------------
[03/09 21:03:15   3457] #      Default                 96                369           33062  
[03/09 21:03:15   3457] #-------------------------------------------------------------------
[03/09 21:03:15   3457] #        Total                 96                369           33062  
[03/09 21:03:15   3457] #-------------------------------------------------------------------
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #                 OverCon          
[03/09 21:03:15   3457] #                  #Gcell    %Gcell
[03/09 21:03:15   3457] #     Layer           (1)   OverCon
[03/09 21:03:15   3457] #  --------------------------------
[03/09 21:03:15   3457] #   Metal 1      0(0.00%)   (0.00%)
[03/09 21:03:15   3457] #   Metal 2      3(0.01%)   (0.01%)
[03/09 21:03:15   3457] #   Metal 3      0(0.00%)   (0.00%)
[03/09 21:03:15   3457] #   Metal 4     24(0.10%)   (0.10%)
[03/09 21:03:15   3457] #   Metal 5      0(0.00%)   (0.00%)
[03/09 21:03:15   3457] #   Metal 6      0(0.00%)   (0.00%)
[03/09 21:03:15   3457] #   Metal 7      0(0.00%)   (0.00%)
[03/09 21:03:15   3457] #   Metal 8      0(0.00%)   (0.00%)
[03/09 21:03:15   3457] #  --------------------------------
[03/09 21:03:15   3457] #     Total     27(0.02%)   (0.02%)
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/09 21:03:15   3457] #  Overflow after GR: 0.00% H + 0.03% V
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #Complete Global Routing.
[03/09 21:03:15   3457] #Total number of nets with non-default rule or having extra spacing = 96
[03/09 21:03:15   3457] #Total wire length = 26157 um.
[03/09 21:03:15   3457] #Total half perimeter of net bounding box = 10822 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M1 = 0 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M2 = 159 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M3 = 16212 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M4 = 9678 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M5 = 33 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M6 = 75 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M7 = 0 um.
[03/09 21:03:15   3457] #Total wire length on LAYER M8 = 0 um.
[03/09 21:03:15   3457] #Total number of vias = 13145
[03/09 21:03:15   3457] #Up-Via Summary (total 13145):
[03/09 21:03:15   3457] #           
[03/09 21:03:15   3457] #-----------------------
[03/09 21:03:15   3457] #  Metal 1         5214
[03/09 21:03:15   3457] #  Metal 2         4676
[03/09 21:03:15   3457] #  Metal 3         3229
[03/09 21:03:15   3457] #  Metal 4           13
[03/09 21:03:15   3457] #  Metal 5           13
[03/09 21:03:15   3457] #-----------------------
[03/09 21:03:15   3457] #                 13145 
[03/09 21:03:15   3457] #
[03/09 21:03:15   3457] #Total number of involved priority nets 96
[03/09 21:03:15   3457] #Maximum src to sink distance for priority net 475.5
[03/09 21:03:15   3457] #Average of max src_to_sink distance for priority net 106.2
[03/09 21:03:15   3457] #Average of ave src_to_sink distance for priority net 61.5
[03/09 21:03:15   3457] #Max overcon = 1 tracks.
[03/09 21:03:15   3457] #Total overcon = 0.02%.
[03/09 21:03:15   3457] #Worst layer Gcell overcon rate = 0.10%.
[03/09 21:03:15   3457] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1171.68 (MB), peak = 1203.17 (MB)
[03/09 21:03:15   3457] #
[03/09 21:03:15   3458] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.83 (MB), peak = 1203.17 (MB)
[03/09 21:03:15   3458] #Start Track Assignment.
[03/09 21:03:16   3458] #Done with 3682 horizontal wires in 2 hboxes and 2364 vertical wires in 2 hboxes.
[03/09 21:03:16   3458] #Done with 68 horizontal wires in 2 hboxes and 38 vertical wires in 2 hboxes.
[03/09 21:03:16   3458] #Complete Track Assignment.
[03/09 21:03:16   3458] #Total number of nets with non-default rule or having extra spacing = 96
[03/09 21:03:16   3458] #Total wire length = 28938 um.
[03/09 21:03:16   3458] #Total half perimeter of net bounding box = 10822 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M1 = 2849 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M2 = 146 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M3 = 16202 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M4 = 9631 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M5 = 31 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M6 = 79 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M7 = 0 um.
[03/09 21:03:16   3458] #Total wire length on LAYER M8 = 0 um.
[03/09 21:03:16   3458] #Total number of vias = 13145
[03/09 21:03:16   3458] #Up-Via Summary (total 13145):
[03/09 21:03:16   3458] #           
[03/09 21:03:16   3458] #-----------------------
[03/09 21:03:16   3458] #  Metal 1         5214
[03/09 21:03:16   3458] #  Metal 2         4676
[03/09 21:03:16   3458] #  Metal 3         3229
[03/09 21:03:16   3458] #  Metal 4           13
[03/09 21:03:16   3458] #  Metal 5           13
[03/09 21:03:16   3458] #-----------------------
[03/09 21:03:16   3458] #                 13145 
[03/09 21:03:16   3458] #
[03/09 21:03:16   3458] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1158.21 (MB), peak = 1203.17 (MB)
[03/09 21:03:16   3458] #
[03/09 21:03:16   3458] #Cpu time = 00:00:21
[03/09 21:03:16   3458] #Elapsed time = 00:00:21
[03/09 21:03:16   3458] #Increased memory = 46.57 (MB)
[03/09 21:03:16   3458] #Total memory = 1158.25 (MB)
[03/09 21:03:16   3458] #Peak memory = 1203.17 (MB)
[03/09 21:03:17   3459] #
[03/09 21:03:17   3459] #Start Detail Routing..
[03/09 21:03:17   3459] #start initial detail routing ...
[03/09 21:03:56   3499] # ECO: 7.3% of the total area was rechecked for DRC, and 68.1% required routing.
[03/09 21:03:56   3499] #    number of violations = 0
[03/09 21:03:56   3499] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1177.89 (MB), peak = 1203.17 (MB)
[03/09 21:03:56   3499] #start 1st optimization iteration ...
[03/09 21:03:56   3499] #    number of violations = 0
[03/09 21:03:56   3499] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.38 (MB), peak = 1203.17 (MB)
[03/09 21:03:56   3499] #Complete Detail Routing.
[03/09 21:03:56   3499] #Total number of nets with non-default rule or having extra spacing = 96
[03/09 21:03:56   3499] #Total wire length = 27077 um.
[03/09 21:03:56   3499] #Total half perimeter of net bounding box = 10822 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M1 = 11 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M2 = 1143 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M3 = 15181 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M4 = 10741 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M5 = 0 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M6 = 0 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M7 = 0 um.
[03/09 21:03:56   3499] #Total wire length on LAYER M8 = 0 um.
[03/09 21:03:56   3499] #Total number of vias = 14822
[03/09 21:03:56   3499] #Total number of multi-cut vias = 94 (  0.6%)
[03/09 21:03:56   3499] #Total number of single cut vias = 14728 ( 99.4%)
[03/09 21:03:56   3499] #Up-Via Summary (total 14822):
[03/09 21:03:56   3499] #                   single-cut          multi-cut      Total
[03/09 21:03:56   3499] #-----------------------------------------------------------
[03/09 21:03:56   3499] #  Metal 1        5096 ( 98.2%)        94 (  1.8%)       5190
[03/09 21:03:56   3499] #  Metal 2        5012 (100.0%)         0 (  0.0%)       5012
[03/09 21:03:56   3499] #  Metal 3        4620 (100.0%)         0 (  0.0%)       4620
[03/09 21:03:56   3499] #-----------------------------------------------------------
[03/09 21:03:56   3499] #                14728 ( 99.4%)        94 (  0.6%)      14822 
[03/09 21:03:56   3499] #
[03/09 21:03:56   3499] #Total number of DRC violations = 0
[03/09 21:03:56   3499] #Cpu time = 00:00:40
[03/09 21:03:56   3499] #Elapsed time = 00:00:40
[03/09 21:03:56   3499] #Increased memory = -8.38 (MB)
[03/09 21:03:56   3499] #Total memory = 1149.86 (MB)
[03/09 21:03:56   3499] #Peak memory = 1203.17 (MB)
[03/09 21:03:56   3499] #detailRoute Statistics:
[03/09 21:03:56   3499] #Cpu time = 00:00:40
[03/09 21:03:56   3499] #Elapsed time = 00:00:40
[03/09 21:03:56   3499] #Increased memory = -8.38 (MB)
[03/09 21:03:56   3499] #Total memory = 1149.86 (MB)
[03/09 21:03:56   3499] #Peak memory = 1203.17 (MB)
[03/09 21:03:57   3499] #
[03/09 21:03:57   3499] #globalDetailRoute statistics:
[03/09 21:03:57   3499] #Cpu time = 00:01:03
[03/09 21:03:57   3499] #Elapsed time = 00:01:02
[03/09 21:03:57   3499] #Increased memory = 45.28 (MB)
[03/09 21:03:57   3499] #Total memory = 1129.98 (MB)
[03/09 21:03:57   3499] #Peak memory = 1203.17 (MB)
[03/09 21:03:57   3499] #Number of warnings = 28
[03/09 21:03:57   3499] #Total number of warnings = 28
[03/09 21:03:57   3499] #Number of fails = 0
[03/09 21:03:57   3499] #Total number of fails = 0
[03/09 21:03:57   3499] #Complete globalDetailRoute on Sun Mar  9 21:03:57 2025
[03/09 21:03:57   3499] #
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]       Clock detailed routing done.
[03/09 21:03:57   3499] Checking guided vs. routed lengths for 96 nets...
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]       
[03/09 21:03:57   3499]       Guided max path lengths
[03/09 21:03:57   3499]       =======================
[03/09 21:03:57   3499]       
[03/09 21:03:57   3499]       ---------------------------------------
[03/09 21:03:57   3499]       From (um)    To (um)    Number of paths
[03/09 21:03:57   3499]       ---------------------------------------
[03/09 21:03:57   3499]          0.000      50.000           3
[03/09 21:03:57   3499]         50.000     100.000          75
[03/09 21:03:57   3499]        100.000     150.000          10
[03/09 21:03:57   3499]        150.000     200.000           3
[03/09 21:03:57   3499]        200.000     250.000           0
[03/09 21:03:57   3499]        250.000     300.000           0
[03/09 21:03:57   3499]        300.000     350.000           1
[03/09 21:03:57   3499]        350.000     400.000           1
[03/09 21:03:57   3499]        400.000     450.000           1
[03/09 21:03:57   3499]        450.000     500.000           2
[03/09 21:03:57   3499]       ---------------------------------------
[03/09 21:03:57   3499]       
[03/09 21:03:57   3499]       Deviation of routing from guided max path lengths
[03/09 21:03:57   3499]       =================================================
[03/09 21:03:57   3499]       
[03/09 21:03:57   3499]       --------------------------------------
[03/09 21:03:57   3499]       From (%)    To (%)     Number of paths
[03/09 21:03:57   3499]       --------------------------------------
[03/09 21:03:57   3499]       below         0.000           6
[03/09 21:03:57   3499]         0.000      20.000          53
[03/09 21:03:57   3499]        20.000      40.000          19
[03/09 21:03:57   3499]        40.000      60.000          10
[03/09 21:03:57   3499]        60.000      80.000           7
[03/09 21:03:57   3499]        80.000     100.000           0
[03/09 21:03:57   3499]       100.000     120.000           0
[03/09 21:03:57   3499]       120.000     140.000           1
[03/09 21:03:57   3499]       --------------------------------------
[03/09 21:03:57   3499]       
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Top 10 notable deviations of routed length from guided length
[03/09 21:03:57   3499]     =============================================================
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net CTS_166 (83 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    43.795um, total =   306.348um
[03/09 21:03:57   3499]     Routed length:  max path =   102.200um, total =   365.780um
[03/09 21:03:57   3499]     Deviation:      max path =   133.360%,  total =    19.400%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net ofifo_inst/CTS_7 (63 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    54.165um, total =   278.280um
[03/09 21:03:57   3499]     Routed length:  max path =    95.200um, total =   309.240um
[03/09 21:03:57   3499]     Deviation:      max path =    75.759%,  total =    11.125%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net CTS_179 (68 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    82.157um, total =   284.775um
[03/09 21:03:57   3499]     Routed length:  max path =   142.200um, total =   326.500um
[03/09 21:03:57   3499]     Deviation:      max path =    73.082%,  total =    14.652%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net CTS_175 (89 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    64.955um, total =   319.028um
[03/09 21:03:57   3499]     Routed length:  max path =   112.400um, total =   381.260um
[03/09 21:03:57   3499]     Deviation:      max path =    73.043%,  total =    19.507%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net ofifo_inst/col_idx_2__fifo_instance/CTS_8 (46 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    48.803um, total =   179.078um
[03/09 21:03:57   3499]     Routed length:  max path =    82.600um, total =   206.980um
[03/09 21:03:57   3499]     Deviation:      max path =    69.254%,  total =    15.581%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net mac_array_instance/CTS_68 (67 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    89.453um, total =   343.332um
[03/09 21:03:57   3499]     Routed length:  max path =   146.400um, total =   360.560um
[03/09 21:03:57   3499]     Deviation:      max path =    63.662%,  total =     5.018%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net CTS_170 (75 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    63.440um, total =   285.197um
[03/09 21:03:57   3499]     Routed length:  max path =   102.400um, total =   330.440um
[03/09 21:03:57   3499]     Deviation:      max path =    61.412%,  total =    15.864%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net CTS_181 (64 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    70.862um, total =   275.740um
[03/09 21:03:57   3499]     Routed length:  max path =   113.800um, total =   301.020um
[03/09 21:03:57   3499]     Deviation:      max path =    60.593%,  total =     9.168%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net mac_array_instance/CTS_63 (45 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    59.930um, total =   256.300um
[03/09 21:03:57   3499]     Routed length:  max path =    94.200um, total =   272.580um
[03/09 21:03:57   3499]     Deviation:      max path =    57.183%,  total =     6.352%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499]     Net CTS_198 (74 terminals)
[03/09 21:03:57   3499]     Guided length:  max path =    68.493um, total =   289.668um
[03/09 21:03:57   3499]     Routed length:  max path =   107.600um, total =   320.080um
[03/09 21:03:57   3499]     Deviation:      max path =    57.097%,  total =    10.499%
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] Set FIXED routing status on 96 net(s)
[03/09 21:03:57   3499] Set FIXED placed status on 95 instance(s)
[03/09 21:03:57   3499] Net route status summary:
[03/09 21:03:57   3499]   Clock:        96 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=96)
[03/09 21:03:57   3499]   Non-clock: 33431 (unrouted=33431, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/09 21:03:57   3499] (Not counting 4295 nets with <2 term connections)
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] CCOPT: Done with clock implementation routing.
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] CCOPT: Starting congestion repair using flow wrapper.
[03/09 21:03:57   3499] Trial Route Overflow 0(H) 0(V)
[03/09 21:03:57   3499] Starting congestion repair ...
[03/09 21:03:57   3499] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/09 21:03:57   3499] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 21:03:57   3499] (I)       Reading DB...
[03/09 21:03:57   3499] (I)       congestionReportName   : 
[03/09 21:03:57   3499] (I)       buildTerm2TermWires    : 1
[03/09 21:03:57   3499] (I)       doTrackAssignment      : 1
[03/09 21:03:57   3499] (I)       dumpBookshelfFiles     : 0
[03/09 21:03:57   3499] (I)       numThreads             : 1
[03/09 21:03:57   3499] [NR-eagl] honorMsvRouteConstraint: false
[03/09 21:03:57   3499] (I)       honorPin               : false
[03/09 21:03:57   3499] (I)       honorPinGuide          : true
[03/09 21:03:57   3499] (I)       honorPartition         : false
[03/09 21:03:57   3499] (I)       allowPartitionCrossover: false
[03/09 21:03:57   3499] (I)       honorSingleEntry       : true
[03/09 21:03:57   3499] (I)       honorSingleEntryStrong : true
[03/09 21:03:57   3499] (I)       handleViaSpacingRule   : false
[03/09 21:03:57   3499] (I)       PDConstraint           : none
[03/09 21:03:57   3499] (I)       expBetterNDRHandling   : false
[03/09 21:03:57   3499] [NR-eagl] honorClockSpecNDR      : 0
[03/09 21:03:57   3499] (I)       routingEffortLevel     : 3
[03/09 21:03:57   3499] [NR-eagl] minRouteLayer          : 2
[03/09 21:03:57   3499] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 21:03:57   3499] (I)       numRowsPerGCell        : 1
[03/09 21:03:57   3499] (I)       speedUpLargeDesign     : 0
[03/09 21:03:57   3499] (I)       speedUpBlkViolationClean: 0
[03/09 21:03:57   3499] (I)       multiThreadingTA       : 0
[03/09 21:03:57   3499] (I)       blockedPinEscape       : 1
[03/09 21:03:57   3499] (I)       blkAwareLayerSwitching : 0
[03/09 21:03:57   3499] (I)       betterClockWireModeling: 1
[03/09 21:03:57   3499] (I)       punchThroughDistance   : 500.00
[03/09 21:03:57   3499] (I)       scenicBound            : 1.15
[03/09 21:03:57   3499] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 21:03:57   3499] (I)       source-to-sink ratio   : 0.00
[03/09 21:03:57   3499] (I)       targetCongestionRatioH : 1.00
[03/09 21:03:57   3499] (I)       targetCongestionRatioV : 1.00
[03/09 21:03:57   3499] (I)       layerCongestionRatio   : 0.70
[03/09 21:03:57   3499] (I)       m1CongestionRatio      : 0.10
[03/09 21:03:57   3499] (I)       m2m3CongestionRatio    : 0.70
[03/09 21:03:57   3499] (I)       localRouteEffort       : 1.00
[03/09 21:03:57   3499] (I)       numSitesBlockedByOneVia: 8.00
[03/09 21:03:57   3499] (I)       supplyScaleFactorH     : 1.00
[03/09 21:03:57   3499] (I)       supplyScaleFactorV     : 1.00
[03/09 21:03:57   3499] (I)       highlight3DOverflowFactor: 0.00
[03/09 21:03:57   3499] (I)       doubleCutViaModelingRatio: 0.00
[03/09 21:03:57   3499] (I)       blockTrack             : 
[03/09 21:03:57   3499] (I)       readTROption           : true
[03/09 21:03:57   3499] (I)       extraSpacingBothSide   : false
[03/09 21:03:57   3499] [NR-eagl] numTracksPerClockWire  : 0
[03/09 21:03:57   3499] (I)       routeSelectedNetsOnly  : false
[03/09 21:03:57   3499] (I)       before initializing RouteDB syMemory usage = 1340.5 MB
[03/09 21:03:57   3499] (I)       starting read tracks
[03/09 21:03:57   3499] (I)       build grid graph
[03/09 21:03:57   3499] (I)       build grid graph start
[03/09 21:03:57   3499] [NR-eagl] Layer1 has no routable track
[03/09 21:03:57   3499] [NR-eagl] Layer2 has single uniform track structure
[03/09 21:03:57   3499] [NR-eagl] Layer3 has single uniform track structure
[03/09 21:03:57   3499] [NR-eagl] Layer4 has single uniform track structure
[03/09 21:03:57   3499] [NR-eagl] Layer5 has single uniform track structure
[03/09 21:03:57   3499] [NR-eagl] Layer6 has single uniform track structure
[03/09 21:03:57   3499] [NR-eagl] Layer7 has single uniform track structure
[03/09 21:03:57   3499] [NR-eagl] Layer8 has single uniform track structure
[03/09 21:03:57   3499] (I)       build grid graph end
[03/09 21:03:57   3499] (I)       Layer1   numNetMinLayer=33104
[03/09 21:03:57   3499] (I)       Layer2   numNetMinLayer=0
[03/09 21:03:57   3499] (I)       Layer3   numNetMinLayer=96
[03/09 21:03:57   3499] (I)       Layer4   numNetMinLayer=0
[03/09 21:03:57   3499] (I)       Layer5   numNetMinLayer=0
[03/09 21:03:57   3499] (I)       Layer6   numNetMinLayer=0
[03/09 21:03:57   3499] (I)       Layer7   numNetMinLayer=327
[03/09 21:03:57   3499] (I)       Layer8   numNetMinLayer=0
[03/09 21:03:57   3499] (I)       numViaLayers=7
[03/09 21:03:57   3499] (I)       end build via table
[03/09 21:03:57   3499] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 21:03:57   3499] [NR-eagl] numPreroutedNet = 96  numPreroutedWires = 15626
[03/09 21:03:57   3499] (I)       readDataFromPlaceDB
[03/09 21:03:57   3499] (I)       Read net information..
[03/09 21:03:57   3499] [NR-eagl] Read numTotalNets=33527  numIgnoredNets=96
[03/09 21:03:57   3499] (I)       Read testcase time = 0.010 seconds
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] (I)       totalPins=105345  totalGlobalPin=101239 (96.10%)
[03/09 21:03:57   3499] (I)       Model blockage into capacity
[03/09 21:03:57   3499] (I)       Read numBlocks=17660  numPreroutedWires=15626  numCapScreens=0
[03/09 21:03:57   3499] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 21:03:57   3499] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 21:03:57   3499] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 21:03:57   3499] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 21:03:57   3499] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 21:03:57   3499] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 21:03:57   3499] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 21:03:57   3499] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 21:03:57   3499] (I)       Modeling time = 0.040 seconds
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] (I)       Number of ignored nets = 96
[03/09 21:03:57   3499] (I)       Number of fixed nets = 96.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Number of clock nets = 96.  Ignored: No
[03/09 21:03:57   3499] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 21:03:57   3499] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 21:03:57   3499] (I)       Before initializing earlyGlobalRoute syMemory usage = 1345.8 MB
[03/09 21:03:57   3499] (I)       Layer1  viaCost=300.00
[03/09 21:03:57   3499] (I)       Layer2  viaCost=100.00
[03/09 21:03:57   3499] (I)       Layer3  viaCost=100.00
[03/09 21:03:57   3499] (I)       Layer4  viaCost=100.00
[03/09 21:03:57   3499] (I)       Layer5  viaCost=100.00
[03/09 21:03:57   3499] (I)       Layer6  viaCost=200.00
[03/09 21:03:57   3499] (I)       Layer7  viaCost=100.00
[03/09 21:03:57   3499] (I)       ---------------------Grid Graph Info--------------------
[03/09 21:03:57   3499] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 21:03:57   3499] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 21:03:57   3499] (I)       Site Width          :   400  (dbu)
[03/09 21:03:57   3499] (I)       Row Height          :  3600  (dbu)
[03/09 21:03:57   3499] (I)       GCell Width         :  3600  (dbu)
[03/09 21:03:57   3499] (I)       GCell Height        :  3600  (dbu)
[03/09 21:03:57   3499] (I)       grid                :   266   265     8
[03/09 21:03:57   3499] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 21:03:57   3499] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 21:03:57   3499] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 21:03:57   3499] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 21:03:57   3499] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 21:03:57   3499] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 21:03:57   3499] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 21:03:57   3499] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 21:03:57   3499] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 21:03:57   3499] (I)       --------------------------------------------------------
[03/09 21:03:57   3499] 
[03/09 21:03:57   3499] [NR-eagl] ============ Routing rule table ============
[03/09 21:03:57   3499] [NR-eagl] Rule id 0. Nets 0 
[03/09 21:03:57   3499] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/09 21:03:57   3499] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/09 21:03:57   3499] [NR-eagl] Rule id 1. Nets 33431 
[03/09 21:03:57   3499] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 21:03:57   3499] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 21:03:57   3499] [NR-eagl] ========================================
[03/09 21:03:57   3499] [NR-eagl] 
[03/09 21:03:57   3499] (I)       After initializing earlyGlobalRoute syMemory usage = 1345.8 MB
[03/09 21:03:57   3499] (I)       Loading and dumping file time : 0.36 seconds
[03/09 21:03:57   3499] (I)       free getNanoCongMap()->getMpool()
[03/09 21:03:57   3499] (I)       ============= Initialization =============
[03/09 21:03:57   3499] (I)       total 2D Cap : 317271 = (158536 H, 158735 V)
[03/09 21:03:57   3499] [NR-eagl] Layer group 1: route 327 net(s) in layer range [7, 8]
[03/09 21:03:57   3499] (I)       ============  Phase 1a Route ============
[03/09 21:03:57   3499] (I)       Phase 1a runs 0.01 seconds
[03/09 21:03:57   3499] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 21:03:57   3499] (I)       Usage: 16805 = (7950 H, 8855 V) = (5.01% H, 5.58% V) = (1.431e+04um H, 1.594e+04um V)
[03/09 21:03:57   3499] (I)       
[03/09 21:03:57   3499] (I)       ============  Phase 1b Route ============
[03/09 21:03:57   3499] (I)       Phase 1b runs 0.00 seconds
[03/09 21:03:57   3499] (I)       Usage: 16809 = (7950 H, 8859 V) = (5.01% H, 5.58% V) = (1.431e+04um H, 1.595e+04um V)
[03/09 21:03:57   3499] (I)       
[03/09 21:03:57   3499] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 3.025620e+04um
[03/09 21:03:57   3499] (I)       ============  Phase 1c Route ============
[03/09 21:03:57   3499] (I)       Level2 Grid: 54 x 53
[03/09 21:03:57   3499] (I)       Phase 1c runs 0.00 seconds
[03/09 21:03:57   3499] (I)       Usage: 16809 = (7950 H, 8859 V) = (5.01% H, 5.58% V) = (1.431e+04um H, 1.595e+04um V)
[03/09 21:03:57   3499] (I)       
[03/09 21:03:57   3499] (I)       ============  Phase 1d Route ============
[03/09 21:03:57   3499] (I)       Phase 1d runs 0.00 seconds
[03/09 21:03:57   3499] (I)       Usage: 16818 = (7953 H, 8865 V) = (5.02% H, 5.58% V) = (1.432e+04um H, 1.596e+04um V)
[03/09 21:03:57   3499] (I)       
[03/09 21:03:57   3499] (I)       ============  Phase 1e Route ============
[03/09 21:03:57   3499] (I)       Phase 1e runs 0.00 seconds
[03/09 21:03:57   3499] (I)       Usage: 16818 = (7953 H, 8865 V) = (5.02% H, 5.58% V) = (1.432e+04um H, 1.596e+04um V)
[03/09 21:03:57   3499] (I)       
[03/09 21:03:57   3499] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.027240e+04um
[03/09 21:03:57   3499] [NR-eagl] 
[03/09 21:03:57   3499] (I)       dpBasedLA: time=0.00  totalOF=2145  totalVia=19471  totalWL=16818  total(Via+WL)=36289 
[03/09 21:03:57   3499] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 21:03:57   3499] [NR-eagl] Layer group 2: route 33104 net(s) in layer range [2, 8]
[03/09 21:03:57   3499] (I)       ============  Phase 1a Route ============
[03/09 21:03:57   3500] (I)       Phase 1a runs 0.09 seconds
[03/09 21:03:57   3500] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 21:03:57   3500] (I)       Usage: 327199 = (161190 H, 166009 V) = (11.58% H, 9.24% V) = (2.901e+05um H, 2.988e+05um V)
[03/09 21:03:57   3500] (I)       
[03/09 21:03:57   3500] (I)       ============  Phase 1b Route ============
[03/09 21:03:57   3500] (I)       Phase 1b runs 0.02 seconds
[03/09 21:03:57   3500] (I)       Usage: 327216 = (161198 H, 166018 V) = (11.58% H, 9.24% V) = (2.902e+05um H, 2.988e+05um V)
[03/09 21:03:57   3500] (I)       
[03/09 21:03:57   3500] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.587164e+05um
[03/09 21:03:57   3500] (I)       ============  Phase 1c Route ============
[03/09 21:03:57   3500] (I)       Level2 Grid: 54 x 53
[03/09 21:03:57   3500] (I)       Phase 1c runs 0.01 seconds
[03/09 21:03:57   3500] (I)       Usage: 327216 = (161198 H, 166018 V) = (11.58% H, 9.24% V) = (2.902e+05um H, 2.988e+05um V)
[03/09 21:03:57   3500] (I)       
[03/09 21:03:57   3500] (I)       ============  Phase 1d Route ============
[03/09 21:03:57   3500] (I)       Phase 1d runs 0.03 seconds
[03/09 21:03:57   3500] (I)       Usage: 327229 = (161204 H, 166025 V) = (11.58% H, 9.24% V) = (2.902e+05um H, 2.988e+05um V)
[03/09 21:03:57   3500] (I)       
[03/09 21:03:57   3500] (I)       ============  Phase 1e Route ============
[03/09 21:03:57   3500] (I)       Phase 1e runs 0.00 seconds
[03/09 21:03:57   3500] (I)       Usage: 327229 = (161204 H, 166025 V) = (11.58% H, 9.24% V) = (2.902e+05um H, 2.988e+05um V)
[03/09 21:03:57   3500] (I)       
[03/09 21:03:57   3500] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.587398e+05um
[03/09 21:03:57   3500] [NR-eagl] 
[03/09 21:03:58   3500] (I)       dpBasedLA: time=0.09  totalOF=6490  totalVia=205528  totalWL=310406  total(Via+WL)=515934 
[03/09 21:03:58   3500] (I)       ============  Phase 1l Route ============
[03/09 21:03:58   3500] (I)       Total Global Routing Runtime: 0.44 seconds
[03/09 21:03:58   3500] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 21:03:58   3500] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 21:03:58   3500] (I)       
[03/09 21:03:58   3500] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 21:03:58   3500] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 21:03:58   3500] 
[03/09 21:03:58   3500] ** np local hotspot detection info verbose **
[03/09 21:03:58   3500] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 21:03:58   3500] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 21:03:58   3500] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 21:03:58   3500] 
[03/09 21:03:58   3500] describeCongestion: hCong = 0.00 vCong = 0.00
[03/09 21:03:58   3500] Skipped repairing congestion.
[03/09 21:03:58   3500] (I)       ============= track Assignment ============
[03/09 21:03:58   3500] (I)       extract Global 3D Wires
[03/09 21:03:58   3500] (I)       Extract Global WL : time=0.02
[03/09 21:03:58   3500] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 21:03:58   3500] (I)       Initialization real time=0.01 seconds
[03/09 21:03:58   3500] (I)       Kernel real time=0.36 seconds
[03/09 21:03:58   3500] (I)       End Greedy Track Assignment
[03/09 21:03:58   3500] [NR-eagl] Layer1(M1)(F) length: 1.120000e+01um, number of vias: 110293
[03/09 21:03:58   3500] [NR-eagl] Layer2(M2)(V) length: 1.910271e+05um, number of vias: 151786
[03/09 21:03:58   3500] [NR-eagl] Layer3(M3)(H) length: 2.432415e+05um, number of vias: 18079
[03/09 21:03:58   3500] [NR-eagl] Layer4(M4)(V) length: 8.715007e+04um, number of vias: 8579
[03/09 21:03:58   3500] [NR-eagl] Layer5(M5)(H) length: 5.551498e+04um, number of vias: 5429
[03/09 21:03:58   3500] [NR-eagl] Layer6(M6)(V) length: 2.797633e+04um, number of vias: 2667
[03/09 21:03:58   3500] [NR-eagl] Layer7(M7)(H) length: 1.483580e+04um, number of vias: 2971
[03/09 21:03:58   3500] [NR-eagl] Layer8(M8)(V) length: 1.649900e+04um, number of vias: 0
[03/09 21:03:58   3500] [NR-eagl] Total length: 6.362560e+05um, number of vias: 299804
[03/09 21:03:58   3501] End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
[03/09 21:03:58   3501] 
[03/09 21:03:58   3501] CCOPT: Done with congestion repair using flow wrapper.
[03/09 21:03:58   3501] 
[03/09 21:03:58   3501] #spOpts: N=65 
[03/09 21:03:58   3501] Core basic site is core
[03/09 21:03:58   3501] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:03:58   3501]     Clock implementation routing done.
[03/09 21:03:58   3501]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
[03/09 21:03:58   3501] PreRoute RC Extraction called for design core.
[03/09 21:03:58   3501] RC Extraction called in multi-corner(2) mode.
[03/09 21:03:58   3501] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:03:58   3501] RCMode: PreRoute
[03/09 21:03:58   3501]       RC Corner Indexes            0       1   
[03/09 21:03:58   3501] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:03:58   3501] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:03:58   3501] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:03:58   3501] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:03:58   3501] Shrink Factor                : 1.00000
[03/09 21:03:58   3501] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:03:58   3501] Using capacitance table file ...
[03/09 21:03:58   3501] Updating RC grid for preRoute extraction ...
[03/09 21:03:58   3501] Initializing multi-corner capacitance tables ... 
[03/09 21:03:59   3501] Initializing multi-corner resistance tables ...
[03/09 21:03:59   3501] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1316.035M)
[03/09 21:03:59   3501] 
[03/09 21:03:59   3501]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 21:03:59   3501]     Rebuilding timing graph... 
[03/09 21:03:59   3501]     Rebuilding timing graph done.
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Routing Correlation Report
[03/09 21:04:01   3503]     ==========================
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Top/Trunk Low-Fanout (<=5) Routes:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/09 21:04:01   3503]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Gate Delay           ns          0.056        0.056      1.007       0.000        0.000      1.000      1.000         1.000
[03/09 21:04:01   3503]     S->S Wire Len.       um        255.353      256.500      1.004     212.752      214.285      1.000      1.007         0.993
[03/09 21:04:01   3503]     S->S Wire Res.       Ohm       286.972      288.146      1.004     235.677      237.953      1.000      1.010         0.990
[03/09 21:04:01   3503]     S->S Wire Res./um    Ohm         1.142        1.120      0.981       0.457        0.435      0.981      0.934         1.030
[03/09 21:04:01   3503]     Total Wire Len.      um        296.793      300.733      1.013     261.230      265.294      1.000      1.015         0.985
[03/09 21:04:01   3503]     Trans. Time          ns          0.055        0.056      1.017       0.051        0.052      1.000      1.023         0.977
[03/09 21:04:01   3503]     Wire Cap.            fF         46.711       47.773      1.023      41.024       42.021      1.000      1.024         0.976
[03/09 21:04:01   3503]     Wire Cap./um         fF          0.105        0.106      1.010       0.091        0.092      1.000      1.010         0.990
[03/09 21:04:01   3503]     Wire Delay           ns          0.018        0.018      1.022       0.016        0.016      1.000      1.029         0.972
[03/09 21:04:01   3503]     Wire Skew            ns          0.004        0.004      1.041       0.006        0.006      1.000      1.020         0.981
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Top/Trunk High-Fanout (>5) Routes:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/09 21:04:01   3503]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Gate Delay           ns          0.084        0.085      1.006       0.019        0.019      1.000      1.003         0.997
[03/09 21:04:01   3503]     S->S Wire Len.       um        109.124      110.605      1.014     116.980      117.636      1.000      1.005         0.994
[03/09 21:04:01   3503]     S->S Wire Res.       Ohm       130.650      130.710      1.000     128.591      129.828      0.999      1.009         0.990
[03/09 21:04:01   3503]     S->S Wire Res./um    Ohm         1.431        1.365      0.954       0.468        0.354      0.980      0.742         1.294
[03/09 21:04:01   3503]     Total Wire Len.      um        309.135      314.600      1.018     131.725      133.583      1.000      1.014         0.986
[03/09 21:04:01   3503]     Trans. Time          ns          0.085        0.086      1.008       0.006        0.006      0.995      0.973         1.017
[03/09 21:04:01   3503]     Wire Cap.            fF         49.665       50.760      1.022      20.211       20.785      1.000      1.028         0.972
[03/09 21:04:01   3503]     Wire Cap./um         fF          0.162        0.162      1.002       0.004        0.003      0.920      0.624         1.358
[03/09 21:04:01   3503]     Wire Delay           ns          0.006        0.006      1.010       0.009        0.009      1.000      1.021         0.978
[03/09 21:04:01   3503]     Wire Skew            ns          0.005        0.005      1.041       0.003        0.003      0.994      1.045         0.945
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Leaf Routes:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/09 21:04:01   3503]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Gate Delay           ns          0.097        0.096      0.992      0.005         0.005      0.969      1.033         0.910
[03/09 21:04:01   3503]     S->S Wire Len.       um         40.489       51.422      1.270     20.530        25.640      0.830      1.036         0.664
[03/09 21:04:01   3503]     S->S Wire Res.       Ohm        65.411       74.290      1.136     28.709        33.990      0.810      0.959         0.684
[03/09 21:04:01   3503]     S->S Wire Res./um    Ohm         1.719        1.508      0.877      0.352         0.209      0.798      0.473         1.344
[03/09 21:04:01   3503]     Total Wire Len.      um        262.701      274.148      1.044     58.445        60.883      0.985      1.026         0.945
[03/09 21:04:01   3503]     Trans. Time          ns          0.090        0.091      1.007      0.007         0.008      0.981      1.020         0.943
[03/09 21:04:01   3503]     Wire Cap.            fF         50.047       49.533      0.990     11.672        11.339      0.990      0.961         1.019
[03/09 21:04:01   3503]     Wire Cap./um         fF          0.190        0.180      0.949      0.007         0.004      0.885      0.530         1.476
[03/09 21:04:01   3503]     Wire Delay           ns          0.003        0.005      1.424      0.002         0.002      0.657      0.959         0.450
[03/09 21:04:01   3503]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Route Sink Pin                                                                    Difference (%)
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1711f/I                                33.333
[03/09 21:04:01   3503]     CTS_ccl_BUF_CLOCK_NODE_UID_A17121/I                                                   16.667
[03/09 21:04:01   3503]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17120/I                                12.500
[03/09 21:04:01   3503]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A170b2/I                                -2.812
[03/09 21:04:01   3503]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A170a3/I        -2.744
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -----------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/09 21:04:01   3503]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/09 21:04:01   3503]     -----------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                             0.000um      0.200um        1.599         0.282         0.451
[03/09 21:04:01   3503]     M3                           730.388um    739.600um        1.599         0.282         0.451
[03/09 21:04:01   3503]     M4                           159.990um    162.400um        1.599         0.282         0.451
[03/09 21:04:01   3503]     Preferred Layer Adherence    100.000%      99.978%           -             -             -
[03/09 21:04:01   3503]     -----------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Transition Time Violating Nets (Top/Trunk Low-Fanout Routes)
[03/09 21:04:01   3503]     ============================================================
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Net: mac_array_instance/CTS_58:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 21:04:01   3503]                          Length        Via Count     Length        Via Count
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                     0.000um       6             0.000um          6
[03/09 21:04:01   3503]     M3                   389.092um       6           396.800um          6
[03/09 21:04:01   3503]     M4                   102.750um       9           104.800um          9
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Totals               491.000um      21           500.000um         21
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Quantity             Pre-Route     Post-Route        -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/09 21:04:01   3503]     S->WS Trans. Time      0.103ns       0.105ns         -             -
[03/09 21:04:01   3503]     S->WS Wire Len.      465.645um     470.800um         -             -
[03/09 21:04:01   3503]     S->WS Wire Res.      521.891Ohm    529.753Ohm        -             -
[03/09 21:04:01   3503]     Wire Cap.             76.887fF      79.015fF         -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Pre-route worst sink:
[03/09 21:04:01   3503]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
[03/09 21:04:01   3503]     70a3/I.
[03/09 21:04:01   3503]     Post-route worst sink:
[03/09 21:04:01   3503]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
[03/09 21:04:01   3503]     70a3/I.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Driver instance: mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1711f.
[03/09 21:04:01   3503]     Driver fanout: 5.
[03/09 21:04:01   3503]     Driver cell: CKBD12.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -----------------------------------------------------
[03/09 21:04:01   3503]     Route Sink Pin                         Difference (%)
[03/09 21:04:01   3503]     -----------------------------------------------------
[03/09 21:04:01   3503]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f80/I        40.000
[03/09 21:04:01   3503]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f92/I        33.333
[03/09 21:04:01   3503]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f66/I        25.000
[03/09 21:04:01   3503]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f93/I        22.222
[03/09 21:04:01   3503]     CTS_ccl_BUF_CLOCK_NODE_UID_A16f6e/I        20.000
[03/09 21:04:01   3503]     -----------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/09 21:04:01   3503]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                              0.000um      11.800um       1.599         0.282         0.451
[03/09 21:04:01   3503]     M3                           1563.860um    1611.800um       1.599         0.282         0.451
[03/09 21:04:01   3503]     M4                           1527.490um    1522.400um       1.599         0.282         0.451
[03/09 21:04:01   3503]     Preferred Layer Adherence     100.000%       99.625%          -             -             -
[03/09 21:04:01   3503]     ------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     No transition time violation increases to report
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Top Wire Delay Differences (Leaf routes):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ----------------------------------------------------------------------
[03/09 21:04:01   3503]     Route Sink Pin                                          Difference (%)
[03/09 21:04:01   3503]     ----------------------------------------------------------------------
[03/09 21:04:01   3503]     psum_mem_instance/memory2_reg_87_/CP                      -2120.000
[03/09 21:04:01   3503]     psum_mem_instance/memory1_reg_98_/CP                      -1750.000
[03/09 21:04:01   3503]     ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/CP          -1280.000
[03/09 21:04:01   3503]     ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CP      -1083.333
[03/09 21:04:01   3503]     ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/CP          -1066.667
[03/09 21:04:01   3503]     ----------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Clock Tree Layer Assignment (Leaf Routes):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     --------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/09 21:04:01   3503]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/09 21:04:01   3503]     --------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     M1                               0.000um       11.200um       1.787         0.272         0.487
[03/09 21:04:01   3503]     M2                               0.000um     1130.600um       1.599         0.282         0.451
[03/09 21:04:01   3503]     M3                           10731.055um    12830.000um       1.599         0.282         0.451
[03/09 21:04:01   3503]     M4                           11335.810um     9056.600um       1.599         0.282         0.451
[03/09 21:04:01   3503]     Preferred Layer Adherence      100.000%        95.042%          -             -             -
[03/09 21:04:01   3503]     --------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Transition Time Violating Nets (Leaf Routes)
[03/09 21:04:01   3503]     ============================================
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Net: CTS_194:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 21:04:01   3503]                          Length        Via Count     Length        Via Count
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                     0.000um      57            13.800um         56
[03/09 21:04:01   3503]     M3                   125.658um      57           143.000um         54
[03/09 21:04:01   3503]     M4                   115.767um      84            93.400um         49
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Totals               240.000um     198           249.000um        159
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Quantity             Pre-Route     Post-Route        -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     S->WS OverSlew         0.000ns       0.003ns         -             -
[03/09 21:04:01   3503]     S->WS Trans. Time      0.105ns       0.108ns         -             -
[03/09 21:04:01   3503]     S->WS Wire Len.       15.315um      36.800um         -             -
[03/09 21:04:01   3503]     S->WS Wire Res.       28.672Ohm     60.310Ohm        -             -
[03/09 21:04:01   3503]     Wire Cap.             44.348fF      45.453fF         -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Pre-route worst sink: kmem_instance/Q_reg_8_/CP.
[03/09 21:04:01   3503]     Post-route worst sink: qmem_instance/memory4_reg_2_/CP.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f7f.
[03/09 21:04:01   3503]     Driver fanout: 56.
[03/09 21:04:01   3503]     Driver cell: CKBD8.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Net: CTS_183:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 21:04:01   3503]                          Length        Via Count     Length        Via Count
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                     0.000um      86            40.400um         86
[03/09 21:04:01   3503]     M3                   133.705um      86           186.000um         86
[03/09 21:04:01   3503]     M4                   174.868um     127           106.600um         55
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Totals               307.000um     299           332.000um        227
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Quantity             Pre-Route     Post-Route        -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/09 21:04:01   3503]     S->WS Trans. Time      0.103ns       0.106ns         -             -
[03/09 21:04:01   3503]     S->WS Wire Len.       41.815um      52.200um         -             -
[03/09 21:04:01   3503]     S->WS Wire Res.       75.519Ohm     77.074Ohm        -             -
[03/09 21:04:01   3503]     Wire Cap.             60.127fF      61.213fF         -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Pre-route worst sink: psum_mem_instance/Q_reg_70_/CP.
[03/09 21:04:01   3503]     Post-route worst sink: psum_mem_instance/Q_reg_70_/CP.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f84.
[03/09 21:04:01   3503]     Driver fanout: 85.
[03/09 21:04:01   3503]     Driver cell: CKBD12.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Net: psum_mem_instance/CTS_43:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 21:04:01   3503]                          Length        Via Count     Length        Via Count
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                     0.000um      85            14.800um         84
[03/09 21:04:01   3503]     M3                   150.697um      85           193.200um         81
[03/09 21:04:01   3503]     M4                   172.773um     117           141.600um         73
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Totals               322.000um     287           348.000um        238
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Quantity             Pre-Route     Post-Route        -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/09 21:04:01   3503]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/09 21:04:01   3503]     S->WS Wire Len.       35.500um      44.000um         -             -
[03/09 21:04:01   3503]     S->WS Wire Res.       56.645Ohm     59.147Ohm        -             -
[03/09 21:04:01   3503]     Wire Cap.             64.216fF      64.385fF         -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Pre-route worst sink: psum_mem_instance/memory4_reg_44_/CP.
[03/09 21:04:01   3503]     Post-route worst sink: psum_mem_instance/memory4_reg_44_/CP.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Driver instance: psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f91.
[03/09 21:04:01   3503]     Driver fanout: 84.
[03/09 21:04:01   3503]     Driver cell: CKBD12.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Net: mac_array_instance/col_idx_1__mac_col_inst/CTS_8:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 21:04:01   3503]                          Length        Via Count     Length        Via Count
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     M2                     0.000um      33             4.400um         33
[03/09 21:04:01   3503]     M3                    63.947um      33            73.000um         32
[03/09 21:04:01   3503]     M4                    88.295um      41            83.000um         36
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Totals               151.000um     107           160.000um        101
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Quantity             Pre-Route     Post-Route        -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/09 21:04:01   3503]     S->WS Trans. Time      0.103ns       0.106ns         -             -
[03/09 21:04:01   3503]     S->WS Wire Len.       61.610um      52.200um         -             -
[03/09 21:04:01   3503]     S->WS Wire Res.       91.067Ohm     77.074Ohm        -             -
[03/09 21:04:01   3503]     Wire Cap.             27.492fF      28.888fF         -             -
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Pre-route worst sink:
[03/09 21:04:01   3503]     mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP.
[03/09 21:04:01   3503]     Post-route worst sink:
[03/09 21:04:01   3503]     mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     Driver instance:
[03/09 21:04:01   3503]     mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
[03/09 21:04:01   3503]     70ba.
[03/09 21:04:01   3503]     Driver fanout: 32.
[03/09 21:04:01   3503]     Driver cell: CKBD6.
[03/09 21:04:01   3503]     -------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Via Selection for Estimated Routes (rule default):
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     ----------------------------------------------------------------
[03/09 21:04:01   3503]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/09 21:04:01   3503]     Range                    (Ohm)    (fF)     (fs)     Only
[03/09 21:04:01   3503]     ----------------------------------------------------------------
[03/09 21:04:01   3503]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/09 21:04:01   3503]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/09 21:04:01   3503]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/09 21:04:01   3503]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/09 21:04:01   3503]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/09 21:04:01   3503]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/09 21:04:01   3503]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/09 21:04:01   3503]     ----------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Post-Route Via Usage Statistics:
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/09 21:04:01   3503]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/09 21:04:01   3503]                                                             Count                          Count                            Count                 
[03/09 21:04:01   3503]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       7          0%        -        -           -           -        -          -         -
[03/09 21:04:01   3503]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4994         98%       ER        95         90%        ER         -          -         -
[03/09 21:04:01   3503]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      48          1%        -         6          6%          -        -          -         -
[03/09 21:04:01   3503]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      35          1%        -         5          5%          -        -          -         -
[03/09 21:04:01   3503]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4905        100%       ER       107        100%        ER         -          -         -
[03/09 21:04:01   3503]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4487        100%       ER       132        100%        ER         -          -         -
[03/09 21:04:01   3503]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/09 21:04:01   3503]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Tag Key:
[03/09 21:04:01   3503]     	E=Used for route estimates;
[03/09 21:04:01   3503]     	R=Most frequently used by router for this net type and layer transition.
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     
[03/09 21:04:01   3503]     Clock DAG stats after routing clock trees:
[03/09 21:04:01   3503]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:01   3503]       cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
[03/09 21:04:01   3503]       gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
[03/09 21:04:01   3503]       wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:01   3503]       wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:01   3503]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:01   3503]     Clock DAG net violations after routing clock trees:
[03/09 21:04:01   3503]       Transition : {count=5, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/09 21:04:01   3503]     Clock tree state after routing clock trees:
[03/09 21:04:01   3503]       clock_tree clk: worst slew is leaf(0.108),trunk(0.105),top(nil), margined worst slew is leaf(0.108),trunk(0.105),top(nil)
[03/09 21:04:01   3503]       skew_group clk/CON: insertion delay [min=0.358, max=0.404, avg=0.379, sd=0.009], skew [0.045 vs 0.057, 100% {0.358, 0.378, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.051)
[03/09 21:04:01   3503]     Clock network insertion delays are now [0.358ns, 0.404ns] average 0.379ns std.dev 0.009ns
[03/09 21:04:01   3503]     Legalizer reserving space for clock trees... 
[03/09 21:04:01   3503]     Legalizer reserving space for clock trees done.
[03/09 21:04:01   3503]     PostConditioning... 
[03/09 21:04:01   3503]       Update timing... 
[03/09 21:04:01   3503]         Updating timing graph... 
[03/09 21:04:01   3503]           
[03/09 21:04:01   3504] #################################################################################
[03/09 21:04:01   3504] # Design Stage: PreRoute
[03/09 21:04:01   3504] # Design Name: core
[03/09 21:04:01   3504] # Design Mode: 65nm
[03/09 21:04:01   3504] # Analysis Mode: MMMC Non-OCV 
[03/09 21:04:01   3504] # Parasitics Mode: No SPEF/RCDB
[03/09 21:04:01   3504] # Signoff Settings: SI Off 
[03/09 21:04:01   3504] #################################################################################
[03/09 21:04:02   3505] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:04:02   3505] Calculate delays in BcWc mode...
[03/09 21:04:02   3505] Topological Sorting (CPU = 0:00:00.1, MEM = 1380.8M, InitMEM = 1380.8M)
[03/09 21:04:06   3509] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:04:06   3509] End delay calculation. (MEM=1454.7 CPU=0:00:03.9 REAL=0:00:03.0)
[03/09 21:04:06   3509] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1454.7M) ***
[03/09 21:04:06   3509]         Updating timing graph done.
[03/09 21:04:06   3509]         Updating latch analysis... 
[03/09 21:04:07   3509]         Updating latch analysis done.
[03/09 21:04:07   3509]       Update timing done.
[03/09 21:04:07   3509]       Invalidating timing
[03/09 21:04:07   3509]       PostConditioning active optimizations:
[03/09 21:04:07   3509]        - DRV fixing with cell sizing
[03/09 21:04:07   3509]       
[03/09 21:04:07   3509]       Currently running CTS, using active skew data
[03/09 21:04:07   3509]       Rebuilding timing graph... 
[03/09 21:04:07   3509]       Rebuilding timing graph done.
[03/09 21:04:07   3510]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/09 21:04:07   3510]       Rebuilding timing graph   cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:07   3510]       Rebuilding timing graph   cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
[03/09 21:04:07   3510]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
[03/09 21:04:07   3510]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:07   3510]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:07   3510]       Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:07   3510]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/09 21:04:07   3510]       Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/09 21:04:07   3510]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/09 21:04:08   3510]       Clock DAG stats PostConditioning initial state:
[03/09 21:04:08   3510]         cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:08   3510]         cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
[03/09 21:04:08   3510]         gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
[03/09 21:04:08   3510]         wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:08   3510]         wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:08   3510]         sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:08   3510]       Clock DAG net violations PostConditioning initial state:
[03/09 21:04:08   3510]         Transition : {count=5, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/09 21:04:08   3510]       Recomputing CTS skew targets... 
[03/09 21:04:08   3510]         Resolving skew group constraints... 
[03/09 21:04:08   3510]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/09 21:04:08   3510]         Resolving skew group constraints done.
[03/09 21:04:08   3510]       Recomputing CTS skew targets done.
[03/09 21:04:08   3510]       Fixing DRVs... 
[03/09 21:04:08   3510]         Fixing clock tree DRVs: 
[03/09 21:04:08   3510]         Fixing clock tree DRVs: .
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ..
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ...
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% 
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% .
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ..
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ...
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/09 21:04:08   3510]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/09 21:04:08   3511]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/09 21:04:09   3511]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/09 21:04:09   3511]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 21:04:09   3511]         CCOpt-PostConditioning: considered: 96, tested: 96, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
[03/09 21:04:09   3511]         
[03/09 21:04:09   3511]         PRO Statistics: Fix DRVs (cell sizing):
[03/09 21:04:09   3511]         =======================================
[03/09 21:04:09   3511]         
[03/09 21:04:09   3511]         Cell changes by Net Type:
[03/09 21:04:09   3511]         
[03/09 21:04:09   3511]         ------------------------------
[03/09 21:04:09   3511]         Net Type    Attempted    Sized
[03/09 21:04:09   3511]         ------------------------------
[03/09 21:04:09   3511]         top             0          0
[03/09 21:04:09   3511]         trunk           1          1
[03/09 21:04:09   3511]         leaf            4          4
[03/09 21:04:09   3511]         ------------------------------
[03/09 21:04:09   3511]         Total           5          5
[03/09 21:04:09   3511]         ------------------------------
[03/09 21:04:09   3511]         
[03/09 21:04:09   3511]         Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 10.080um^2
[03/09 21:04:09   3511]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/09 21:04:09   3511]         
[03/09 21:04:09   3511]         Clock DAG stats PostConditioning after DRV fixing:
[03/09 21:04:09   3511]           cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:09   3511]           cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
[03/09 21:04:09   3511]           gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
[03/09 21:04:09   3511]           wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:09   3511]           wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:09   3511]           sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:09   3511]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/09 21:04:09   3511]         Clock tree state PostConditioning after DRV fixing:
[03/09 21:04:09   3511]           clock_tree clk: worst slew is leaf(0.104),trunk(0.095),top(nil), margined worst slew is leaf(0.104),trunk(0.095),top(nil)
[03/09 21:04:09   3511]           skew_group clk/CON: insertion delay [min=0.359, max=0.404, avg=0.378, sd=0.008], skew [0.045 vs 0.057, 100% {0.359, 0.377, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.050)
[03/09 21:04:09   3511]         Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
[03/09 21:04:09   3511]       Fixing DRVs done.
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       Slew Diagnostics: After DRV fixing
[03/09 21:04:09   3511]       ==================================
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       Global Causes:
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       -------------------------------------
[03/09 21:04:09   3511]       Cause
[03/09 21:04:09   3511]       -------------------------------------
[03/09 21:04:09   3511]       DRV fixing with buffering is disabled
[03/09 21:04:09   3511]       -------------------------------------
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       Top 5 overslews:
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       ---------------------------------
[03/09 21:04:09   3511]       Overslew    Causes    Driving Pin
[03/09 21:04:09   3511]       ---------------------------------
[03/09 21:04:09   3511]         (empty table)
[03/09 21:04:09   3511]       ---------------------------------
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       Slew Diagnostics Counts:
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       -------------------
[03/09 21:04:09   3511]       Cause    Occurences
[03/09 21:04:09   3511]       -------------------
[03/09 21:04:09   3511]         (empty table)
[03/09 21:04:09   3511]       -------------------
[03/09 21:04:09   3511]       
[03/09 21:04:09   3511]       Reconnecting optimized routes... 
[03/09 21:04:09   3511]       Reconnecting optimized routes done.
[03/09 21:04:09   3511]       Refining placement... 
[03/09 21:04:09   3511] *
[03/09 21:04:09   3511] * Starting clock placement refinement...
[03/09 21:04:09   3511] *
[03/09 21:04:09   3511] * First pass: Refine non-clock instances...
[03/09 21:04:09   3511] *
[03/09 21:04:09   3511] #spOpts: N=65 
[03/09 21:04:09   3511] *** Starting refinePlace (0:58:32 mem=1325.3M) ***
[03/09 21:04:09   3511] Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
[03/09 21:04:09   3511] Starting refinePlace ...
[03/09 21:04:09   3511] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:09   3512] default core: bins with density >  0.75 = 90.8 % ( 614 / 676 )
[03/09 21:04:09   3512] Density distribution unevenness ratio = 0.467%
[03/09 21:04:09   3512]   Spread Effort: high, standalone mode, useDDP on.
[03/09 21:04:09   3512] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1334.1MB) @(0:58:32 - 0:58:32).
[03/09 21:04:09   3512] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:09   3512] wireLenOptFixPriorityInst 0 inst fixed
[03/09 21:04:10   3512] Move report: legalization moves 1642 insts, mean move: 3.03 um, max move: 18.00 um
[03/09 21:04:10   3512] 	Max move on inst (FILLER_14296): (468.40, 222.40) --> (468.40, 240.40)
[03/09 21:04:10   3512] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1334.1MB) @(0:58:32 - 0:58:33).
[03/09 21:04:10   3512] Move report: Detail placement moves 1642 insts, mean move: 3.03 um, max move: 18.00 um
[03/09 21:04:10   3512] 	Max move on inst (FILLER_14296): (468.40, 222.40) --> (468.40, 240.40)
[03/09 21:04:10   3512] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1334.1MB
[03/09 21:04:10   3512] Statistics of distance of Instance movement in refine placement:
[03/09 21:04:10   3512]   maximum (X+Y) =        10.80 um
[03/09 21:04:10   3512]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_11008_0) with max move: (186.6, 265.6) -> (197.4, 265.6)
[03/09 21:04:10   3512]   mean    (X+Y) =         3.44 um
[03/09 21:04:10   3512] Summary Report:
[03/09 21:04:10   3512] Instances move: 132 (out of 26460 movable)
[03/09 21:04:10   3512] Mean displacement: 3.44 um
[03/09 21:04:10   3512] Max displacement: 10.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_11008_0) (186.6, 265.6) -> (197.4, 265.6)
[03/09 21:04:10   3512] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 21:04:10   3512] Total instances moved : 132
[03/09 21:04:10   3512] Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
[03/09 21:04:10   3512] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1334.1MB
[03/09 21:04:10   3512] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1334.1MB) @(0:58:32 - 0:58:33).
[03/09 21:04:10   3512] *** Finished refinePlace (0:58:33 mem=1334.1M) ***
[03/09 21:04:10   3512] *
[03/09 21:04:10   3512] * Second pass: Refine clock instances...
[03/09 21:04:10   3512] *
[03/09 21:04:10   3512] #spOpts: N=65 mergeVia=F 
[03/09 21:04:10   3512] *** Starting refinePlace (0:58:33 mem=1334.1M) ***
[03/09 21:04:10   3512] Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
[03/09 21:04:10   3512] Starting refinePlace ...
[03/09 21:04:10   3513] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:10   3513] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:04:10   3513] Density distribution unevenness ratio = 0.178%
[03/09 21:04:10   3513]   Spread Effort: high, standalone mode, useDDP on.
[03/09 21:04:10   3513] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1339.6MB) @(0:58:33 - 0:58:33).
[03/09 21:04:10   3513] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:10   3513] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 21:04:11   3513] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:11   3513] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1339.6MB) @(0:58:33 - 0:58:34).
[03/09 21:04:11   3513] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:11   3513] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1339.6MB
[03/09 21:04:11   3513] Statistics of distance of Instance movement in refine placement:
[03/09 21:04:11   3513]   maximum (X+Y) =         0.00 um
[03/09 21:04:11   3513]   mean    (X+Y) =         0.00 um
[03/09 21:04:11   3513] Summary Report:
[03/09 21:04:11   3513] Instances move: 0 (out of 31579 movable)
[03/09 21:04:11   3513] Mean displacement: 0.00 um
[03/09 21:04:11   3513] Max displacement: 0.00 um 
[03/09 21:04:11   3513] Total instances moved : 0
[03/09 21:04:11   3513] Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
[03/09 21:04:11   3513] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1339.6MB
[03/09 21:04:11   3513] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1339.6MB) @(0:58:33 - 0:58:34).
[03/09 21:04:11   3513] *** Finished refinePlace (0:58:34 mem=1339.6M) ***
[03/09 21:04:11   3513] *
[03/09 21:04:11   3513] * No clock instances moved during refinement.
[03/09 21:04:11   3513] *
[03/09 21:04:11   3513] * Finished with clock placement refinement.
[03/09 21:04:11   3513] *
[03/09 21:04:11   3513] #spOpts: N=65 
[03/09 21:04:11   3513] 
[03/09 21:04:11   3513]       Refining placement done.
[03/09 21:04:11   3513]       Set dirty flag on 603 insts, 18 nets
[03/09 21:04:11   3513]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
[03/09 21:04:11   3513] PreRoute RC Extraction called for design core.
[03/09 21:04:11   3513] RC Extraction called in multi-corner(2) mode.
[03/09 21:04:11   3513] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:04:11   3513] RCMode: PreRoute
[03/09 21:04:11   3513]       RC Corner Indexes            0       1   
[03/09 21:04:11   3513] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:04:11   3513] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:04:11   3513] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:04:11   3513] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:04:11   3513] Shrink Factor                : 1.00000
[03/09 21:04:11   3513] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:04:11   3513] Using capacitance table file ...
[03/09 21:04:11   3513] Updating RC grid for preRoute extraction ...
[03/09 21:04:11   3513] Initializing multi-corner capacitance tables ... 
[03/09 21:04:11   3514] Initializing multi-corner resistance tables ...
[03/09 21:04:11   3514] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1325.340M)
[03/09 21:04:12   3514] 
[03/09 21:04:12   3514]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 21:04:12   3514]       Rebuilding timing graph... 
[03/09 21:04:12   3515]       Rebuilding timing graph done.
[03/09 21:04:13   3515]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/09 21:04:13   3515]       Rebuilding timing graph   cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:13   3515]       Rebuilding timing graph   cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
[03/09 21:04:13   3515]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
[03/09 21:04:13   3515]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:13   3515]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:13   3515]       Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:13   3515]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/09 21:04:13   3515]     PostConditioning done.
[03/09 21:04:13   3515] Net route status summary:
[03/09 21:04:13   3515]   Clock:        96 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=96)
[03/09 21:04:13   3515]   Non-clock: 33431 (unrouted=0, trialRouted=33431, noStatus=0, routed=0, fixed=0)
[03/09 21:04:13   3515] (Not counting 4295 nets with <2 term connections)
[03/09 21:04:13   3515]     Clock DAG stats after post-conditioning:
[03/09 21:04:13   3515]       cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:13   3515]       cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
[03/09 21:04:13   3515]       gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
[03/09 21:04:13   3515]       wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:13   3515]       wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:13   3515]       sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:13   3515]     Clock DAG net violations after post-conditioning:none
[03/09 21:04:13   3515]     Clock tree state after post-conditioning:
[03/09 21:04:13   3515]       clock_tree clk: worst slew is leaf(0.104),trunk(0.095),top(nil), margined worst slew is leaf(0.104),trunk(0.095),top(nil)
[03/09 21:04:13   3515]       skew_group clk/CON: insertion delay [min=0.359, max=0.404, avg=0.378, sd=0.008], skew [0.045 vs 0.057, 100% {0.359, 0.377, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.050)
[03/09 21:04:13   3516]     Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
[03/09 21:04:13   3516]   Updating netlist done.
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock DAG stats at end of CTS:
[03/09 21:04:13   3516]   ==============================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   -------------------------------
[03/09 21:04:13   3516]   Cell type      Count    Area
[03/09 21:04:13   3516]   -------------------------------
[03/09 21:04:13   3516]   Buffers         95      720.000
[03/09 21:04:13   3516]   Inverters        0        0.000
[03/09 21:04:13   3516]   Clock Gates      0        0.000
[03/09 21:04:13   3516]   Clock Logic      0        0.000
[03/09 21:04:13   3516]   All             95      720.000
[03/09 21:04:13   3516]   -------------------------------
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock DAG wire lengths at end of CTS:
[03/09 21:04:13   3516]   =====================================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   --------------------
[03/09 21:04:13   3516]   Type     Wire Length
[03/09 21:04:13   3516]   --------------------
[03/09 21:04:13   3516]   Top           0.000
[03/09 21:04:13   3516]   Trunk      4048.200
[03/09 21:04:13   3516]   Leaf      23028.400
[03/09 21:04:13   3516]   Total     27076.600
[03/09 21:04:13   3516]   --------------------
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock DAG capacitances at end of CTS:
[03/09 21:04:13   3516]   =====================================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   --------------------------------
[03/09 21:04:13   3516]   Type     Gate     Wire     Total
[03/09 21:04:13   3516]   --------------------------------
[03/09 21:04:13   3516]   Top      0.000    0.000    0.000
[03/09 21:04:13   3516]   Trunk    0.398    0.651    1.049
[03/09 21:04:13   3516]   Leaf     4.580    4.161    8.740
[03/09 21:04:13   3516]   Total    4.977    4.812    9.789
[03/09 21:04:13   3516]   --------------------------------
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock DAG sink capacitances at end of CTS:
[03/09 21:04:13   3516]   ==========================================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   --------------------------------------------------------
[03/09 21:04:13   3516]   Count    Total    Average    Std. Dev.    Min      Max
[03/09 21:04:13   3516]   --------------------------------------------------------
[03/09 21:04:13   3516]   5024     4.580     0.001       0.000      0.001    0.001
[03/09 21:04:13   3516]   --------------------------------------------------------
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock DAG net violations at end of CTS:
[03/09 21:04:13   3516]   =======================================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   None
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock tree summary at end of CTS:
[03/09 21:04:13   3516]   =================================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   -----------------------------------------------------
[03/09 21:04:13   3516]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/09 21:04:13   3516]   -----------------------------------------------------
[03/09 21:04:13   3516]   clock_tree clk         0.095               0.104
[03/09 21:04:13   3516]   -----------------------------------------------------
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Skew group summary at end of CTS:
[03/09 21:04:13   3516]   =================================
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:13   3516]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/09 21:04:13   3516]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:13   3516]   WC:setup.late    clk/CON       0.359     0.404     0.045       0.057         0.018           0.012           0.378        0.008     100% {0.359, 0.377, 0.404}
[03/09 21:04:13   3516]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516]   Found a total of 0 clock tree pins with a slew violation.
[03/09 21:04:13   3516]   
[03/09 21:04:13   3516] Synthesizing clock trees done.
[03/09 21:04:13   3516] Connecting clock gate test enables... 
[03/09 21:04:13   3516] Connecting clock gate test enables done.
[03/09 21:04:13   3516] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/09 21:04:13   3516]  * CCOpt property update_io_latency is false
[03/09 21:04:13   3516] 
[03/09 21:04:13   3516] Setting all clocks to propagated mode.
[03/09 21:04:13   3516] Resetting all latency settings from fanout cone of clock 'clk'
[03/09 21:04:13   3516] Resetting all latency settings from fanout cone of clock 'clk'
[03/09 21:04:14   3517] Clock DAG stats after update timingGraph:
[03/09 21:04:14   3517]   cell counts    : b=95, i=0, cg=0, l=0, total=95
[03/09 21:04:14   3517]   cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
[03/09 21:04:14   3517]   gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
[03/09 21:04:14   3517]   wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
[03/09 21:04:14   3517]   wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
[03/09 21:04:14   3517]   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 21:04:14   3517] Clock DAG net violations after update timingGraph:none
[03/09 21:04:14   3517] Clock tree state after update timingGraph:
[03/09 21:04:14   3517]   clock_tree clk: worst slew is leaf(0.104),trunk(0.095),top(nil), margined worst slew is leaf(0.104),trunk(0.095),top(nil)
[03/09 21:04:14   3517]   skew_group clk/CON: insertion delay [min=0.359, max=0.404, avg=0.378, sd=0.008], skew [0.045 vs 0.057, 100% {0.359, 0.377, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.050)
[03/09 21:04:14   3517] Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
[03/09 21:04:14   3517] Logging CTS constraint violations... 
[03/09 21:04:14   3517]   No violations found.
[03/09 21:04:14   3517] Logging CTS constraint violations done.
[03/09 21:04:14   3517] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 21:04:14   3517] Synthesizing clock trees with CCOpt done.
[03/09 21:04:15   3517] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 21:04:15   3517] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:04:15   3517] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:04:15   3517] -setupDynamicPowerViewAsDefaultView false
[03/09 21:04:15   3517]                                            # bool, default=false, private
[03/09 21:04:15   3517] #spOpts: N=65 
[03/09 21:04:16   3518] #spOpts: N=65 mergeVia=F 
[03/09 21:04:16   3518] GigaOpt running with 1 threads.
[03/09 21:04:16   3518] Info: 1 threads available for lower-level modules during optimization.
[03/09 21:04:16   3518] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 21:04:16   3518] 	Cell FILL1_LL, site bcore.
[03/09 21:04:16   3518] 	Cell FILL_NW_HH, site bcore.
[03/09 21:04:16   3518] 	Cell FILL_NW_LL, site bcore.
[03/09 21:04:16   3518] 	Cell GFILL, site gacore.
[03/09 21:04:16   3518] 	Cell GFILL10, site gacore.
[03/09 21:04:16   3518] 	Cell GFILL2, site gacore.
[03/09 21:04:16   3518] 	Cell GFILL3, site gacore.
[03/09 21:04:16   3518] 	Cell GFILL4, site gacore.
[03/09 21:04:16   3518] 	Cell LVLLHCD1, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHCD2, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHCD4, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHCD8, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHD1, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHD2, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHD4, site bcore.
[03/09 21:04:16   3518] 	Cell LVLLHD8, site bcore.
[03/09 21:04:16   3518] .
[03/09 21:04:17   3520] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1316.7M, totSessionCpu=0:58:40 **
[03/09 21:04:17   3520] *** optDesign -postCTS ***
[03/09 21:04:17   3520] DRC Margin: user margin 0.0; extra margin 0.2
[03/09 21:04:17   3520] Hold Target Slack: user slack 0
[03/09 21:04:17   3520] Setup Target Slack: user slack 0; extra slack 0.1
[03/09 21:04:17   3520] setUsefulSkewMode -noEcoRoute
[03/09 21:04:17   3520] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 21:04:17   3520] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:04:17   3520] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:04:17   3520] -setupDynamicPowerViewAsDefaultView false
[03/09 21:04:17   3520]                                            # bool, default=false, private
[03/09 21:04:17   3520] Start to check current routing status for nets...
[03/09 21:04:17   3520] Using hname+ instead name for net compare
[03/09 21:04:17   3520] All nets are already routed correctly.
[03/09 21:04:17   3520] End to check current routing status for nets (mem=1316.7M)
[03/09 21:04:17   3520] ** Profile ** Start :  cpu=0:00:00.0, mem=1316.7M
[03/09 21:04:17   3520] ** Profile ** Other data :  cpu=0:00:00.1, mem=1316.7M
[03/09 21:04:18   3520] #################################################################################
[03/09 21:04:18   3520] # Design Stage: PreRoute
[03/09 21:04:18   3520] # Design Name: core
[03/09 21:04:18   3520] # Design Mode: 65nm
[03/09 21:04:18   3520] # Analysis Mode: MMMC Non-OCV 
[03/09 21:04:18   3520] # Parasitics Mode: No SPEF/RCDB
[03/09 21:04:18   3520] # Signoff Settings: SI Off 
[03/09 21:04:18   3520] #################################################################################
[03/09 21:04:18   3520] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:04:18   3520] Calculate delays in BcWc mode...
[03/09 21:04:18   3520] Topological Sorting (CPU = 0:00:00.1, MEM = 1319.5M, InitMEM = 1314.7M)
[03/09 21:04:22   3524] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:04:22   3524] End delay calculation. (MEM=1391.41 CPU=0:00:03.8 REAL=0:00:04.0)
[03/09 21:04:22   3524] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1391.4M) ***
[03/09 21:04:22   3525] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:58:45 mem=1391.4M)
[03/09 21:04:22   3525] ** Profile ** Overall slacks :  cpu=0:00:04.9, mem=1391.4M
[03/09 21:04:23   3526] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1391.4M
[03/09 21:04:23   3526] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.650  |
|           TNS (ns):|-555.776 |
|    Violating Paths:|  1236   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.259%
       (98.956% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1391.4M
[03/09 21:04:23   3526] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1331.4M, totSessionCpu=0:58:46 **
[03/09 21:04:23   3526] ** INFO : this run is activating low effort ccoptDesign flow
[03/09 21:04:23   3526] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:04:23   3526] #spOpts: N=65 mergeVia=F 
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526] Type 'man IMPOPT-3663' for more detail.
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526] Power view               = WC_VIEW
[03/09 21:04:23   3526] Number of VT partitions  = 2
[03/09 21:04:23   3526] Standard cells in design = 811
[03/09 21:04:23   3526] Instances in design      = 31579
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526] Instance distribution across the VT partitions:
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526]  LVT : inst = 14917 (47.2%), cells = 335 (41%)
[03/09 21:04:23   3526]    Lib tcbn65gpluswc        : inst = 14917 (47.2%)
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526]  HVT : inst = 16662 (52.8%), cells = 457 (56%)
[03/09 21:04:23   3526]    Lib tcbn65gpluswc        : inst = 16662 (52.8%)
[03/09 21:04:23   3526] 
[03/09 21:04:23   3526] Reporting took 0 sec
[03/09 21:04:24   3527] *** Starting optimizing excluded clock nets MEM= 1331.4M) ***
[03/09 21:04:24   3527] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1331.4M) ***
[03/09 21:04:24   3527] *** Starting optimizing excluded clock nets MEM= 1331.4M) ***
[03/09 21:04:24   3527] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1331.4M) ***
[03/09 21:04:24   3527] Include MVT Delays for Hold Opt
[03/09 21:04:25   3528] *** Timing NOT met, worst failing slack is -0.650
[03/09 21:04:25   3528] *** Check timing (0:00:00.0)
[03/09 21:04:25   3528] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:04:25   3528] optDesignOneStep: Leakage Power Flow
[03/09 21:04:25   3528] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:04:25   3528] Begin: GigaOpt Optimization in TNS mode
[03/09 21:04:25   3528] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:04:25   3528] Info: 96 clock nets excluded from IPO operation.
[03/09 21:04:25   3528] PhyDesignGrid: maxLocalDensity 0.95
[03/09 21:04:25   3528] #spOpts: N=65 
[03/09 21:04:30   3533] *info: 96 clock nets excluded
[03/09 21:04:30   3533] *info: 2 special nets excluded.
[03/09 21:04:30   3533] *info: 257 no-driver nets excluded.
[03/09 21:04:30   3533] *info: 96 nets with fixed/cover wires excluded.
[03/09 21:04:31   3534] Effort level <high> specified for reg2reg path_group
[03/09 21:04:33   3536] ** GigaOpt Optimizer WNS Slack -0.650 TNS Slack -555.775 Density 98.96
[03/09 21:04:33   3536] Optimizer TNS Opt
[03/09 21:04:33   3536] Active Path Group: reg2reg  
[03/09 21:04:33   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:04:33   3536] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:04:33   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:04:33   3536] |  -0.650|   -0.650|-555.775| -555.775|    98.96%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 21:04:36   3539] |  -0.641|   -0.641|-554.101| -554.101|    98.95%|   0:00:03.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_/D   |
[03/09 21:04:38   3540] |  -0.641|   -0.641|-554.094| -554.094|    98.95%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D   |
[03/09 21:04:40   3543] |  -0.641|   -0.641|-554.015| -554.015|    98.95%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D   |
[03/09 21:04:41   3544] |  -0.641|   -0.641|-553.910| -553.910|    98.95%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/09 21:04:41   3544] |  -0.641|   -0.641|-553.816| -553.816|    98.95%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
[03/09 21:04:43   3545] |  -0.641|   -0.641|-553.817| -553.817|    98.95%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/09 21:04:43   3546] |  -0.641|   -0.641|-553.817| -553.817|    98.95%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/09 21:04:44   3547] |  -0.641|   -0.641|-553.817| -553.817|    98.95%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_125_/D               |
[03/09 21:04:45   3548] |  -0.641|   -0.641|-553.697| -553.697|    98.95%|   0:00:01.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D    |
[03/09 21:04:45   3548] |  -0.641|   -0.641|-553.549| -553.549|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D    |
[03/09 21:04:45   3548] |  -0.641|   -0.641|-553.518| -553.518|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/09 21:04:45   3548] |  -0.641|   -0.641|-553.503| -553.503|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D    |
[03/09 21:04:46   3548] |  -0.641|   -0.641|-553.473| -553.473|    98.95%|   0:00:01.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/09 21:04:46   3549] |  -0.641|   -0.641|-553.473| -553.473|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 21:04:46   3549] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:04:46   3549] 
[03/09 21:04:46   3549] *** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:13.0 mem=1572.6M) ***
[03/09 21:04:46   3549] 
[03/09 21:04:46   3549] *** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:13.0 mem=1572.6M) ***
[03/09 21:04:46   3549] ** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -553.473 Density 98.95
[03/09 21:04:46   3549] *** Starting refinePlace (0:59:09 mem=1588.6M) ***
[03/09 21:04:46   3549] Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
[03/09 21:04:46   3549] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:04:46   3549] Density distribution unevenness ratio = 0.359%
[03/09 21:04:46   3549] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1588.6MB) @(0:59:10 - 0:59:10).
[03/09 21:04:46   3549] Starting refinePlace ...
[03/09 21:04:46   3549] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:46   3549] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:04:46   3549] Density distribution unevenness ratio = 0.346%
[03/09 21:04:47   3549]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 21:04:47   3549] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1588.6MB) @(0:59:10 - 0:59:10).
[03/09 21:04:47   3549] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:47   3549] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 21:04:47   3550] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:47   3550] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1588.6MB) @(0:59:10 - 0:59:10).
[03/09 21:04:47   3550] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:04:47   3550] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1588.6MB
[03/09 21:04:47   3550] Statistics of distance of Instance movement in refine placement:
[03/09 21:04:47   3550]   maximum (X+Y) =         0.00 um
[03/09 21:04:47   3550]   mean    (X+Y) =         0.00 um
[03/09 21:04:47   3550] Summary Report:
[03/09 21:04:47   3550] Instances move: 0 (out of 31478 movable)
[03/09 21:04:47   3550] Mean displacement: 0.00 um
[03/09 21:04:47   3550] Max displacement: 0.00 um 
[03/09 21:04:47   3550] Total instances moved : 0
[03/09 21:04:47   3550] Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
[03/09 21:04:47   3550] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1588.6MB
[03/09 21:04:47   3550] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1588.6MB) @(0:59:09 - 0:59:10).
[03/09 21:04:47   3550] *** Finished refinePlace (0:59:10 mem=1588.6M) ***
[03/09 21:04:47   3550] Finished re-routing un-routed nets (0:00:00.0 1588.6M)
[03/09 21:04:47   3550] 
[03/09 21:04:47   3550] 
[03/09 21:04:47   3550] Density : 0.9895
[03/09 21:04:47   3550] Max route overflow : 0.0000
[03/09 21:04:47   3550] 
[03/09 21:04:47   3550] 
[03/09 21:04:47   3550] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1588.6M) ***
[03/09 21:04:48   3550] ** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -553.473 Density 98.95
[03/09 21:04:48   3550] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:04:48   3550] Layer 3 has 96 constrained nets 
[03/09 21:04:48   3550] Layer 7 has 326 constrained nets 
[03/09 21:04:48   3550] **** End NDR-Layer Usage Statistics ****
[03/09 21:04:48   3550] 
[03/09 21:04:48   3550] *** Finish post-CTS Setup Fixing (cpu=0:00:16.6 real=0:00:17.0 mem=1588.6M) ***
[03/09 21:04:48   3550] 
[03/09 21:04:48   3551] End: GigaOpt Optimization in TNS mode
[03/09 21:04:48   3551] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:04:48   3551] optDesignOneStep: Leakage Power Flow
[03/09 21:04:48   3551] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:04:48   3551] Begin: GigaOpt Optimization in WNS mode
[03/09 21:04:48   3551] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:04:48   3551] Info: 96 clock nets excluded from IPO operation.
[03/09 21:04:48   3551] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:04:48   3551] #spOpts: N=65 
[03/09 21:04:51   3554] *info: 96 clock nets excluded
[03/09 21:04:51   3554] *info: 2 special nets excluded.
[03/09 21:04:51   3554] *info: 257 no-driver nets excluded.
[03/09 21:04:51   3554] *info: 96 nets with fixed/cover wires excluded.
[03/09 21:04:52   3555] ** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -553.473 Density 98.95
[03/09 21:04:52   3555] Optimizer WNS Pass 0
[03/09 21:04:53   3556] Active Path Group: reg2reg  
[03/09 21:04:53   3556] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:04:53   3556] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:04:53   3556] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:04:53   3556] |  -0.641|   -0.641|-553.473| -553.473|    98.95%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 21:04:54   3557] |  -0.630|   -0.630|-552.908| -552.908|    98.94%|   0:00:01.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_/D   |
[03/09 21:04:58   3560] |  -0.626|   -0.626|-552.813| -552.813|    98.94%|   0:00:04.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/D   |
[03/09 21:04:59   3562] |  -0.626|   -0.626|-552.756| -552.756|    98.94%|   0:00:01.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/D   |
[03/09 21:04:59   3562] |  -0.626|   -0.626|-551.959| -551.959|    98.94%|   0:00:00.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/D   |
[03/09 21:05:02   3565] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:02   3565] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:05:02   3565]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:05:02   3565] #################################################################################
[03/09 21:05:02   3565] # Design Stage: PreRoute
[03/09 21:05:02   3565] # Design Name: core
[03/09 21:05:02   3565] # Design Mode: 65nm
[03/09 21:05:02   3565] # Analysis Mode: MMMC Non-OCV 
[03/09 21:05:02   3565] # Parasitics Mode: No SPEF/RCDB
[03/09 21:05:02   3565] # Signoff Settings: SI Off 
[03/09 21:05:02   3565] #################################################################################
[03/09 21:05:02   3565] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:05:02   3565] Calculate delays in BcWc mode...
[03/09 21:05:02   3565] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 21:05:02   3565] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:05:02   3565] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:05:02   3565] End delay calculation. (MEM=6.27734 CPU=0:00:03.7 REAL=0:00:04.0)
[03/09 21:05:02   3565] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 6.3M) ***
[03/09 21:05:02   3565] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.054 } { 0 } { 5278 } } } }
[03/09 21:05:09   3571]  
_______________________________________________________________________
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5275_CTS_201 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5276_CTS_185 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5277_CTS_184 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5278_CTS_201 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5279_CTS_202 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5280_CTS_177 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5281_CTS_169 (CKBD8)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5282_CTS_4 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5283_CTS_173 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5284_CTS_195 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5285_CTS_200 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5286_CTS_185 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5287_CTS_183 (CKBD16)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5288_CTS_191 (CKBD16)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5289_CTS_200 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5290_CTS_189 (CKBD6)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC5291_CTS_4 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5292_CTS_4 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5293_CTS_10 (CKBD8)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5294_CTS_182 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5295_CTS_169 (CKBD8)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5296_CTS_191 (CKBD16)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5297_CTS_8 (CKBD8)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5298_CTS_11 (CKBD8)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5299_CTS_179 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5300_CTS_7 (CKBD8)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5301_CTS_202 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5302_CTS_162 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5303_CTS_174 (CKBD16)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5304_CTS_183 (CKBD16)
[03/09 21:05:15   3578] skewClock has inserted mac_array_instance/FE_USKC5305_CTS_56 (CKBD16)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5306_CTS_184 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5307_CTS_167 (BUFFD12)
[03/09 21:05:15   3578] skewClock has inserted FE_USKC5308_CTS_181 (BUFFD12)
[03/09 21:05:15   3578] skewClock sized 0 and inserted 34 insts
[03/09 21:05:17   3579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:17   3579] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:05:17   3579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:18   3580] |  -0.462|   -0.462|-423.247| -426.214|    98.94%|   0:00:19.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_/D   |
[03/09 21:05:19   3581] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:25   3587] skewClock has sized CTS_ccl_BUF_clk_G0_L3_6 (CKBD3)
[03/09 21:05:25   3587] skewClock has sized CTS_ccl_BUF_clk_G0_L4_56 (CKBD3)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5309_CTS_201 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5310_CTS_201 (BUFFD6)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5311_CTS_201 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5312_CTS_166 (CKBD2)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5313_CTS_169 (BUFFD4)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5314_CTS_193 (CKBD16)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5315_CTS_176 (CKBD2)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5316_CTS_177 (BUFFD6)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5317_CTS_189 (CKBD6)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5318_CTS_187 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5319_CTS_185 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5320_CTS_185 (BUFFD6)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5321_CTS_185 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5322_CTS_184 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5323_CTS_184 (CKBD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5324_CTS_184 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5325_CTS_195 (CKBD1)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5326_CTS_185 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5327_CTS_185 (CKBD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5328_CTS_185 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5329_CTS_189 (CKBD6)
[03/09 21:05:25   3587] skewClock has inserted mac_array_instance/FE_USKC5330_CTS_61 (CKBD16)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC5331_CTS_4 (BUFFD6)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC5332_CTS_4 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5333_CTS_182 (CKBD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5334_CTS_182 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5335_CTS_10 (BUFFD6)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5336_CTS_10 (CKBD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5337_CTS_191 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5338_CTS_191 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted FE_USKC5339_CTS_191 (CKBD16)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5340_CTS_8 (CKBD6)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5341_CTS_8 (CKBD8)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5342_CTS_4 (BUFFD8)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5343_CTS_4 (CKBD8)
[03/09 21:05:25   3587] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5344_CTS_4 (BUFFD12)
[03/09 21:05:25   3587] skewClock has inserted mac_array_instance/FE_USKC5345_CTS_62 (BUFFD12)
[03/09 21:05:25   3587] skewClock sized 2 and inserted 37 insts
[03/09 21:05:26   3588] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:26   3588] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:05:26   3588] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:30   3592] |  -0.316|   -0.447|-355.296| -393.410|    98.94%|   0:00:12.0| 1614.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 21:05:32   3594] |  -0.319|   -0.447|-354.998| -393.112|    98.93%|   0:00:02.0| 1614.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:05:32   3595] |  -0.319|   -0.448|-354.998| -393.112|    98.93%|   0:00:00.0| 1614.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:05:32   3595] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:32   3595] 
[03/09 21:05:32   3595] *** Finish Core Optimize Step (cpu=0:00:39.0 real=0:00:39.0 mem=1614.2M) ***
[03/09 21:05:32   3595] Active Path Group: default 
[03/09 21:05:32   3595] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:32   3595] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:05:32   3595] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:32   3595] |  -0.448|   -0.448| -38.114| -393.112|    98.93%|   0:00:00.0| 1614.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:05:32   3595] |  -0.424|   -0.424| -38.091| -393.088|    98.93%|   0:00:00.0| 1614.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:05:32   3595] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:32   3595] 
[03/09 21:05:32   3595] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1614.2M) ***
[03/09 21:05:32   3595] 
[03/09 21:05:32   3595] *** Finished Optimize Step Cumulative (cpu=0:00:39.3 real=0:00:39.0 mem=1614.2M) ***
[03/09 21:05:32   3595] ** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -393.088 Density 98.93
[03/09 21:05:33   3595] *** Starting refinePlace (0:59:56 mem=1630.2M) ***
[03/09 21:05:33   3595] Total net bbox length = 5.324e+05 (2.615e+05 2.709e+05) (ext = 2.414e+04)
[03/09 21:05:33   3595] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:05:33   3595] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:05:33   3595] Density distribution unevenness ratio = 0.432%
[03/09 21:05:33   3595] RPlace IncrNP: Rollback Lev = -3
[03/09 21:05:33   3595] RPlace: Density =1.225556, incremental np is triggered.
[03/09 21:05:33   3595] nrCritNet: 1.98% ( 665 / 33581 ) cutoffSlk: -324.0ps stdDelay: 14.2ps
[03/09 21:05:49   3612] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:05:49   3612] Density distribution unevenness ratio = 1.948%
[03/09 21:05:49   3612] RPlace postIncrNP: Density = 1.225556 -> 1.152222.
[03/09 21:05:49   3612] RPlace postIncrNP Info: Density distribution changes:
[03/09 21:05:49   3612] [1.10+      ] :	 2 (0.30%) -> 15 (2.22%)
[03/09 21:05:49   3612] [1.05 - 1.10] :	 3 (0.44%) -> 63 (9.32%)
[03/09 21:05:49   3612] [1.00 - 1.05] :	 17 (2.51%) -> 180 (26.63%)
[03/09 21:05:49   3612] [0.95 - 1.00] :	 648 (95.86%) -> 283 (41.86%)
[03/09 21:05:49   3612] [0.90 - 0.95] :	 5 (0.74%) -> 99 (14.64%)
[03/09 21:05:49   3612] [0.85 - 0.90] :	 1 (0.15%) -> 24 (3.55%)
[03/09 21:05:49   3612] [0.80 - 0.85] :	 0 (0.00%) -> 12 (1.78%)
[03/09 21:05:49   3612] [CPU] RefinePlace/IncrNP (cpu=0:00:16.5, real=0:00:16.0, mem=1662.1MB) @(0:59:56 - 1:00:12).
[03/09 21:05:49   3612] Move report: incrNP moves 58960 insts, mean move: 4.91 um, max move: 82.40 um
[03/09 21:05:49   3612] 	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/FE_USKC5297_CTS_8): (217.20, 357.40) --> (258.20, 316.00)
[03/09 21:05:49   3612] Move report: Timing Driven Placement moves 58960 insts, mean move: 4.91 um, max move: 82.40 um
[03/09 21:05:49   3612] 	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/FE_USKC5297_CTS_8): (217.20, 357.40) --> (258.20, 316.00)
[03/09 21:05:49   3612] 	Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1662.1MB
[03/09 21:05:49   3612] Starting refinePlace ...
[03/09 21:05:49   3612] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/09 21:05:49   3612] Type 'man IMPSP-2002' for more detail.
[03/09 21:05:49   3612] Total net bbox length = 4.775e+05 (2.368e+05 2.407e+05) (ext = 2.490e+04)
[03/09 21:05:49   3612] Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1662.1MB
[03/09 21:05:49   3612] [CPU] RefinePlace/total (cpu=0:00:16.6, real=0:00:16.0, mem=1662.1MB) @(0:59:56 - 1:00:12).
[03/09 21:05:49   3612] *** Finished refinePlace (1:00:12 mem=1662.1M) ***
[03/09 21:05:50   3612] Finished re-routing un-routed nets (0:00:00.1 1662.1M)
[03/09 21:05:50   3612] 
[03/09 21:05:51   3613] 
[03/09 21:05:51   3613] Density : 0.9916
[03/09 21:05:51   3613] Max route overflow : 0.0000
[03/09 21:05:51   3613] 
[03/09 21:05:51   3613] 
[03/09 21:05:51   3613] *** Finish Physical Update (cpu=0:00:18.7 real=0:00:19.0 mem=1662.1M) ***
[03/09 21:05:51   3614] ** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -385.825 Density 99.16
[03/09 21:05:51   3614] Skipped Place ECO bump recovery (WNS opt)
[03/09 21:05:51   3614] Optimizer WNS Pass 1
[03/09 21:05:52   3614] Active Path Group: reg2reg  
[03/09 21:05:52   3614] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:52   3614] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:05:52   3614] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:05:52   3614] |  -0.332|   -0.424|-347.640| -385.825|    99.16%|   0:00:00.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:05:52   3615] |  -0.325|   -0.424|-346.969| -385.154|    99.16%|   0:00:00.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:05:53   3615] |  -0.314|   -0.424|-345.410| -383.595|    99.16%|   0:00:01.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:05:53   3616] |  -0.311|   -0.424|-345.448| -383.633|    99.15%|   0:00:00.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:05:54   3616] |  -0.311|   -0.424|-345.234| -383.419|    99.15%|   0:00:01.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:05:55   3617] |  -0.302|   -0.424|-344.723| -382.908|    99.15%|   0:00:01.0| 1662.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 21:05:55   3617] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/09 21:05:59   3621] |  -0.301|   -0.424|-342.161| -380.346|    99.14%|   0:00:04.0| 1660.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_12_/D   |
[03/09 21:06:00   3623] |  -0.299|   -0.424|-342.047| -380.231|    99.14%|   0:00:01.0| 1660.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:06:02   3625] |  -0.299|   -0.424|-341.433| -379.617|    99.14%|   0:00:02.0| 1660.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:06:08   3631] |  -0.299|   -0.424|-341.304| -379.489|    99.12%|   0:00:06.0| 1638.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:06:09   3631] |  -0.299|   -0.424|-341.278| -379.462|    99.12%|   0:00:01.0| 1638.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:06:09   3631] |  -0.299|   -0.424|-339.851| -378.035|    99.12%|   0:00:00.0| 1638.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:06:09   3631] |        |         |        |         |          |            |        |          |         | eg_29_/CP                                          |
[03/09 21:06:09   3631] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5346_CTS_175 (CKBD16)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5347_CTS_170 (CKBD2)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5348_CTS_170 (CKBD2)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5349_CTS_170 (CKBD2)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5350_CTS_170 (CKBD2)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5351_CTS_176 (BUFFD2)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5352_CTS_185 (BUFFD6)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5353_CTS_185 (BUFFD6)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5354_CTS_185 (BUFFD8)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5355_CTS_189 (CKBD4)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5356_CTS_189 (CKBD4)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5357_CTS_189 (CKBD2)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5358_CTS_189 (CKBD6)
[03/09 21:06:15   3637] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC5359_CTS_4 (BUFFD12)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5360_CTS_10 (CKBD4)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5361_CTS_10 (CKBD4)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5362_CTS_10 (CKBD4)
[03/09 21:06:15   3637] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5363_CTS_10 (CKBD8)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5364_CTS_191 (CKBD8)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5365_CTS_191 (CKBD4)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5366_CTS_191 (BUFFD8)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5367_CTS_191 (BUFFD12)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5368_CTS_174 (BUFFD6)
[03/09 21:06:15   3637] skewClock has inserted FE_USKC5369_CTS_174 (CKBD16)
[03/09 21:06:15   3637] skewClock sized 0 and inserted 24 insts
[03/09 21:06:15   3638] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:15   3638] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:06:15   3638] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:19   3641] |  -0.294|   -0.531|-308.571| -364.093|    99.11%|   0:00:10.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/09 21:06:27   3649] |  -0.294|   -0.531|-308.316| -363.838|    99.11%|   0:00:08.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/09 21:06:27   3650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5370_CTS_176 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/FE_USKC5371_CTS_7 (BUFFD12)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5372_CTS_176 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5373_CTS_176 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5374_CTS_176 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5375_CTS_176 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted mac_array_instance/FE_USKC5376_CTS_56 (BUFFD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5377_CTS_11 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5378_CTS_11 (CKBD8)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5379_CTS_8 (BUFFD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5380_CTS_8 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5381_CTS_8 (CKBD6)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC5382_CTS_8 (CKBD8)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5383_CTS_4 (CKBD8)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5384_CTS_4 (CKBD4)
[03/09 21:06:33   3656] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5385_CTS_4 (BUFFD8)
[03/09 21:06:33   3656] skewClock has inserted FE_USKC5386_CTS_162 (BUFFD6)
[03/09 21:06:33   3656] skewClock has inserted FE_USKC5387_CTS_162 (BUFFD12)
[03/09 21:06:33   3656] skewClock sized 0 and inserted 18 insts
[03/09 21:06:34   3656] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:34   3656] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:06:34   3656] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:39   3662] |  -0.291|   -0.531|-295.979| -351.502|    99.10%|   0:00:12.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
[03/09 21:06:39   3662] |  -0.291|   -0.531|-295.955| -351.478|    99.10%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
[03/09 21:06:40   3663] |  -0.291|   -0.531|-295.889| -351.411|    99.10%|   0:00:01.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
[03/09 21:06:41   3663] |  -0.291|   -0.531|-295.824| -351.346|    99.10%|   0:00:01.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
[03/09 21:06:41   3664] |  -0.291|   -0.531|-295.824| -351.346|    99.11%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
[03/09 21:06:41   3664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:41   3664] 
[03/09 21:06:41   3664] *** Finish Core Optimize Step (cpu=0:00:49.2 real=0:00:49.0 mem=1628.2M) ***
[03/09 21:06:41   3664] Active Path Group: default 
[03/09 21:06:41   3664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:41   3664] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:06:41   3664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:41   3664] |  -0.531|   -0.531| -55.522| -351.346|    99.11%|   0:00:00.0| 1628.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:06:41   3664] |  -0.531|   -0.531| -55.522| -351.346|    99.11%|   0:00:00.0| 1628.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:06:41   3664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:41   3664] 
[03/09 21:06:41   3664] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1628.2M) ***
[03/09 21:06:41   3664] 
[03/09 21:06:41   3664] *** Finished Optimize Step Cumulative (cpu=0:00:49.5 real=0:00:49.0 mem=1628.2M) ***
[03/09 21:06:41   3664] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -351.346 Density 99.11
[03/09 21:06:41   3664] *** Starting refinePlace (1:01:05 mem=1628.2M) ***
[03/09 21:06:42   3664] Total net bbox length = 4.814e+05 (2.374e+05 2.440e+05) (ext = 2.489e+04)
[03/09 21:06:42   3664] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:06:42   3664] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:06:42   3664] Density distribution unevenness ratio = 1.933%
[03/09 21:06:42   3664] RPlace IncrNP: Rollback Lev = -3
[03/09 21:06:42   3664] RPlace: Density =1.151111, incremental np is triggered.
[03/09 21:06:42   3664] nrCritNet: 1.97% ( 660 / 33584 ) cutoffSlk: -303.8ps stdDelay: 14.2ps
[03/09 21:06:55   3677] default core: bins with density >  0.75 = 99.9 % ( 675 / 676 )
[03/09 21:06:55   3677] Density distribution unevenness ratio = 2.594%
[03/09 21:06:55   3677] RPlace postIncrNP: Density = 1.151111 -> 1.174444.
[03/09 21:06:55   3677] RPlace postIncrNP Info: Density distribution changes:
[03/09 21:06:55   3677] [1.10+      ] :	 15 (2.22%) -> 40 (5.92%)
[03/09 21:06:55   3677] [1.05 - 1.10] :	 61 (9.02%) -> 82 (12.13%)
[03/09 21:06:55   3677] [1.00 - 1.05] :	 187 (27.66%) -> 149 (22.04%)
[03/09 21:06:55   3677] [0.95 - 1.00] :	 279 (41.27%) -> 228 (33.73%)
[03/09 21:06:55   3677] [0.90 - 0.95] :	 98 (14.50%) -> 116 (17.16%)
[03/09 21:06:55   3677] [0.85 - 0.90] :	 24 (3.55%) -> 33 (4.88%)
[03/09 21:06:55   3677] [0.80 - 0.85] :	 12 (1.78%) -> 16 (2.37%)
[03/09 21:06:55   3677] [CPU] RefinePlace/IncrNP (cpu=0:00:13.4, real=0:00:13.0, mem=1663.0MB) @(1:01:05 - 1:01:18).
[03/09 21:06:55   3677] Move report: incrNP moves 57078 insts, mean move: 2.99 um, max move: 67.80 um
[03/09 21:06:55   3677] 	Max move on inst (FE_USKC5367_CTS_191): (146.60, 177.40) --> (120.20, 218.80)
[03/09 21:06:55   3677] Move report: Timing Driven Placement moves 57078 insts, mean move: 2.99 um, max move: 67.80 um
[03/09 21:06:55   3677] 	Max move on inst (FE_USKC5367_CTS_191): (146.60, 177.40) --> (120.20, 218.80)
[03/09 21:06:55   3677] 	Runtime: CPU: 0:00:13.4 REAL: 0:00:13.0 MEM: 1663.0MB
[03/09 21:06:55   3677] Starting refinePlace ...
[03/09 21:06:55   3678] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/09 21:06:55   3678] Type 'man IMPSP-2002' for more detail.
[03/09 21:06:55   3678] Total net bbox length = 4.710e+05 (2.332e+05 2.377e+05) (ext = 2.505e+04)
[03/09 21:06:55   3678] Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 1663.0MB
[03/09 21:06:55   3678] [CPU] RefinePlace/total (cpu=0:00:13.4, real=0:00:14.0, mem=1663.0MB) @(1:01:05 - 1:01:18).
[03/09 21:06:55   3678] *** Finished refinePlace (1:01:18 mem=1663.0M) ***
[03/09 21:06:55   3678] Finished re-routing un-routed nets (0:00:00.1 1663.0M)
[03/09 21:06:55   3678] 
[03/09 21:06:57   3679] 
[03/09 21:06:57   3679] Density : 0.9920
[03/09 21:06:57   3679] Max route overflow : 0.0000
[03/09 21:06:57   3679] 
[03/09 21:06:57   3679] 
[03/09 21:06:57   3679] *** Finish Physical Update (cpu=0:00:15.3 real=0:00:16.0 mem=1663.0M) ***
[03/09 21:06:57   3680] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -350.320 Density 99.20
[03/09 21:06:57   3680] Skipped Place ECO bump recovery (WNS opt)
[03/09 21:06:57   3680] Optimizer WNS Pass 2
[03/09 21:06:57   3680] Active Path Group: reg2reg  
[03/09 21:06:57   3680] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:57   3680] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:06:57   3680] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:06:57   3680] |  -0.321|   -0.531|-294.695| -350.320|    99.20%|   0:00:00.0| 1663.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/09 21:07:01   3684] |  -0.300|   -0.531|-293.849| -349.475|    99.20%|   0:00:04.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/09 21:07:02   3685] |  -0.290|   -0.531|-293.462| -349.088|    99.19%|   0:00:01.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:05   3688] |  -0.291|   -0.531|-292.835| -348.461|    99.18%|   0:00:03.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:05   3688] |  -0.288|   -0.531|-292.774| -348.400|    99.18%|   0:00:00.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:06   3689] |  -0.287|   -0.531|-292.644| -348.270|    99.18%|   0:00:01.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/09 21:07:07   3689] |  -0.287|   -0.531|-292.643| -348.269|    99.18%|   0:00:01.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/09 21:07:07   3690] |  -0.285|   -0.531|-292.464| -348.090|    99.18%|   0:00:00.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:10   3693] |  -0.285|   -0.531|-292.285| -347.911|    99.18%|   0:00:03.0| 1653.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:12   3694] |  -0.283|   -0.531|-292.236| -347.862|    99.18%|   0:00:02.0| 1650.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
[03/09 21:07:14   3697] |  -0.283|   -0.531|-291.231| -346.857|    99.18%|   0:00:02.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
[03/09 21:07:15   3698] |  -0.282|   -0.531|-291.135| -346.761|    99.18%|   0:00:01.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D   |
[03/09 21:07:19   3701] |  -0.282|   -0.531|-290.978| -346.603|    99.18%|   0:00:04.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D   |
[03/09 21:07:20   3703] |  -0.282|   -0.531|-290.912| -346.538|    99.18%|   0:00:01.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:24   3707] |  -0.282|   -0.531|-290.888| -346.514|    99.17%|   0:00:04.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:25   3707] |  -0.282|   -0.531|-290.781| -346.408|    99.17%|   0:00:01.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:25   3708] |  -0.282|   -0.531|-290.781| -346.407|    99.17%|   0:00:00.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:25   3708] |  -0.282|   -0.531|-290.781| -346.407|    99.17%|   0:00:00.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:07:25   3708] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:25   3708] 
[03/09 21:07:25   3708] *** Finish Core Optimize Step (cpu=0:00:28.1 real=0:00:28.0 mem=1627.6M) ***
[03/09 21:07:25   3708] Active Path Group: default 
[03/09 21:07:26   3708] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:26   3708] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:07:26   3708] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:26   3708] |  -0.531|   -0.531| -55.626| -346.407|    99.17%|   0:00:01.0| 1627.6M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:07:26   3708] |  -0.531|   -0.531| -55.626| -346.407|    99.17%|   0:00:00.0| 1627.6M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:07:26   3708] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:26   3708] 
[03/09 21:07:26   3708] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1627.6M) ***
[03/09 21:07:26   3708] 
[03/09 21:07:26   3708] *** Finished Optimize Step Cumulative (cpu=0:00:28.3 real=0:00:29.0 mem=1627.6M) ***
[03/09 21:07:26   3708] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -346.407 Density 99.17
[03/09 21:07:26   3708] *** Starting refinePlace (1:01:49 mem=1627.6M) ***
[03/09 21:07:26   3708] Total net bbox length = 4.736e+05 (2.332e+05 2.404e+05) (ext = 2.508e+04)
[03/09 21:07:26   3708] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:07:26   3709] default core: bins with density >  0.75 = 99.9 % ( 675 / 676 )
[03/09 21:07:26   3709] Density distribution unevenness ratio = 2.588%
[03/09 21:07:26   3709] RPlace IncrNP: Rollback Lev = -3
[03/09 21:07:26   3709] RPlace: Density =1.174444, incremental np is triggered.
[03/09 21:07:26   3709] nrCritNet: 1.93% ( 648 / 33563 ) cutoffSlk: -294.5ps stdDelay: 14.2ps
[03/09 21:07:40   3722] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:07:40   3722] Density distribution unevenness ratio = 2.215%
[03/09 21:07:40   3722] RPlace postIncrNP: Density = 1.174444 -> 1.154444.
[03/09 21:07:40   3722] RPlace postIncrNP Info: Density distribution changes:
[03/09 21:07:40   3722] [1.10+      ] :	 41 (6.07%) -> 20 (2.96%)
[03/09 21:07:40   3722] [1.05 - 1.10] :	 80 (11.83%) -> 85 (12.57%)
[03/09 21:07:40   3722] [1.00 - 1.05] :	 148 (21.89%) -> 146 (21.60%)
[03/09 21:07:40   3722] [0.95 - 1.00] :	 229 (33.88%) -> 259 (38.31%)
[03/09 21:07:40   3722] [0.90 - 0.95] :	 117 (17.31%) -> 120 (17.75%)
[03/09 21:07:40   3722] [0.85 - 0.90] :	 34 (5.03%) -> 36 (5.33%)
[03/09 21:07:40   3722] [0.80 - 0.85] :	 15 (2.22%) -> 8 (1.18%)
[03/09 21:07:40   3722] [CPU] RefinePlace/IncrNP (cpu=0:00:13.8, real=0:00:14.0, mem=1661.5MB) @(1:01:49 - 1:02:03).
[03/09 21:07:40   3722] Move report: incrNP moves 54154 insts, mean move: 2.16 um, max move: 41.00 um
[03/09 21:07:40   3722] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC1397_n1570): (238.00, 163.00) --> (241.20, 125.20)
[03/09 21:07:40   3722] Move report: Timing Driven Placement moves 54154 insts, mean move: 2.16 um, max move: 41.00 um
[03/09 21:07:40   3722] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC1397_n1570): (238.00, 163.00) --> (241.20, 125.20)
[03/09 21:07:40   3722] 	Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1661.5MB
[03/09 21:07:40   3722] Starting refinePlace ...
[03/09 21:07:40   3722] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/09 21:07:40   3722] Type 'man IMPSP-2002' for more detail.
[03/09 21:07:40   3722] Total net bbox length = 4.711e+05 (2.336e+05 2.375e+05) (ext = 2.510e+04)
[03/09 21:07:40   3722] Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1661.5MB
[03/09 21:07:40   3722] [CPU] RefinePlace/total (cpu=0:00:13.8, real=0:00:14.0, mem=1661.5MB) @(1:01:49 - 1:02:03).
[03/09 21:07:40   3722] *** Finished refinePlace (1:02:03 mem=1661.5M) ***
[03/09 21:07:40   3723] Finished re-routing un-routed nets (0:00:00.1 1661.5M)
[03/09 21:07:40   3723] 
[03/09 21:07:41   3723] 
[03/09 21:07:41   3723] Density : 0.9917
[03/09 21:07:41   3723] Max route overflow : 0.0000
[03/09 21:07:41   3723] 
[03/09 21:07:41   3723] 
[03/09 21:07:41   3723] *** Finish Physical Update (cpu=0:00:15.3 real=0:00:15.0 mem=1661.5M) ***
[03/09 21:07:41   3724] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -347.346 Density 99.17
[03/09 21:07:41   3724] Recovering Place ECO bump
[03/09 21:07:42   3724] Active Path Group: reg2reg  
[03/09 21:07:42   3724] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:42   3724] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:07:42   3724] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:42   3724] |  -0.301|   -0.531|-291.707| -347.346|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/09 21:07:43   3725] |  -0.283|   -0.531|-290.433| -346.072|    99.17%|   0:00:01.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/09 21:07:46   3729] |  -0.283|   -0.531|-290.185| -345.824|    99.17%|   0:00:03.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/09 21:07:46   3729] |  -0.283|   -0.531|-290.263| -345.902|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/09 21:07:46   3729] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:46   3729] 
[03/09 21:07:46   3729] *** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:04.0 mem=1661.5M) ***
[03/09 21:07:46   3729] Active Path Group: default 
[03/09 21:07:46   3729] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:46   3729] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:07:46   3729] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:46   3729] |  -0.531|   -0.531| -55.639| -345.902|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:07:46   3729] |  -0.531|   -0.531| -55.639| -345.902|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:07:46   3729] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:46   3729] 
[03/09 21:07:46   3729] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1661.5M) ***
[03/09 21:07:46   3729] 
[03/09 21:07:46   3729] *** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:04.0 mem=1661.5M) ***
[03/09 21:07:47   3730] *** Starting refinePlace (1:02:10 mem=1661.5M) ***
[03/09 21:07:47   3730] Total net bbox length = 4.737e+05 (2.337e+05 2.401e+05) (ext = 2.511e+04)
[03/09 21:07:47   3730] Starting refinePlace ...
[03/09 21:07:47   3730] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/09 21:07:47   3730] Type 'man IMPSP-2002' for more detail.
[03/09 21:07:47   3730] Total net bbox length = 4.737e+05 (2.337e+05 2.401e+05) (ext = 2.511e+04)
[03/09 21:07:47   3730] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1661.5MB
[03/09 21:07:47   3730] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1661.5MB) @(1:02:10 - 1:02:10).
[03/09 21:07:47   3730] *** Finished refinePlace (1:02:10 mem=1661.5M) ***
[03/09 21:07:47   3730] Finished re-routing un-routed nets (0:00:00.0 1661.5M)
[03/09 21:07:47   3730] 
[03/09 21:07:47   3730] 
[03/09 21:07:47   3730] Density : 0.9917
[03/09 21:07:47   3730] Max route overflow : 0.0000
[03/09 21:07:47   3730] 
[03/09 21:07:47   3730] 
[03/09 21:07:47   3730] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1661.5M) ***
[03/09 21:07:48   3730] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -345.768 Density 99.17
[03/09 21:07:48   3730] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:07:48   3730] Layer 3 has 209 constrained nets 
[03/09 21:07:48   3730] Layer 7 has 298 constrained nets 
[03/09 21:07:48   3730] **** End NDR-Layer Usage Statistics ****
[03/09 21:07:48   3730] 
[03/09 21:07:48   3730] *** Finish post-CTS Setup Fixing (cpu=0:02:55 real=0:02:56 mem=1661.5M) ***
[03/09 21:07:48   3730] 
[03/09 21:07:48   3730] End: GigaOpt Optimization in WNS mode
[03/09 21:07:48   3731] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:07:48   3731] optDesignOneStep: Leakage Power Flow
[03/09 21:07:48   3731] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:07:48   3731] Begin: GigaOpt Optimization in TNS mode
[03/09 21:07:48   3731] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:07:48   3731] Info: 209 clock nets excluded from IPO operation.
[03/09 21:07:48   3731] PhyDesignGrid: maxLocalDensity 0.95
[03/09 21:07:48   3731] #spOpts: N=65 
[03/09 21:07:51   3734] *info: 209 clock nets excluded
[03/09 21:07:51   3734] *info: 2 special nets excluded.
[03/09 21:07:51   3734] *info: 257 no-driver nets excluded.
[03/09 21:07:51   3734] *info: 96 nets with fixed/cover wires excluded.
[03/09 21:07:52   3735] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -345.768 Density 99.17
[03/09 21:07:52   3735] Optimizer TNS Opt
[03/09 21:07:53   3735] Active Path Group: reg2reg  
[03/09 21:07:53   3736] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:53   3736] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:07:53   3736] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:07:53   3736] |  -0.285|   -0.531|-290.135| -345.768|    99.17%|   0:00:00.0| 1611.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:08:26   3768] |  -0.285|   -0.531|-290.406| -346.039|    99.14%|   0:00:33.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 21:08:26   3768] |        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
[03/09 21:08:26   3769] |  -0.285|   -0.531|-288.413| -344.045|    99.14%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
[03/09 21:08:39   3782] |  -0.285|   -0.531|-288.209| -343.841|    99.14%|   0:00:13.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:08:39   3782] |        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
[03/09 21:08:40   3783] |  -0.285|   -0.531|-283.545| -339.177|    99.14%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:08:40   3783] |  -0.285|   -0.531|-282.252| -337.884|    99.14%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/09 21:08:49   3792] |  -0.285|   -0.531|-282.214| -337.847|    99.14%|   0:00:09.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 21:08:49   3792] |        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
[03/09 21:08:50   3792] |  -0.285|   -0.531|-281.919| -337.552|    99.14%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 21:08:53   3796] |  -0.285|   -0.531|-277.413| -333.045|    99.14%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/09 21:08:54   3797] |  -0.285|   -0.531|-275.766| -331.398|    99.15%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/09 21:08:56   3799] |  -0.285|   -0.531|-275.520| -331.153|    99.14%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 21:08:56   3799] |        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
[03/09 21:08:59   3802] |  -0.285|   -0.531|-273.186| -328.818|    99.12%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 21:08:59   3802] |        |         |        |         |          |            |        |          |         | eg_11_/D                                           |
[03/09 21:09:01   3803] |  -0.285|   -0.531|-272.381| -328.013|    99.12%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 21:09:01   3803] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/09 21:09:06   3809] |  -0.285|   -0.531|-271.185| -326.817|    99.12%|   0:00:05.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/09 21:09:06   3809] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 21:09:07   3809] |  -0.285|   -0.531|-271.167| -326.799|    99.12%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/09 21:09:07   3809] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 21:09:08   3811] |  -0.285|   -0.531|-268.433| -324.066|    99.12%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
[03/09 21:09:08   3811] |  -0.285|   -0.531|-267.230| -322.862|    99.12%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 21:09:08   3811] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/09 21:09:11   3814] |  -0.285|   -0.531|-265.912| -321.544|    99.12%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 21:09:11   3814] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/09 21:09:15   3818] |  -0.285|   -0.531|-265.039| -320.671|    99.12%|   0:00:04.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/09 21:09:15   3818] |        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
[03/09 21:09:23   3826] |  -0.285|   -0.531|-265.019| -320.652|    99.12%|   0:00:08.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 21:09:23   3826] |        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
[03/09 21:09:26   3829] |  -0.285|   -0.531|-264.897| -320.530|    99.12%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/09 21:09:26   3829] |  -0.285|   -0.531|-264.630| -320.262|    99.12%|   0:00:00.0| 1611.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 21:09:26   3829] |        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
[03/09 21:09:29   3832] |  -0.285|   -0.531|-264.586| -320.219|    99.13%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
[03/09 21:09:33   3836] |  -0.285|   -0.531|-263.307| -318.939|    99.13%|   0:00:04.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
[03/09 21:09:35   3838] |  -0.285|   -0.531|-263.277| -318.909|    99.13%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
[03/09 21:09:35   3838] |  -0.285|   -0.531|-263.241| -318.874|    99.14%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
[03/09 21:09:42   3845] |  -0.285|   -0.531|-263.255| -318.887|    99.14%|   0:00:07.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/09 21:09:44   3846] |  -0.285|   -0.531|-263.255| -318.887|    99.14%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
[03/09 21:09:44   3846] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:09:44   3846] 
[03/09 21:09:44   3846] *** Finish Core Optimize Step (cpu=0:01:51 real=0:01:51 mem=1630.7M) ***
[03/09 21:09:44   3847] 
[03/09 21:09:44   3847] *** Finished Optimize Step Cumulative (cpu=0:01:51 real=0:01:51 mem=1630.7M) ***
[03/09 21:09:44   3847] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -318.887 Density 99.14
[03/09 21:09:44   3847] *** Starting refinePlace (1:04:07 mem=1646.7M) ***
[03/09 21:09:44   3847] Total net bbox length = 4.744e+05 (2.339e+05 2.404e+05) (ext = 2.511e+04)
[03/09 21:09:44   3847] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:09:44   3847] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:09:44   3847] Density distribution unevenness ratio = 2.216%
[03/09 21:09:44   3847] RPlace IncrNP: Rollback Lev = -3
[03/09 21:09:44   3847] RPlace: Density =1.154444, incremental np is triggered.
[03/09 21:09:44   3847] nrCritNet: 1.90% ( 637 / 33554 ) cutoffSlk: -292.7ps stdDelay: 14.2ps
[03/09 21:09:56   3859] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:09:56   3859] Density distribution unevenness ratio = 2.093%
[03/09 21:09:56   3859] RPlace postIncrNP: Density = 1.154444 -> 1.151111.
[03/09 21:09:56   3859] RPlace postIncrNP Info: Density distribution changes:
[03/09 21:09:56   3859] [1.10+      ] :	 19 (2.81%) -> 19 (2.81%)
[03/09 21:09:56   3859] [1.05 - 1.10] :	 86 (12.72%) -> 67 (9.91%)
[03/09 21:09:56   3859] [1.00 - 1.05] :	 147 (21.75%) -> 169 (25.00%)
[03/09 21:09:56   3859] [0.95 - 1.00] :	 252 (37.28%) -> 260 (38.46%)
[03/09 21:09:56   3859] [0.90 - 0.95] :	 126 (18.64%) -> 121 (17.90%)
[03/09 21:09:56   3859] [0.85 - 0.90] :	 35 (5.18%) -> 30 (4.44%)
[03/09 21:09:56   3859] [0.80 - 0.85] :	 9 (1.33%) -> 9 (1.33%)
[03/09 21:09:56   3859] [CPU] RefinePlace/IncrNP (cpu=0:00:12.4, real=0:00:12.0, mem=1661.1MB) @(1:04:07 - 1:04:20).
[03/09 21:09:56   3859] Move report: incrNP moves 52233 insts, mean move: 1.90 um, max move: 54.20 um
[03/09 21:09:56   3859] 	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11594_0): (246.00, 35.20) --> (253.40, 82.00)
[03/09 21:09:56   3859] Move report: Timing Driven Placement moves 52233 insts, mean move: 1.90 um, max move: 54.20 um
[03/09 21:09:56   3859] 	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11594_0): (246.00, 35.20) --> (253.40, 82.00)
[03/09 21:09:56   3859] 	Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1661.1MB
[03/09 21:09:56   3859] Starting refinePlace ...
[03/09 21:09:56   3859] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/09 21:09:56   3859] Type 'man IMPSP-2002' for more detail.
[03/09 21:09:56   3859] Total net bbox length = 4.709e+05 (2.335e+05 2.374e+05) (ext = 2.514e+04)
[03/09 21:09:56   3859] Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1661.1MB
[03/09 21:09:56   3859] [CPU] RefinePlace/total (cpu=0:00:12.4, real=0:00:12.0, mem=1661.1MB) @(1:04:07 - 1:04:20).
[03/09 21:09:56   3859] *** Finished refinePlace (1:04:20 mem=1661.1M) ***
[03/09 21:09:57   3860] Finished re-routing un-routed nets (0:00:00.1 1661.1M)
[03/09 21:09:57   3860] 
[03/09 21:09:57   3860] 
[03/09 21:09:57   3860] Density : 0.9914
[03/09 21:09:57   3860] Max route overflow : 0.0000
[03/09 21:09:57   3860] 
[03/09 21:09:57   3860] 
[03/09 21:09:57   3860] *** Finish Physical Update (cpu=0:00:13.9 real=0:00:13.0 mem=1661.1M) ***
[03/09 21:09:58   3861] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -321.286 Density 99.14
[03/09 21:09:58   3861] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:09:58   3861] Layer 3 has 209 constrained nets 
[03/09 21:09:58   3861] Layer 7 has 311 constrained nets 
[03/09 21:09:58   3861] **** End NDR-Layer Usage Statistics ****
[03/09 21:09:58   3861] 
[03/09 21:09:58   3861] *** Finish post-CTS Setup Fixing (cpu=0:02:06 real=0:02:06 mem=1661.1M) ***
[03/09 21:09:58   3861] 
[03/09 21:09:58   3861] End: GigaOpt Optimization in TNS mode
[03/09 21:09:58   3861] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:09:58   3861] Info: 209 clock nets excluded from IPO operation.
[03/09 21:09:58   3861] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 21:09:58   3861] [PSP] Started earlyGlobalRoute kernel
[03/09 21:09:58   3861] [PSP] Initial Peak syMemory usage = 1476.0 MB
[03/09 21:09:58   3861] (I)       Reading DB...
[03/09 21:09:59   3862] (I)       congestionReportName   : 
[03/09 21:09:59   3862] (I)       buildTerm2TermWires    : 1
[03/09 21:09:59   3862] (I)       doTrackAssignment      : 1
[03/09 21:09:59   3862] (I)       dumpBookshelfFiles     : 0
[03/09 21:09:59   3862] (I)       numThreads             : 1
[03/09 21:09:59   3862] [NR-eagl] honorMsvRouteConstraint: false
[03/09 21:09:59   3862] (I)       honorPin               : false
[03/09 21:09:59   3862] (I)       honorPinGuide          : true
[03/09 21:09:59   3862] (I)       honorPartition         : false
[03/09 21:09:59   3862] (I)       allowPartitionCrossover: false
[03/09 21:09:59   3862] (I)       honorSingleEntry       : true
[03/09 21:09:59   3862] (I)       honorSingleEntryStrong : true
[03/09 21:09:59   3862] (I)       handleViaSpacingRule   : false
[03/09 21:09:59   3862] (I)       PDConstraint           : none
[03/09 21:09:59   3862] (I)       expBetterNDRHandling   : false
[03/09 21:09:59   3862] [NR-eagl] honorClockSpecNDR      : 0
[03/09 21:09:59   3862] (I)       routingEffortLevel     : 3
[03/09 21:09:59   3862] [NR-eagl] minRouteLayer          : 2
[03/09 21:09:59   3862] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 21:09:59   3862] (I)       numRowsPerGCell        : 1
[03/09 21:09:59   3862] (I)       speedUpLargeDesign     : 0
[03/09 21:09:59   3862] (I)       speedUpBlkViolationClean: 0
[03/09 21:09:59   3862] (I)       multiThreadingTA       : 0
[03/09 21:09:59   3862] (I)       blockedPinEscape       : 1
[03/09 21:09:59   3862] (I)       blkAwareLayerSwitching : 0
[03/09 21:09:59   3862] (I)       betterClockWireModeling: 1
[03/09 21:09:59   3862] (I)       punchThroughDistance   : 500.00
[03/09 21:09:59   3862] (I)       scenicBound            : 1.15
[03/09 21:09:59   3862] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 21:09:59   3862] (I)       source-to-sink ratio   : 0.00
[03/09 21:09:59   3862] (I)       targetCongestionRatioH : 1.00
[03/09 21:09:59   3862] (I)       targetCongestionRatioV : 1.00
[03/09 21:09:59   3862] (I)       layerCongestionRatio   : 0.70
[03/09 21:09:59   3862] (I)       m1CongestionRatio      : 0.10
[03/09 21:09:59   3862] (I)       m2m3CongestionRatio    : 0.70
[03/09 21:09:59   3862] (I)       localRouteEffort       : 1.00
[03/09 21:09:59   3862] (I)       numSitesBlockedByOneVia: 8.00
[03/09 21:09:59   3862] (I)       supplyScaleFactorH     : 1.00
[03/09 21:09:59   3862] (I)       supplyScaleFactorV     : 1.00
[03/09 21:09:59   3862] (I)       highlight3DOverflowFactor: 0.00
[03/09 21:09:59   3862] (I)       doubleCutViaModelingRatio: 0.00
[03/09 21:09:59   3862] (I)       blockTrack             : 
[03/09 21:09:59   3862] (I)       readTROption           : true
[03/09 21:09:59   3862] (I)       extraSpacingBothSide   : false
[03/09 21:09:59   3862] [NR-eagl] numTracksPerClockWire  : 0
[03/09 21:09:59   3862] (I)       routeSelectedNetsOnly  : false
[03/09 21:09:59   3862] (I)       before initializing RouteDB syMemory usage = 1504.2 MB
[03/09 21:09:59   3862] (I)       starting read tracks
[03/09 21:09:59   3862] (I)       build grid graph
[03/09 21:09:59   3862] (I)       build grid graph start
[03/09 21:09:59   3862] [NR-eagl] Layer1 has no routable track
[03/09 21:09:59   3862] [NR-eagl] Layer2 has single uniform track structure
[03/09 21:09:59   3862] [NR-eagl] Layer3 has single uniform track structure
[03/09 21:09:59   3862] [NR-eagl] Layer4 has single uniform track structure
[03/09 21:09:59   3862] [NR-eagl] Layer5 has single uniform track structure
[03/09 21:09:59   3862] [NR-eagl] Layer6 has single uniform track structure
[03/09 21:09:59   3862] [NR-eagl] Layer7 has single uniform track structure
[03/09 21:09:59   3862] [NR-eagl] Layer8 has single uniform track structure
[03/09 21:09:59   3862] (I)       build grid graph end
[03/09 21:09:59   3862] (I)       Layer1   numNetMinLayer=33034
[03/09 21:09:59   3862] (I)       Layer2   numNetMinLayer=0
[03/09 21:09:59   3862] (I)       Layer3   numNetMinLayer=209
[03/09 21:09:59   3862] (I)       Layer4   numNetMinLayer=0
[03/09 21:09:59   3862] (I)       Layer5   numNetMinLayer=0
[03/09 21:09:59   3862] (I)       Layer6   numNetMinLayer=0
[03/09 21:09:59   3862] (I)       Layer7   numNetMinLayer=311
[03/09 21:09:59   3862] (I)       Layer8   numNetMinLayer=0
[03/09 21:09:59   3862] (I)       numViaLayers=7
[03/09 21:09:59   3862] (I)       end build via table
[03/09 21:09:59   3862] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 21:09:59   3862] [NR-eagl] numPreroutedNet = 96  numPreroutedWires = 15646
[03/09 21:09:59   3862] (I)       readDataFromPlaceDB
[03/09 21:09:59   3862] (I)       Read net information..
[03/09 21:09:59   3862] [NR-eagl] Read numTotalNets=33554  numIgnoredNets=96
[03/09 21:09:59   3862] (I)       Read testcase time = 0.030 seconds
[03/09 21:09:59   3862] 
[03/09 21:09:59   3862] (I)       totalPins=105374  totalGlobalPin=97668 (92.69%)
[03/09 21:09:59   3862] (I)       Model blockage into capacity
[03/09 21:09:59   3862] (I)       Read numBlocks=17660  numPreroutedWires=15646  numCapScreens=0
[03/09 21:09:59   3862] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 21:09:59   3862] (I)       blocked area on Layer2 : 66211216000  (7.24%)
[03/09 21:09:59   3862] (I)       blocked area on Layer3 : 36251600000  (3.96%)
[03/09 21:09:59   3862] (I)       blocked area on Layer4 : 287972168000  (31.50%)
[03/09 21:09:59   3862] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 21:09:59   3862] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 21:09:59   3862] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 21:09:59   3862] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 21:09:59   3862] (I)       Modeling time = 0.040 seconds
[03/09 21:09:59   3862] 
[03/09 21:09:59   3862] (I)       Number of ignored nets = 96
[03/09 21:09:59   3862] (I)       Number of fixed nets = 96.  Ignored: Yes
[03/09 21:09:59   3862] (I)       Number of clock nets = 209.  Ignored: No
[03/09 21:09:59   3862] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 21:09:59   3862] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 21:09:59   3862] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 21:09:59   3862] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 21:09:59   3862] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 21:09:59   3862] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 21:09:59   3862] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 21:09:59   3862] [NR-eagl] There are 113 clock nets ( 113 with NDR ).
[03/09 21:09:59   3862] (I)       Before initializing earlyGlobalRoute syMemory usage = 1509.5 MB
[03/09 21:09:59   3862] (I)       Layer1  viaCost=300.00
[03/09 21:09:59   3862] (I)       Layer2  viaCost=100.00
[03/09 21:09:59   3862] (I)       Layer3  viaCost=100.00
[03/09 21:09:59   3862] (I)       Layer4  viaCost=100.00
[03/09 21:09:59   3862] (I)       Layer5  viaCost=100.00
[03/09 21:09:59   3862] (I)       Layer6  viaCost=200.00
[03/09 21:09:59   3862] (I)       Layer7  viaCost=100.00
[03/09 21:09:59   3862] (I)       ---------------------Grid Graph Info--------------------
[03/09 21:09:59   3862] (I)       routing area        :  (0, 0) - (958000, 954400)
[03/09 21:09:59   3862] (I)       core area           :  (20000, 20000) - (938000, 934400)
[03/09 21:09:59   3862] (I)       Site Width          :   400  (dbu)
[03/09 21:09:59   3862] (I)       Row Height          :  3600  (dbu)
[03/09 21:09:59   3862] (I)       GCell Width         :  3600  (dbu)
[03/09 21:09:59   3862] (I)       GCell Height        :  3600  (dbu)
[03/09 21:09:59   3862] (I)       grid                :   266   265     8
[03/09 21:09:59   3862] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 21:09:59   3862] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 21:09:59   3862] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 21:09:59   3862] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 21:09:59   3862] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 21:09:59   3862] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 21:09:59   3862] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 21:09:59   3862] (I)       Total num of tracks :     0  2395  2385  2395  2385  2395   596   599
[03/09 21:09:59   3862] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 21:09:59   3862] (I)       --------------------------------------------------------
[03/09 21:09:59   3862] 
[03/09 21:09:59   3862] [NR-eagl] ============ Routing rule table ============
[03/09 21:09:59   3862] [NR-eagl] Rule id 0. Nets 33334 
[03/09 21:09:59   3862] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 21:09:59   3862] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 21:09:59   3862] [NR-eagl] Rule id 1. Nets 113 
[03/09 21:09:59   3862] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/09 21:09:59   3862] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/09 21:09:59   3862] [NR-eagl] ========================================
[03/09 21:09:59   3862] [NR-eagl] 
[03/09 21:09:59   3862] (I)       After initializing earlyGlobalRoute syMemory usage = 1509.5 MB
[03/09 21:09:59   3862] (I)       Loading and dumping file time : 0.40 seconds
[03/09 21:09:59   3862] (I)       ============= Initialization =============
[03/09 21:09:59   3862] (I)       total 2D Cap : 317271 = (158536 H, 158735 V)
[03/09 21:09:59   3862] [NR-eagl] Layer group 1: route 311 net(s) in layer range [7, 8]
[03/09 21:09:59   3862] (I)       ============  Phase 1a Route ============
[03/09 21:09:59   3862] (I)       Phase 1a runs 0.00 seconds
[03/09 21:09:59   3862] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 21:09:59   3862] (I)       Usage: 15842 = (7054 H, 8788 V) = (4.45% H, 5.54% V) = (1.270e+04um H, 1.582e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1b Route ============
[03/09 21:09:59   3862] (I)       Phase 1b runs 0.01 seconds
[03/09 21:09:59   3862] (I)       Usage: 15845 = (7056 H, 8789 V) = (4.45% H, 5.54% V) = (1.270e+04um H, 1.582e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.852100e+04um
[03/09 21:09:59   3862] (I)       ============  Phase 1c Route ============
[03/09 21:09:59   3862] (I)       Level2 Grid: 54 x 53
[03/09 21:09:59   3862] (I)       Phase 1c runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 15845 = (7056 H, 8789 V) = (4.45% H, 5.54% V) = (1.270e+04um H, 1.582e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1d Route ============
[03/09 21:09:59   3862] (I)       Phase 1d runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 15854 = (7060 H, 8794 V) = (4.45% H, 5.54% V) = (1.271e+04um H, 1.583e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1e Route ============
[03/09 21:09:59   3862] (I)       Phase 1e runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 15854 = (7060 H, 8794 V) = (4.45% H, 5.54% V) = (1.271e+04um H, 1.583e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.853720e+04um
[03/09 21:09:59   3862] [NR-eagl] 
[03/09 21:09:59   3862] (I)       dpBasedLA: time=0.00  totalOF=1968  totalVia=20711  totalWL=15854  total(Via+WL)=36565 
[03/09 21:09:59   3862] (I)       total 2D Cap : 1055153 = (599617 H, 455536 V)
[03/09 21:09:59   3862] [NR-eagl] Layer group 2: route 113 net(s) in layer range [3, 4]
[03/09 21:09:59   3862] (I)       ============  Phase 1a Route ============
[03/09 21:09:59   3862] (I)       Phase 1a runs 0.01 seconds
[03/09 21:09:59   3862] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=3
[03/09 21:09:59   3862] (I)       Usage: 16114 = (7201 H, 8913 V) = (1.20% H, 1.96% V) = (1.296e+04um H, 1.604e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1b Route ============
[03/09 21:09:59   3862] (I)       Phase 1b runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 16114 = (7201 H, 8913 V) = (1.20% H, 1.96% V) = (1.296e+04um H, 1.604e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.680000e+02um
[03/09 21:09:59   3862] (I)       ============  Phase 1c Route ============
[03/09 21:09:59   3862] (I)       Level2 Grid: 54 x 53
[03/09 21:09:59   3862] (I)       Phase 1c runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 16114 = (7201 H, 8913 V) = (1.20% H, 1.96% V) = (1.296e+04um H, 1.604e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1d Route ============
[03/09 21:09:59   3862] (I)       Phase 1d runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 16114 = (7201 H, 8913 V) = (1.20% H, 1.96% V) = (1.296e+04um H, 1.604e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1e Route ============
[03/09 21:09:59   3862] (I)       Phase 1e runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 16114 = (7201 H, 8913 V) = (1.20% H, 1.96% V) = (1.296e+04um H, 1.604e+04um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.680000e+02um
[03/09 21:09:59   3862] [NR-eagl] 
[03/09 21:09:59   3862] (I)       dpBasedLA: time=0.00  totalOF=2006  totalVia=624  totalWL=260  total(Via+WL)=884 
[03/09 21:09:59   3862] (I)       total 2D Cap : 3190099 = (1392563 H, 1797536 V)
[03/09 21:09:59   3862] [NR-eagl] Layer group 3: route 33023 net(s) in layer range [2, 8]
[03/09 21:09:59   3862] (I)       ============  Phase 1a Route ============
[03/09 21:09:59   3862] (I)       Phase 1a runs 0.08 seconds
[03/09 21:09:59   3862] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 21:09:59   3862] (I)       Usage: 287164 = (142121 H, 145043 V) = (10.21% H, 8.07% V) = (2.558e+05um H, 2.611e+05um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1b Route ============
[03/09 21:09:59   3862] (I)       Phase 1b runs 0.02 seconds
[03/09 21:09:59   3862] (I)       Usage: 287194 = (142132 H, 145062 V) = (10.21% H, 8.07% V) = (2.558e+05um H, 2.611e+05um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.14% V. EstWL: 4.879440e+05um
[03/09 21:09:59   3862] (I)       ============  Phase 1c Route ============
[03/09 21:09:59   3862] (I)       Level2 Grid: 54 x 53
[03/09 21:09:59   3862] (I)       Phase 1c runs 0.01 seconds
[03/09 21:09:59   3862] (I)       Usage: 287194 = (142132 H, 145062 V) = (10.21% H, 8.07% V) = (2.558e+05um H, 2.611e+05um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1d Route ============
[03/09 21:09:59   3862] (I)       Phase 1d runs 0.02 seconds
[03/09 21:09:59   3862] (I)       Usage: 287206 = (142136 H, 145070 V) = (10.21% H, 8.07% V) = (2.558e+05um H, 2.611e+05um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============  Phase 1e Route ============
[03/09 21:09:59   3862] (I)       Phase 1e runs 0.00 seconds
[03/09 21:09:59   3862] (I)       Usage: 287206 = (142136 H, 145070 V) = (10.21% H, 8.07% V) = (2.558e+05um H, 2.611e+05um V)
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.13% V. EstWL: 4.879656e+05um
[03/09 21:09:59   3862] [NR-eagl] 
[03/09 21:09:59   3862] (I)       dpBasedLA: time=0.08  totalOF=8372  totalVia=198206  totalWL=271083  total(Via+WL)=469289 
[03/09 21:09:59   3862] (I)       ============  Phase 1l Route ============
[03/09 21:09:59   3862] (I)       Total Global Routing Runtime: 0.42 seconds
[03/09 21:09:59   3862] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 21:09:59   3862] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 21:09:59   3862] (I)       
[03/09 21:09:59   3862] (I)       ============= track Assignment ============
[03/09 21:09:59   3862] (I)       extract Global 3D Wires
[03/09 21:09:59   3862] (I)       Extract Global WL : time=0.01
[03/09 21:09:59   3862] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 21:09:59   3862] (I)       Initialization real time=0.01 seconds
[03/09 21:10:00   3863] (I)       Kernel real time=0.32 seconds
[03/09 21:10:00   3863] (I)       End Greedy Track Assignment
[03/09 21:10:00   3863] [NR-eagl] Layer1(M1)(F) length: 1.120000e+01um, number of vias: 110344
[03/09 21:10:00   3863] [NR-eagl] Layer2(M2)(V) length: 1.504288e+05um, number of vias: 144683
[03/09 21:10:00   3863] [NR-eagl] Layer3(M3)(H) length: 2.076267e+05um, number of vias: 20005
[03/09 21:10:00   3863] [NR-eagl] Layer4(M4)(V) length: 8.707056e+04um, number of vias: 9634
[03/09 21:10:00   3863] [NR-eagl] Layer5(M5)(H) length: 5.711510e+04um, number of vias: 5780
[03/09 21:10:00   3863] [NR-eagl] Layer6(M6)(V) length: 3.196202e+04um, number of vias: 2871
[03/09 21:10:00   3863] [NR-eagl] Layer7(M7)(H) length: 1.368680e+04um, number of vias: 3007
[03/09 21:10:00   3863] [NR-eagl] Layer8(M8)(V) length: 1.651521e+04um, number of vias: 0
[03/09 21:10:00   3863] [NR-eagl] Total length: 5.644164e+05um, number of vias: 296324
[03/09 21:10:00   3863] [NR-eagl] End Peak syMemory usage = 1462.7 MB
[03/09 21:10:00   3863] [NR-eagl] Early Global Router Kernel+IO runtime : 1.69 seconds
[03/09 21:10:00   3863] Extraction called for design 'core' of instances=59735 and nets=33811 using extraction engine 'preRoute' .
[03/09 21:10:00   3863] PreRoute RC Extraction called for design core.
[03/09 21:10:00   3863] RC Extraction called in multi-corner(2) mode.
[03/09 21:10:00   3863] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:10:00   3863] RCMode: PreRoute
[03/09 21:10:00   3863]       RC Corner Indexes            0       1   
[03/09 21:10:00   3863] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:10:00   3863] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:10:00   3863] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:10:00   3863] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:10:00   3863] Shrink Factor                : 1.00000
[03/09 21:10:00   3863] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:10:00   3863] Using capacitance table file ...
[03/09 21:10:00   3863] Updating RC grid for preRoute extraction ...
[03/09 21:10:00   3863] Initializing multi-corner capacitance tables ... 
[03/09 21:10:00   3863] Initializing multi-corner resistance tables ...
[03/09 21:10:01   3864] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1457.348M)
[03/09 21:10:01   3864] Compute RC Scale Done ...
[03/09 21:10:01   3864] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 21:10:01   3864] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 21:10:01   3864] 
[03/09 21:10:01   3864] ** np local hotspot detection info verbose **
[03/09 21:10:01   3864] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 21:10:01   3864] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 21:10:01   3864] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/09 21:10:01   3864] 
[03/09 21:10:01   3865] #################################################################################
[03/09 21:10:01   3865] # Design Stage: PreRoute
[03/09 21:10:01   3865] # Design Name: core
[03/09 21:10:01   3865] # Design Mode: 65nm
[03/09 21:10:01   3865] # Analysis Mode: MMMC Non-OCV 
[03/09 21:10:01   3865] # Parasitics Mode: No SPEF/RCDB
[03/09 21:10:01   3865] # Signoff Settings: SI Off 
[03/09 21:10:01   3865] #################################################################################
[03/09 21:10:03   3866] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:10:03   3866] Calculate delays in BcWc mode...
[03/09 21:10:03   3866] Topological Sorting (CPU = 0:00:00.1, MEM = 1512.6M, InitMEM = 1512.6M)
[03/09 21:10:07   3870] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:10:07   3870] End delay calculation. (MEM=1548.31 CPU=0:00:03.9 REAL=0:00:04.0)
[03/09 21:10:07   3870] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 1548.3M) ***
[03/09 21:10:07   3871] Begin: GigaOpt postEco DRV Optimization
[03/09 21:10:07   3871] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:10:07   3871] Info: 209 clock nets excluded from IPO operation.
[03/09 21:10:07   3871] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:10:07   3871] #spOpts: N=65 mergeVia=F 
[03/09 21:10:08   3871] Core basic site is core
[03/09 21:10:08   3871] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:10:11   3874] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:10:11   3874] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 21:10:11   3874] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:10:11   3874] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 21:10:11   3874] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:10:11   3874] DEBUG: @coeDRVCandCache::init.
[03/09 21:10:12   3875] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 21:10:12   3875] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|          0|  99.14  |            |           |
[03/09 21:10:12   3875] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 21:10:12   3875] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|          0|  99.14  |   0:00:00.0|    1624.6M|
[03/09 21:10:12   3875] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:10:12   3875] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:10:12   3875] Layer 3 has 209 constrained nets 
[03/09 21:10:12   3875] Layer 7 has 231 constrained nets 
[03/09 21:10:12   3875] **** End NDR-Layer Usage Statistics ****
[03/09 21:10:12   3875] 
[03/09 21:10:12   3875] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1624.6M) ***
[03/09 21:10:12   3875] 
[03/09 21:10:12   3875] DEBUG: @coeDRVCandCache::cleanup.
[03/09 21:10:12   3875] End: GigaOpt postEco DRV Optimization
[03/09 21:10:12   3875] GigaOpt: WNS changes after routing: -0.318 -> -0.316 (bump = -0.002)
[03/09 21:10:12   3875] Begin: GigaOpt postEco optimization
[03/09 21:10:12   3875] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:10:12   3875] Info: 209 clock nets excluded from IPO operation.
[03/09 21:10:12   3875] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:10:12   3875] #spOpts: N=65 mergeVia=F 
[03/09 21:10:14   3878] *info: 209 clock nets excluded
[03/09 21:10:14   3878] *info: 2 special nets excluded.
[03/09 21:10:14   3878] *info: 257 no-driver nets excluded.
[03/09 21:10:14   3878] *info: 96 nets with fixed/cover wires excluded.
[03/09 21:10:15   3879] ** GigaOpt Optimizer WNS Slack -0.558 TNS Slack -325.630 Density 99.14
[03/09 21:10:15   3879] Optimizer WNS Pass 0
[03/09 21:10:16   3879] Active Path Group: reg2reg  
[03/09 21:10:16   3879] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:16   3879] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:10:16   3879] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:16   3879] |  -0.289|   -0.558|-270.357| -325.630|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/09 21:10:16   3879] |  -0.281|   -0.558|-269.780| -325.053|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/09 21:10:18   3881] |  -0.278|   -0.558|-269.200| -324.474|    99.14%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:10:19   3882] |  -0.278|   -0.558|-268.871| -324.145|    99.14%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:10:19   3882] |  -0.278|   -0.558|-268.803| -324.076|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:10:19   3882] |  -0.278|   -0.558|-268.803| -324.076|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:10:19   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:19   3882] 
[03/09 21:10:19   3882] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1659.0M) ***
[03/09 21:10:19   3882] Active Path Group: default 
[03/09 21:10:19   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:19   3882] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:10:19   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:19   3882] |  -0.558|   -0.558| -55.274| -324.076|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:10:19   3882] |  -0.529|   -0.529| -55.245| -324.047|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:10:19   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:19   3882] 
[03/09 21:10:19   3882] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1659.0M) ***
[03/09 21:10:19   3882] 
[03/09 21:10:19   3882] *** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=1659.0M) ***
[03/09 21:10:19   3882] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -324.047 Density 99.14
[03/09 21:10:19   3883] *** Starting refinePlace (1:04:43 mem=1659.0M) ***
[03/09 21:10:19   3883] Total net bbox length = 4.735e+05 (2.335e+05 2.399e+05) (ext = 2.514e+04)
[03/09 21:10:19   3883] Starting refinePlace ...
[03/09 21:10:19   3883] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/09 21:10:19   3883] Type 'man IMPSP-2002' for more detail.
[03/09 21:10:19   3883] Total net bbox length = 4.735e+05 (2.335e+05 2.399e+05) (ext = 2.514e+04)
[03/09 21:10:19   3883] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1659.0MB
[03/09 21:10:19   3883] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1659.0MB) @(1:04:43 - 1:04:43).
[03/09 21:10:19   3883] *** Finished refinePlace (1:04:43 mem=1659.0M) ***
[03/09 21:10:20   3883] Finished re-routing un-routed nets (0:00:00.0 1659.0M)
[03/09 21:10:20   3883] 
[03/09 21:10:20   3883] 
[03/09 21:10:20   3883] Density : 0.9914
[03/09 21:10:20   3883] Max route overflow : 0.0000
[03/09 21:10:20   3883] 
[03/09 21:10:20   3883] 
[03/09 21:10:20   3883] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1659.0M) ***
[03/09 21:10:20   3883] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -324.047 Density 99.14
[03/09 21:10:20   3883] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:10:20   3883] Layer 3 has 209 constrained nets 
[03/09 21:10:20   3883] Layer 7 has 231 constrained nets 
[03/09 21:10:20   3883] **** End NDR-Layer Usage Statistics ****
[03/09 21:10:20   3883] 
[03/09 21:10:20   3883] *** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1659.0M) ***
[03/09 21:10:20   3883] 
[03/09 21:10:20   3883] End: GigaOpt postEco optimization
[03/09 21:10:20   3884] GigaOpt: WNS changes after postEco optimization: -0.318 -> -0.303 (bump = -0.015)
[03/09 21:10:20   3884] GigaOpt: Skipping nonLegal postEco optimization
[03/09 21:10:20   3884] Design TNS changes after trial route: -321.186 -> -323.947
[03/09 21:10:20   3884] Begin: GigaOpt TNS recovery
[03/09 21:10:21   3884] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:10:21   3884] Info: 209 clock nets excluded from IPO operation.
[03/09 21:10:21   3884] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:10:21   3884] #spOpts: N=65 
[03/09 21:10:23   3886] *info: 209 clock nets excluded
[03/09 21:10:23   3886] *info: 2 special nets excluded.
[03/09 21:10:23   3886] *info: 257 no-driver nets excluded.
[03/09 21:10:23   3886] *info: 96 nets with fixed/cover wires excluded.
[03/09 21:10:24   3887] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -324.047 Density 99.14
[03/09 21:10:24   3887] Optimizer TNS Opt
[03/09 21:10:24   3888] Active Path Group: reg2reg  
[03/09 21:10:24   3888] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:24   3888] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:10:24   3888] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:10:24   3888] |  -0.278|   -0.529|-268.803| -324.047|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:10:27   3890] |  -0.278|   -0.529|-264.417| -319.661|    99.14%|   0:00:03.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/09 21:10:28   3891] |  -0.278|   -0.529|-256.752| -311.996|    99.14%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/09 21:10:28   3891] |  -0.278|   -0.529|-256.748| -311.993|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/09 21:10:29   3893] |  -0.278|   -0.529|-252.558| -307.802|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/09 21:10:30   3893] |  -0.278|   -0.529|-252.537| -307.782|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/09 21:10:31   3894] |  -0.278|   -0.529|-249.702| -304.947|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_/D   |
[03/09 21:10:31   3895] |  -0.278|   -0.529|-249.540| -304.784|    99.15%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:10:31   3895] |        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
[03/09 21:10:32   3895] |  -0.278|   -0.529|-249.528| -304.772|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:10:32   3895] |        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
[03/09 21:10:33   3896] |  -0.278|   -0.529|-240.154| -295.398|    99.16%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:10:33   3896] |        |         |        |         |          |            |        |          |         | _reg_61_/D                                         |
[03/09 21:10:33   3897] |  -0.278|   -0.529|-236.028| -291.272|    99.17%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:10:33   3897] |        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
[03/09 21:10:35   3898] |  -0.278|   -0.529|-233.883| -289.127|    99.17%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
[03/09 21:10:35   3898] |  -0.278|   -0.529|-233.812| -289.057|    99.18%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
[03/09 21:10:37   3900] |  -0.278|   -0.529|-226.262| -281.507|    99.19%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:10:37   3900] |        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
[03/09 21:10:37   3900] |  -0.278|   -0.529|-226.229| -281.474|    99.19%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:10:37   3900] |        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
[03/09 21:10:38   3901] |  -0.278|   -0.529|-224.552| -279.797|    99.20%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
[03/09 21:10:40   3904] |  -0.278|   -0.529|-221.930| -277.174|    99.20%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:10:40   3904] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 21:10:40   3904] |  -0.278|   -0.529|-221.533| -276.777|    99.20%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:10:40   3904] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 21:10:40   3904] |  -0.278|   -0.529|-221.384| -276.629|    99.21%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:10:40   3904] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 21:10:40   3904] |  -0.278|   -0.529|-221.361| -276.605|    99.21%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:10:40   3904] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 21:10:43   3906] |  -0.278|   -0.529|-218.883| -274.128|    99.22%|   0:00:03.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/09 21:10:43   3907] |  -0.278|   -0.529|-218.027| -273.272|    99.22%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/09 21:10:45   3909] |  -0.278|   -0.529|-212.830| -268.075|    99.24%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:10:45   3909] |        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
[03/09 21:10:46   3909] |  -0.278|   -0.529|-212.798| -268.042|    99.24%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:10:46   3909] |        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
[03/09 21:10:47   3910] |  -0.278|   -0.529|-211.650| -266.894|    99.25%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:10:47   3910] |        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
[03/09 21:10:49   3913] |  -0.278|   -0.529|-209.114| -264.359|    99.26%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:10:49   3913] |        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
[03/09 21:10:51   3915] |  -0.278|   -0.529|-207.657| -262.901|    99.26%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 21:10:51   3915] |        |         |        |         |          |            |        |          |         | eg_55_/D                                           |
[03/09 21:10:53   3916] |  -0.278|   -0.529|-206.771| -262.016|    99.27%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:10:53   3916] |        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
[03/09 21:10:53   3916] |  -0.278|   -0.529|-206.566| -261.811|    99.27%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:10:53   3916] |        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
[03/09 21:10:53   3916] |  -0.278|   -0.529|-206.488| -261.733|    99.27%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:10:53   3916] |        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
[03/09 21:10:55   3918] |  -0.278|   -0.529|-205.211| -260.456|    99.28%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:10:55   3918] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 21:10:55   3919] |  -0.278|   -0.529|-205.120| -260.364|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:10:55   3919] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 21:10:55   3919] |  -0.278|   -0.529|-205.076| -260.320|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:10:55   3919] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 21:10:55   3919] |  -0.278|   -0.529|-205.031| -260.276|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:10:55   3919] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 21:10:55   3919] |  -0.278|   -0.529|-205.009| -260.254|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:10:55   3919] |        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
[03/09 21:10:56   3920] |  -0.278|   -0.529|-204.841| -260.086|    99.28%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 21:10:56   3920] |        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
[03/09 21:10:57   3920] |  -0.278|   -0.529|-204.750| -259.995|    99.28%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 21:10:57   3920] |        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
[03/09 21:10:58   3921] |  -0.278|   -0.529|-204.649| -259.893|    99.28%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 21:10:58   3921] |        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
[03/09 21:10:58   3922] |  -0.278|   -0.529|-204.322| -259.567|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 21:10:58   3922] |        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
[03/09 21:10:59   3922] |  -0.278|   -0.529|-204.245| -259.489|    99.29%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 21:10:59   3922] |        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
[03/09 21:11:00   3923] |  -0.278|   -0.529|-204.160| -259.405|    99.29%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_12_/D   |
[03/09 21:11:00   3924] |  -0.278|   -0.529|-204.161| -259.406|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:11:00   3924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:00   3924] 
[03/09 21:11:00   3924] *** Finish Core Optimize Step (cpu=0:00:35.9 real=0:00:36.0 mem=1659.0M) ***
[03/09 21:11:00   3924] Active Path Group: default 
[03/09 21:11:00   3924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:00   3924] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:11:00   3924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:00   3924] |  -0.529|   -0.529| -55.245| -259.406|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:11:00   3924] |  -0.529|   -0.529| -54.963| -259.124|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[84]                                        |
[03/09 21:11:00   3924] |  -0.529|   -0.529| -54.848| -259.009|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[19]                                        |
[03/09 21:11:00   3924] |  -0.529|   -0.529| -53.978| -258.139|    99.30%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[43]                                        |
[03/09 21:11:00   3924] |  -0.529|   -0.529| -53.539| -257.701|    99.30%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[52]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -52.713| -256.875|    99.30%|   0:00:01.0| 1659.0M|   WC_VIEW|  default| sum_out[103]                                       |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -52.689| -256.850|    99.30%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[89]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -52.153| -256.314|    99.31%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[74]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -51.730| -255.891|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[63]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -51.607| -255.768|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[146]                                       |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -51.340| -255.501|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[20]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -51.158| -255.319|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[113]                                       |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -51.112| -255.273|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[51]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -50.884| -255.046|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[97]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -50.799| -254.960|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[67]                                        |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -50.707| -254.868|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[121]                                       |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[139]                                       |
[03/09 21:11:01   3924] |  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:11:01   3924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:01   3924] 
[03/09 21:11:01   3924] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1659.0M) ***
[03/09 21:11:01   3924] 
[03/09 21:11:01   3924] *** Finished Optimize Step Cumulative (cpu=0:00:36.7 real=0:00:37.0 mem=1659.0M) ***
[03/09 21:11:01   3924] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -254.746 Density 99.33
[03/09 21:11:01   3925] *** Starting refinePlace (1:05:25 mem=1659.0M) ***
[03/09 21:11:01   3925] Total net bbox length = 4.740e+05 (2.337e+05 2.403e+05) (ext = 2.516e+04)
[03/09 21:11:01   3925] Starting refinePlace ...
[03/09 21:11:01   3925] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/09 21:11:01   3925] Type 'man IMPSP-2002' for more detail.
[03/09 21:11:01   3925] Total net bbox length = 4.740e+05 (2.337e+05 2.403e+05) (ext = 2.516e+04)
[03/09 21:11:01   3925] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1659.0MB
[03/09 21:11:01   3925] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1659.0MB) @(1:05:25 - 1:05:25).
[03/09 21:11:01   3925] *** Finished refinePlace (1:05:25 mem=1659.0M) ***
[03/09 21:11:01   3925] Finished re-routing un-routed nets (0:00:00.0 1659.0M)
[03/09 21:11:01   3925] 
[03/09 21:11:02   3925] 
[03/09 21:11:02   3925] Density : 0.9933
[03/09 21:11:02   3925] Max route overflow : 0.0000
[03/09 21:11:02   3925] 
[03/09 21:11:02   3925] 
[03/09 21:11:02   3925] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1659.0M) ***
[03/09 21:11:02   3925] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -254.746 Density 99.33
[03/09 21:11:02   3925] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:11:02   3925] Layer 3 has 209 constrained nets 
[03/09 21:11:02   3925] Layer 7 has 230 constrained nets 
[03/09 21:11:02   3925] **** End NDR-Layer Usage Statistics ****
[03/09 21:11:02   3925] 
[03/09 21:11:02   3925] *** Finish post-CTS Setup Fixing (cpu=0:00:38.2 real=0:00:38.0 mem=1659.0M) ***
[03/09 21:11:02   3925] 
[03/09 21:11:02   3926] End: GigaOpt TNS recovery
[03/09 21:11:02   3926] *** Steiner Routed Nets: 0.152%; Threshold: 100; Threshold for Hold: 100
[03/09 21:11:02   3926] Re-routed 0 nets
[03/09 21:11:02   3926] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 21:11:02   3926] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:11:02   3926] Info: 209 clock nets excluded from IPO operation.
[03/09 21:11:02   3926] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:11:02   3926] #spOpts: N=65 
[03/09 21:11:04   3928] *info: 209 clock nets excluded
[03/09 21:11:04   3928] *info: 2 special nets excluded.
[03/09 21:11:04   3928] *info: 257 no-driver nets excluded.
[03/09 21:11:05   3928] *info: 96 nets with fixed/cover wires excluded.
[03/09 21:11:06   3929] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -254.746 Density 99.33
[03/09 21:11:06   3929] Optimizer TNS Opt
[03/09 21:11:06   3929] Active Path Group: reg2reg  
[03/09 21:11:06   3930] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:06   3930] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:11:06   3930] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:06   3930] |  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:11:08   3931] |  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/09 21:11:08   3931] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 21:11:08   3932] |  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/09 21:11:08   3932] |  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/09 21:11:08   3932] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:08   3932] 
[03/09 21:11:08   3932] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=1659.0M) ***
[03/09 21:11:08   3932] Active Path Group: default 
[03/09 21:11:09   3932] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:09   3932] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:11:09   3932] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:09   3932] |  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:01.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:11:09   3932] |  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[146]                                       |
[03/09 21:11:09   3932] |  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[141]                                       |
[03/09 21:11:09   3932] |  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:11:09   3932] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:11:09   3932] 
[03/09 21:11:09   3932] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1659.0M) ***
[03/09 21:11:09   3932] 
[03/09 21:11:09   3932] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1659.0M) ***
[03/09 21:11:09   3932] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:11:09   3932] Layer 3 has 209 constrained nets 
[03/09 21:11:09   3932] Layer 7 has 230 constrained nets 
[03/09 21:11:09   3932] **** End NDR-Layer Usage Statistics ****
[03/09 21:11:09   3932] 
[03/09 21:11:09   3932] *** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1659.0M) ***
[03/09 21:11:09   3932] 
[03/09 21:11:09   3932] End: GigaOpt Optimization in post-eco TNS mode
[03/09 21:11:09   3932] **optDesign ... cpu = 0:06:53, real = 0:06:52, mem = 1476.0M, totSessionCpu=1:05:33 **
[03/09 21:11:09   3932] ** Profile ** Start :  cpu=0:00:00.0, mem=1476.0M
[03/09 21:11:09   3933] ** Profile ** Other data :  cpu=0:00:00.1, mem=1476.0M
[03/09 21:11:09   3933] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1484.0M
[03/09 21:11:10   3933] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1484.0M
[03/09 21:11:10   3933] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.278  | -0.529  |
|           TNS (ns):|-254.747 |-204.162 | -50.585 |
|    Violating Paths:|  1789   |  1629   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.631%
       (99.328% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1484.0M
[03/09 21:11:10   3933] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:11:10   3934] Info: 209 clock nets excluded from IPO operation.
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Begin Power Analysis
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934]     0.00V	    VSS
[03/09 21:11:10   3934]     0.90V	    VDD
[03/09 21:11:10   3934] Begin Processing Timing Library for Power Calculation
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Begin Processing Timing Library for Power Calculation
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.10MB/1247.10MB)
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Begin Processing Timing Window Data for Power Calculation
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.10MB/1247.10MB)
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Begin Processing User Attributes
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.10MB/1247.10MB)
[03/09 21:11:10   3934] 
[03/09 21:11:10   3934] Begin Processing Signal Activity
[03/09 21:11:10   3934] 
[03/09 21:11:12   3936] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1249.89MB/1249.89MB)
[03/09 21:11:12   3936] 
[03/09 21:11:12   3936] Begin Power Computation
[03/09 21:11:12   3936] 
[03/09 21:11:12   3936]       ----------------------------------------------------------
[03/09 21:11:12   3936]       # of cell(s) missing both power/leakage table: 0
[03/09 21:11:12   3936]       # of cell(s) missing power table: 0
[03/09 21:11:12   3936]       # of cell(s) missing leakage table: 0
[03/09 21:11:12   3936]       # of MSMV cell(s) missing power_level: 0
[03/09 21:11:12   3936]       ----------------------------------------------------------
[03/09 21:11:12   3936] 
[03/09 21:11:12   3936] 
[03/09 21:11:16   3940] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1249.89MB/1249.89MB)
[03/09 21:11:16   3940] 
[03/09 21:11:16   3940] Begin Processing User Attributes
[03/09 21:11:16   3940] 
[03/09 21:11:16   3940] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1249.89MB/1249.89MB)
[03/09 21:11:16   3940] 
[03/09 21:11:16   3940] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1249.89MB/1249.89MB)
[03/09 21:11:16   3940] 
[03/09 21:11:17   3941]   Timing Snapshot: (REF)
[03/09 21:11:17   3941]      Weighted WNS: -0.303
[03/09 21:11:17   3941]       All  PG WNS: -0.529
[03/09 21:11:17   3941]       High PG WNS: -0.278
[03/09 21:11:17   3941]       All  PG TNS: -254.746
[03/09 21:11:17   3941]       High PG TNS: -204.161
[03/09 21:11:17   3941]          Tran DRV: 0
[03/09 21:11:17   3941]           Cap DRV: 0
[03/09 21:11:17   3941]        Fanout DRV: 0
[03/09 21:11:17   3941]            Glitch: 0
[03/09 21:11:17   3941]    Category Slack: { [L, -0.529] [H, -0.278] }
[03/09 21:11:17   3941] 
[03/09 21:11:17   3941] Begin: Power Optimization
[03/09 21:11:17   3941] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:11:17   3941] #spOpts: N=65 mergeVia=F 
[03/09 21:11:19   3942] Reclaim Optimization WNS Slack -0.529  TNS Slack -254.746 Density 99.33
[03/09 21:11:19   3942] +----------+---------+--------+--------+------------+--------+
[03/09 21:11:19   3942] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 21:11:19   3942] +----------+---------+--------+--------+------------+--------+
[03/09 21:11:19   3942] |    99.33%|        -|  -0.529|-254.746|   0:00:00.0| 1632.8M|
[03/09 21:11:23   3946] |    99.33%|        0|  -0.529|-254.746|   0:00:04.0| 1632.8M|
[03/09 21:11:36   3960] |    99.33%|        0|  -0.529|-254.746|   0:00:13.0| 1632.8M|
[03/09 21:12:00   3984] |    99.26%|       82|  -0.529|-254.745|   0:00:24.0| 1627.1M|
[03/09 21:12:01   3985] |    99.26%|        1|  -0.529|-254.745|   0:00:01.0| 1627.1M|
[03/09 21:12:20   4003] |    98.70%|     2532|  -0.529|-253.099|   0:00:19.0| 1630.2M|
[03/09 21:12:21   4004] |    98.70%|       57|  -0.529|-253.039|   0:00:01.0| 1630.2M|
[03/09 21:12:21   4004] +----------+---------+--------+--------+------------+--------+
[03/09 21:12:21   4004] Reclaim Optimization End WNS Slack -0.529  TNS Slack -253.039 Density 98.70
[03/09 21:12:21   4004] 
[03/09 21:12:21   4004] ** Summary: Restruct = 83 Buffer Deletion = 0 Declone = 0 Resize = 2595 **
[03/09 21:12:21   4004] --------------------------------------------------------------
[03/09 21:12:21   4004] |                                   | Total     | Sequential |
[03/09 21:12:21   4004] --------------------------------------------------------------
[03/09 21:12:21   4004] | Num insts resized                 |    1815  |      18    |
[03/09 21:12:21   4004] | Num insts undone                  |       7  |       0    |
[03/09 21:12:21   4004] | Num insts Downsized               |     731  |      18    |
[03/09 21:12:21   4004] | Num insts Samesized               |    1084  |       0    |
[03/09 21:12:21   4004] | Num insts Upsized                 |       0  |       0    |
[03/09 21:12:21   4004] | Num multiple commits+uncommits    |     768  |       -    |
[03/09 21:12:21   4004] --------------------------------------------------------------
[03/09 21:12:21   4004] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:12:21   4004] Layer 3 has 209 constrained nets 
[03/09 21:12:21   4004] Layer 7 has 230 constrained nets 
[03/09 21:12:21   4004] **** End NDR-Layer Usage Statistics ****
[03/09 21:12:21   4004] ** Finished Core Power Optimization (cpu = 0:01:03) (real = 0:01:04) **
[03/09 21:12:21   4004] Executing incremental physical updates
[03/09 21:12:21   4004] #spOpts: N=65 mergeVia=F 
[03/09 21:12:21   4005] *** Starting refinePlace (1:06:45 mem=1595.9M) ***
[03/09 21:12:21   4005] Total net bbox length = 4.740e+05 (2.337e+05 2.404e+05) (ext = 2.516e+04)
[03/09 21:12:21   4005] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:12:21   4005] Density distribution unevenness ratio = 2.139%
[03/09 21:12:21   4005] RPlace IncrNP: Rollback Lev = -3
[03/09 21:12:21   4005] RPlace: Density =1.155556, incremental np is triggered.
[03/09 21:12:21   4005] nrCritNet: 2.00% ( 668 / 33437 ) cutoffSlk: -259.4ps stdDelay: 14.2ps
[03/09 21:12:32   4016] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/09 21:12:32   4016] Density distribution unevenness ratio = 2.061%
[03/09 21:12:32   4016] RPlace postIncrNP: Density = 1.155556 -> 1.135556.
[03/09 21:12:32   4016] RPlace postIncrNP Info: Density distribution changes:
[03/09 21:12:32   4016] [1.10+      ] :	 15 (2.22%) -> 12 (1.78%)
[03/09 21:12:32   4016] [1.05 - 1.10] :	 60 (8.88%) -> 67 (9.91%)
[03/09 21:12:32   4016] [1.00 - 1.05] :	 163 (24.11%) -> 158 (23.37%)
[03/09 21:12:32   4016] [0.95 - 1.00] :	 265 (39.20%) -> 267 (39.50%)
[03/09 21:12:32   4016] [0.90 - 0.95] :	 121 (17.90%) -> 125 (18.49%)
[03/09 21:12:32   4016] [0.85 - 0.90] :	 39 (5.77%) -> 41 (6.07%)
[03/09 21:12:32   4016] [0.80 - 0.85] :	 11 (1.63%) -> 5 (0.74%)
[03/09 21:12:32   4016] [CPU] RefinePlace/IncrNP (cpu=0:00:11.6, real=0:00:11.0, mem=1595.9MB) @(1:06:45 - 1:06:57).
[03/09 21:12:32   4016] Move report: incrNP moves 50359 insts, mean move: 1.56 um, max move: 36.60 um
[03/09 21:12:32   4016] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1005): (427.80, 319.60) --> (407.40, 303.40)
[03/09 21:12:32   4016] Move report: Timing Driven Placement moves 50359 insts, mean move: 1.56 um, max move: 36.60 um
[03/09 21:12:32   4016] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1005): (427.80, 319.60) --> (407.40, 303.40)
[03/09 21:12:32   4016] 	Runtime: CPU: 0:00:11.6 REAL: 0:00:11.0 MEM: 1595.9MB
[03/09 21:12:32   4016] Starting refinePlace ...
[03/09 21:12:32   4016] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:12:32   4016] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:12:32   4016] Density distribution unevenness ratio = 2.064%
[03/09 21:12:34   4018]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 21:12:34   4018] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=1595.9MB) @(1:06:57 - 1:06:59).
[03/09 21:12:34   4018] Move report: preRPlace moves 54685 insts, mean move: 2.30 um, max move: 44.00 um
[03/09 21:12:34   4018] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U334): (416.00, 301.60) --> (415.20, 344.80)
[03/09 21:12:34   4018] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 21:12:35   4018] wireLenOptFixPriorityInst 5026 inst fixed
[03/09 21:12:35   4019] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:12:35   4019] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1595.9MB) @(1:06:59 - 1:06:59).
[03/09 21:12:35   4019] Move report: Detail placement moves 54685 insts, mean move: 2.30 um, max move: 44.00 um
[03/09 21:12:35   4019] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U334): (416.00, 301.60) --> (415.20, 344.80)
[03/09 21:12:35   4019] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1595.9MB
[03/09 21:12:35   4019] Statistics of distance of Instance movement in refine placement:
[03/09 21:12:35   4019]   maximum (X+Y) =        44.20 um
[03/09 21:12:35   4019]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U334) with max move: (414.2, 301.6) -> (415.2, 344.8)
[03/09 21:12:35   4019]   mean    (X+Y) =         3.25 um
[03/09 21:12:35   4019] Total instances flipped for legalization: 306
[03/09 21:12:35   4019] Summary Report:
[03/09 21:12:35   4019] Instances move: 30682 (out of 31396 movable)
[03/09 21:12:35   4019] Mean displacement: 3.25 um
[03/09 21:12:35   4019] Max displacement: 44.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U334) (414.2, 301.6) -> (415.2, 344.8)
[03/09 21:12:35   4019] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 21:12:35   4019] Total instances moved : 30682
[03/09 21:12:35   4019] Total net bbox length = 5.188e+05 (2.631e+05 2.558e+05) (ext = 2.506e+04)
[03/09 21:12:35   4019] Runtime: CPU: 0:00:14.2 REAL: 0:00:14.0 MEM: 1595.9MB
[03/09 21:12:35   4019] [CPU] RefinePlace/total (cpu=0:00:14.2, real=0:00:14.0, mem=1595.9MB) @(1:06:45 - 1:06:59).
[03/09 21:12:35   4019] *** Finished refinePlace (1:06:59 mem=1595.9M) ***
[03/09 21:12:36   4020]   Timing Snapshot: (TGT)
[03/09 21:12:36   4020]      Weighted WNS: -0.302
[03/09 21:12:36   4020]       All  PG WNS: -0.529
[03/09 21:12:36   4020]       High PG WNS: -0.277
[03/09 21:12:36   4020]       All  PG TNS: -253.039
[03/09 21:12:36   4020]       High PG TNS: -202.461
[03/09 21:12:36   4020]          Tran DRV: 0
[03/09 21:12:36   4020]           Cap DRV: 0
[03/09 21:12:36   4020]        Fanout DRV: 0
[03/09 21:12:36   4020]            Glitch: 0
[03/09 21:12:36   4020]    Category Slack: { [L, -0.529] [H, -0.277] }
[03/09 21:12:36   4020] 
[03/09 21:12:36   4020] Checking setup slack degradation ...
[03/09 21:12:36   4020] 
[03/09 21:12:36   4020] Recovery Manager:
[03/09 21:12:36   4020]   Low  Effort WNS Jump: 0.000 (REF: -0.529, TGT: -0.529, Threshold: 0.010) - Skip
[03/09 21:12:36   4020]   High Effort WNS Jump: 0.000 (REF: -0.278, TGT: -0.277, Threshold: 0.010) - Skip
[03/09 21:12:36   4020]   Low  Effort TNS Jump: 0.000 (REF: -254.746, TGT: -253.039, Threshold: 25.475) - Skip
[03/09 21:12:36   4020]   High Effort TNS Jump: 0.000 (REF: -204.161, TGT: -202.461, Threshold: 25.000) - Skip
[03/09 21:12:36   4020] 
[03/09 21:12:37   4020] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:12:37   4021] Info: 209 clock nets excluded from IPO operation.
[03/09 21:12:37   4021] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:12:37   4021] #spOpts: N=65 mergeVia=F 
[03/09 21:12:39   4023] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:12:39   4023] Info: 209 clock nets excluded from IPO operation.
[03/09 21:12:40   4024] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:12:40   4024] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:12:40   4024] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:12:40   4024] |  -0.529|   -0.529|-253.039| -253.039|    98.70%|   0:00:00.0| 1630.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:12:40   4024] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:12:40   4024] 
[03/09 21:12:40   4024] *** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1630.2M) ***
[03/09 21:12:40   4024] 
[03/09 21:12:40   4024] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1630.2M) ***
[03/09 21:12:40   4024] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:12:40   4024] Layer 3 has 209 constrained nets 
[03/09 21:12:40   4024] Layer 7 has 230 constrained nets 
[03/09 21:12:40   4024] **** End NDR-Layer Usage Statistics ****
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Begin Power Analysis
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025]     0.00V	    VSS
[03/09 21:12:41   4025]     0.90V	    VDD
[03/09 21:12:41   4025] Begin Processing Timing Library for Power Calculation
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Begin Processing Timing Library for Power Calculation
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Begin Processing Timing Window Data for Power Calculation
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Begin Processing User Attributes
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:41   4025] 
[03/09 21:12:41   4025] Begin Processing Signal Activity
[03/09 21:12:41   4025] 
[03/09 21:12:43   4027] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:43   4027] 
[03/09 21:12:43   4027] Begin Power Computation
[03/09 21:12:43   4027] 
[03/09 21:12:43   4027]       ----------------------------------------------------------
[03/09 21:12:43   4027]       # of cell(s) missing both power/leakage table: 0
[03/09 21:12:43   4027]       # of cell(s) missing power table: 0
[03/09 21:12:43   4027]       # of cell(s) missing leakage table: 0
[03/09 21:12:43   4027]       # of MSMV cell(s) missing power_level: 0
[03/09 21:12:43   4027]       ----------------------------------------------------------
[03/09 21:12:43   4027] 
[03/09 21:12:43   4027] 
[03/09 21:12:46   4030] Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:46   4030] 
[03/09 21:12:46   4030] Begin Processing User Attributes
[03/09 21:12:46   4030] 
[03/09 21:12:46   4030] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:46   4030] 
[03/09 21:12:46   4030] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1347.66MB/1347.66MB)
[03/09 21:12:46   4030] 
[03/09 21:12:47   4031] *** Finished Leakage Power Optimization (cpu=0:01:30, real=0:01:30, mem=1479.42M, totSessionCpu=1:07:11).
[03/09 21:12:47   4031] Extraction called for design 'core' of instances=59618 and nets=33694 using extraction engine 'preRoute' .
[03/09 21:12:47   4031] PreRoute RC Extraction called for design core.
[03/09 21:12:47   4031] RC Extraction called in multi-corner(2) mode.
[03/09 21:12:47   4031] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:12:47   4031] RCMode: PreRoute
[03/09 21:12:47   4031]       RC Corner Indexes            0       1   
[03/09 21:12:47   4031] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:12:47   4031] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:12:47   4031] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:12:47   4031] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:12:47   4031] Shrink Factor                : 1.00000
[03/09 21:12:47   4031] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 21:12:47   4031] Using capacitance table file ...
[03/09 21:12:47   4031] Initializing multi-corner capacitance tables ... 
[03/09 21:12:47   4031] Initializing multi-corner resistance tables ...
[03/09 21:12:48   4032] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1460.738M)
[03/09 21:12:48   4032] doiPBLastSyncSlave
[03/09 21:12:48   4032] #################################################################################
[03/09 21:12:48   4032] # Design Stage: PreRoute
[03/09 21:12:48   4032] # Design Name: core
[03/09 21:12:48   4032] # Design Mode: 65nm
[03/09 21:12:48   4032] # Analysis Mode: MMMC Non-OCV 
[03/09 21:12:48   4032] # Parasitics Mode: No SPEF/RCDB
[03/09 21:12:48   4032] # Signoff Settings: SI Off 
[03/09 21:12:48   4032] #################################################################################
[03/09 21:12:49   4033] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:12:49   4033] Calculate delays in BcWc mode...
[03/09 21:12:49   4033] Topological Sorting (CPU = 0:00:00.1, MEM = 1467.6M, InitMEM = 1462.8M)
[03/09 21:12:53   4037] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:12:53   4037] End delay calculation. (MEM=1539.45 CPU=0:00:03.9 REAL=0:00:04.0)
[03/09 21:12:53   4037] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1539.5M) ***
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Begin Power Analysis
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038]     0.00V	    VSS
[03/09 21:12:54   4038]     0.90V	    VDD
[03/09 21:12:54   4038] Begin Processing Timing Library for Power Calculation
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Begin Processing Timing Library for Power Calculation
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1282.80MB/1282.80MB)
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Begin Processing Timing Window Data for Power Calculation
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1282.80MB/1282.80MB)
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Begin Processing User Attributes
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1282.80MB/1282.80MB)
[03/09 21:12:54   4038] 
[03/09 21:12:54   4038] Begin Processing Signal Activity
[03/09 21:12:54   4038] 
[03/09 21:12:56   4040] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1283.36MB/1283.36MB)
[03/09 21:12:56   4040] 
[03/09 21:12:56   4040] Begin Power Computation
[03/09 21:12:56   4040] 
[03/09 21:12:56   4040]       ----------------------------------------------------------
[03/09 21:12:56   4040]       # of cell(s) missing both power/leakage table: 0
[03/09 21:12:56   4040]       # of cell(s) missing power table: 0
[03/09 21:12:56   4040]       # of cell(s) missing leakage table: 0
[03/09 21:12:56   4040]       # of MSMV cell(s) missing power_level: 0
[03/09 21:12:56   4040]       ----------------------------------------------------------
[03/09 21:12:56   4040] 
[03/09 21:12:56   4040] 
[03/09 21:12:59   4043] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1283.36MB/1283.36MB)
[03/09 21:12:59   4043] 
[03/09 21:12:59   4043] Begin Processing User Attributes
[03/09 21:12:59   4043] 
[03/09 21:12:59   4043] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1283.36MB/1283.36MB)
[03/09 21:12:59   4043] 
[03/09 21:12:59   4043] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1283.36MB/1283.36MB)
[03/09 21:12:59   4043] 
[03/09 21:13:00   4044] <optDesign CMD> Restore Using all VT Cells
[03/09 21:13:00   4044] Reported timing to dir ./timingReports
[03/09 21:13:00   4044] **optDesign ... cpu = 0:08:44, real = 0:08:43, mem = 1477.4M, totSessionCpu=1:07:24 **
[03/09 21:13:00   4044] ** Profile ** Start :  cpu=0:00:00.0, mem=1477.4M
[03/09 21:13:00   4044] ** Profile ** Other data :  cpu=0:00:00.1, mem=1477.4M
[03/09 21:13:00   4044] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1487.4M
[03/09 21:13:01   4045] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1479.4M
[03/09 21:13:02   4046] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1479.4M
[03/09 21:13:02   4046] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.276  | -0.529  |
|           TNS (ns):|-253.387 |-202.637 | -50.750 |
|    Violating Paths:|  1779   |  1619   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1479.4M
[03/09 21:13:02   4046] **optDesign ... cpu = 0:08:46, real = 0:08:45, mem = 1477.4M, totSessionCpu=1:07:26 **
[03/09 21:13:02   4046] *** Finished optDesign ***
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:56 real=  0:08:54)
[03/09 21:13:02   4046] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:46 real=  0:02:46)
[03/09 21:13:02   4046] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:02:44 real=  0:02:44)
[03/09 21:13:02   4046] 	OPT_RUNTIME:          phyUpdate (count =  8): (cpu=  0:01:06 real=  0:01:05)
[03/09 21:13:02   4046] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:05 real=  0:03:05)
[03/09 21:13:02   4046] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:02:01 real=  0:02:02)
[03/09 21:13:02   4046] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[03/09 21:13:02   4046] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 21:13:02   4046] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:22 real=  0:01:21)
[03/09 21:13:02   4046] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:39 real=  0:01:38)
[03/09 21:13:02   4046] Info: pop threads available for lower-level modules during optimization.
[03/09 21:13:02   4046] Check Priority Inst Failed: CTS_ccl_BUF_clk_G0_L3_6, Center Move (131.200,212.500)->(123.100,223.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 120.400 201.700 120.400 223.300
[03/09 21:13:02   4046] addCustomLine AAA 120.400 201.700 142.000 201.700
[03/09 21:13:02   4046] addCustomLine AAA 120.400 223.300 142.000 223.300
[03/09 21:13:02   4046] addCustomLine AAA 142.000 201.700 142.000 223.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_, Center Move (314.400,14.500)->(312.800,25.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 303.600 3.700 303.600 25.300
[03/09 21:13:02   4046] addCustomLine AAA 303.600 3.700 325.200 3.700
[03/09 21:13:02   4046] addCustomLine AAA 303.600 25.300 325.200 25.300
[03/09 21:13:02   4046] addCustomLine AAA 325.200 3.700 325.200 25.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_, Center Move (364.400,12.700)->(356.600,23.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 353.600 1.900 353.600 23.500
[03/09 21:13:02   4046] addCustomLine AAA 353.600 1.900 375.200 1.900
[03/09 21:13:02   4046] addCustomLine AAA 353.600 23.500 375.200 23.500
[03/09 21:13:02   4046] addCustomLine AAA 375.200 1.900 375.200 23.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_, Center Move (315.200,18.100)->(314.000,28.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 304.400 7.300 304.400 28.900
[03/09 21:13:02   4046] addCustomLine AAA 304.400 7.300 326.000 7.300
[03/09 21:13:02   4046] addCustomLine AAA 304.400 28.900 326.000 28.900
[03/09 21:13:02   4046] addCustomLine AAA 326.000 7.300 326.000 28.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_, Center Move (314.600,19.900)->(317.000,30.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 303.800 9.100 303.800 30.700
[03/09 21:13:02   4046] addCustomLine AAA 303.800 9.100 325.400 9.100
[03/09 21:13:02   4046] addCustomLine AAA 303.800 30.700 325.400 30.700
[03/09 21:13:02   4046] addCustomLine AAA 325.400 9.100 325.400 30.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_, Center Move (385.100,27.100)->(374.300,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 374.300 16.300 374.300 37.900
[03/09 21:13:02   4046] addCustomLine AAA 374.300 16.300 395.900 16.300
[03/09 21:13:02   4046] addCustomLine AAA 374.300 37.900 395.900 37.900
[03/09 21:13:02   4046] addCustomLine AAA 395.900 16.300 395.900 37.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_, Center Move (244.700,66.700)->(237.500,77.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 233.900 55.900 233.900 77.500
[03/09 21:13:02   4046] addCustomLine AAA 233.900 55.900 255.500 55.900
[03/09 21:13:02   4046] addCustomLine AAA 233.900 77.500 255.500 77.500
[03/09 21:13:02   4046] addCustomLine AAA 255.500 55.900 255.500 77.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory2_reg_62_, Center Move (53.700,424.900)->(52.500,414.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 42.900 414.100 42.900 435.700
[03/09 21:13:02   4046] addCustomLine AAA 42.900 414.100 64.500 414.100
[03/09 21:13:02   4046] addCustomLine AAA 42.900 435.700 64.500 435.700
[03/09 21:13:02   4046] addCustomLine AAA 64.500 414.100 64.500 435.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory2_reg_59_, Center Move (74.700,226.900)->(75.300,237.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 63.900 216.100 63.900 237.700
[03/09 21:13:02   4046] addCustomLine AAA 63.900 216.100 85.500 216.100
[03/09 21:13:02   4046] addCustomLine AAA 63.900 237.700 85.500 237.700
[03/09 21:13:02   4046] addCustomLine AAA 85.500 216.100 85.500 237.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory2_reg_50_, Center Move (78.300,424.900)->(70.700,414.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 67.500 414.100 67.500 435.700
[03/09 21:13:02   4046] addCustomLine AAA 67.500 414.100 89.100 414.100
[03/09 21:13:02   4046] addCustomLine AAA 67.500 435.700 89.100 435.700
[03/09 21:13:02   4046] addCustomLine AAA 89.100 414.100 89.100 435.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory2_reg_48_, Center Move (71.900,426.700)->(69.100,415.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 61.100 415.900 61.100 437.500
[03/09 21:13:02   4046] addCustomLine AAA 61.100 415.900 82.700 415.900
[03/09 21:13:02   4046] addCustomLine AAA 61.100 437.500 82.700 437.500
[03/09 21:13:02   4046] addCustomLine AAA 82.700 415.900 82.700 437.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory2_reg_8_, Center Move (36.500,210.700)->(32.700,221.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 25.700 199.900 25.700 221.500
[03/09 21:13:02   4046] addCustomLine AAA 25.700 199.900 47.300 199.900
[03/09 21:13:02   4046] addCustomLine AAA 25.700 221.500 47.300 221.500
[03/09 21:13:02   4046] addCustomLine AAA 47.300 199.900 47.300 221.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory2_reg_0_, Center Move (36.500,415.900)->(41.300,405.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 25.700 405.100 25.700 426.700
[03/09 21:13:02   4046] addCustomLine AAA 25.700 405.100 47.300 405.100
[03/09 21:13:02   4046] addCustomLine AAA 25.700 426.700 47.300 426.700
[03/09 21:13:02   4046] addCustomLine AAA 47.300 405.100 47.300 426.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory0_reg_8_, Center Move (36.500,212.500)->(31.700,223.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 25.700 201.700 25.700 223.300
[03/09 21:13:02   4046] addCustomLine AAA 25.700 201.700 47.300 201.700
[03/09 21:13:02   4046] addCustomLine AAA 25.700 223.300 47.300 223.300
[03/09 21:13:02   4046] addCustomLine AAA 47.300 201.700 47.300 223.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory0_reg_0_, Center Move (32.500,415.900)->(37.500,405.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 21.700 405.100 21.700 426.700
[03/09 21:13:02   4046] addCustomLine AAA 21.700 405.100 43.300 405.100
[03/09 21:13:02   4046] addCustomLine AAA 21.700 426.700 43.300 426.700
[03/09 21:13:02   4046] addCustomLine AAA 43.300 405.100 43.300 426.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory7_reg_51_, Center Move (14.400,410.500)->(20.400,399.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 3.600 399.700 3.600 421.300
[03/09 21:13:02   4046] addCustomLine AAA 3.600 399.700 25.200 399.700
[03/09 21:13:02   4046] addCustomLine AAA 3.600 421.300 25.200 421.300
[03/09 21:13:02   4046] addCustomLine AAA 25.200 399.700 25.200 421.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory7_reg_44_, Center Move (108.200,410.500)->(92.400,399.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 97.400 399.700 97.400 421.300
[03/09 21:13:02   4046] addCustomLine AAA 97.400 399.700 119.000 399.700
[03/09 21:13:02   4046] addCustomLine AAA 97.400 421.300 119.000 421.300
[03/09 21:13:02   4046] addCustomLine AAA 119.000 399.700 119.000 421.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory7_reg_11_, Center Move (14.000,190.900)->(26.800,199.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 3.200 180.100 3.200 201.700
[03/09 21:13:02   4046] addCustomLine AAA 3.200 180.100 24.800 180.100
[03/09 21:13:02   4046] addCustomLine AAA 3.200 201.700 24.800 201.700
[03/09 21:13:02   4046] addCustomLine AAA 24.800 180.100 24.800 201.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory7_reg_10_, Center Move (19.000,189.100)->(21.600,199.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 8.200 178.300 8.200 199.900
[03/09 21:13:02   4046] addCustomLine AAA 8.200 178.300 29.800 178.300
[03/09 21:13:02   4046] addCustomLine AAA 8.200 199.900 29.800 199.900
[03/09 21:13:02   4046] addCustomLine AAA 29.800 178.300 29.800 199.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory7_reg_5_, Center Move (94.000,203.500)->(90.400,214.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.200 192.700 83.200 214.300
[03/09 21:13:02   4046] addCustomLine AAA 83.200 192.700 104.800 192.700
[03/09 21:13:02   4046] addCustomLine AAA 83.200 214.300 104.800 214.300
[03/09 21:13:02   4046] addCustomLine AAA 104.800 192.700 104.800 214.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_56_, Center Move (99.600,403.300)->(86.800,397.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 88.800 392.500 88.800 414.100
[03/09 21:13:02   4046] addCustomLine AAA 88.800 392.500 110.400 392.500
[03/09 21:13:02   4046] addCustomLine AAA 88.800 414.100 110.400 414.100
[03/09 21:13:02   4046] addCustomLine AAA 110.400 392.500 110.400 414.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_51_, Center Move (15.200,414.100)->(25.000,403.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 4.400 403.300 4.400 424.900
[03/09 21:13:02   4046] addCustomLine AAA 4.400 403.300 26.000 403.300
[03/09 21:13:02   4046] addCustomLine AAA 4.400 424.900 26.000 424.900
[03/09 21:13:02   4046] addCustomLine AAA 26.000 403.300 26.000 424.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_44_, Center Move (106.400,401.500)->(93.400,397.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 95.600 390.700 95.600 412.300
[03/09 21:13:02   4046] addCustomLine AAA 95.600 390.700 117.200 390.700
[03/09 21:13:02   4046] addCustomLine AAA 95.600 412.300 117.200 412.300
[03/09 21:13:02   4046] addCustomLine AAA 117.200 390.700 117.200 412.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_38_, Center Move (13.000,333.100)->(24.200,338.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 2.200 322.300 2.200 343.900
[03/09 21:13:02   4046] addCustomLine AAA 2.200 322.300 23.800 322.300
[03/09 21:13:02   4046] addCustomLine AAA 2.200 343.900 23.800 343.900
[03/09 21:13:02   4046] addCustomLine AAA 23.800 322.300 23.800 343.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_34_, Center Move (13.800,385.300)->(25.400,376.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 3.000 374.500 3.000 396.100
[03/09 21:13:02   4046] addCustomLine AAA 3.000 374.500 24.600 374.500
[03/09 21:13:02   4046] addCustomLine AAA 3.000 396.100 24.600 396.100
[03/09 21:13:02   4046] addCustomLine AAA 24.600 374.500 24.600 396.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_16_, Center Move (95.600,217.900)->(88.800,228.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 84.800 207.100 84.800 228.700
[03/09 21:13:02   4046] addCustomLine AAA 84.800 207.100 106.400 207.100
[03/09 21:13:02   4046] addCustomLine AAA 84.800 228.700 106.400 228.700
[03/09 21:13:02   4046] addCustomLine AAA 106.400 207.100 106.400 228.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_15_, Center Move (13.000,352.900)->(24.200,352.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 2.200 342.100 2.200 363.700
[03/09 21:13:02   4046] addCustomLine AAA 2.200 342.100 23.800 342.100
[03/09 21:13:02   4046] addCustomLine AAA 2.200 363.700 23.800 363.700
[03/09 21:13:02   4046] addCustomLine AAA 23.800 342.100 23.800 363.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_11_, Center Move (21.600,190.900)->(23.200,201.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 10.800 180.100 10.800 201.700
[03/09 21:13:02   4046] addCustomLine AAA 10.800 180.100 32.400 180.100
[03/09 21:13:02   4046] addCustomLine AAA 10.800 201.700 32.400 201.700
[03/09 21:13:02   4046] addCustomLine AAA 32.400 180.100 32.400 201.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_10_, Center Move (16.800,187.300)->(23.200,198.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 6.000 176.500 6.000 198.100
[03/09 21:13:02   4046] addCustomLine AAA 6.000 176.500 27.600 176.500
[03/09 21:13:02   4046] addCustomLine AAA 6.000 198.100 27.600 198.100
[03/09 21:13:02   4046] addCustomLine AAA 27.600 176.500 27.600 198.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory5_reg_2_, Center Move (21.400,199.900)->(23.800,210.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 10.600 189.100 10.600 210.700
[03/09 21:13:02   4046] addCustomLine AAA 10.600 189.100 32.200 189.100
[03/09 21:13:02   4046] addCustomLine AAA 10.600 210.700 32.200 210.700
[03/09 21:13:02   4046] addCustomLine AAA 32.200 189.100 32.200 210.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_62_, Center Move (40.800,419.500)->(42.200,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 30.000 408.700 30.000 430.300
[03/09 21:13:02   4046] addCustomLine AAA 30.000 408.700 51.600 408.700
[03/09 21:13:02   4046] addCustomLine AAA 30.000 430.300 51.600 430.300
[03/09 21:13:02   4046] addCustomLine AAA 51.600 408.700 51.600 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_51_, Center Move (27.000,414.100)->(30.200,403.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 16.200 403.300 16.200 424.900
[03/09 21:13:02   4046] addCustomLine AAA 16.200 403.300 37.800 403.300
[03/09 21:13:02   4046] addCustomLine AAA 16.200 424.900 37.800 424.900
[03/09 21:13:02   4046] addCustomLine AAA 37.800 403.300 37.800 424.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_50_, Center Move (82.600,419.500)->(74.000,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 71.800 408.700 71.800 430.300
[03/09 21:13:02   4046] addCustomLine AAA 71.800 408.700 93.400 408.700
[03/09 21:13:02   4046] addCustomLine AAA 71.800 430.300 93.400 430.300
[03/09 21:13:02   4046] addCustomLine AAA 93.400 408.700 93.400 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_48_, Center Move (69.200,419.500)->(68.800,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 58.400 408.700 58.400 430.300
[03/09 21:13:02   4046] addCustomLine AAA 58.400 408.700 80.000 408.700
[03/09 21:13:02   4046] addCustomLine AAA 58.400 430.300 80.000 430.300
[03/09 21:13:02   4046] addCustomLine AAA 80.000 408.700 80.000 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_46_, Center Move (92.400,415.900)->(85.600,405.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 81.600 405.100 81.600 426.700
[03/09 21:13:02   4046] addCustomLine AAA 81.600 405.100 103.200 405.100
[03/09 21:13:02   4046] addCustomLine AAA 81.600 426.700 103.200 426.700
[03/09 21:13:02   4046] addCustomLine AAA 103.200 405.100 103.200 426.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_25_, Center Move (12.800,262.900)->(24.200,261.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 2.000 252.100 2.000 273.700
[03/09 21:13:02   4046] addCustomLine AAA 2.000 252.100 23.600 252.100
[03/09 21:13:02   4046] addCustomLine AAA 2.000 273.700 23.600 273.700
[03/09 21:13:02   4046] addCustomLine AAA 23.600 252.100 23.600 273.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory6_reg_11_, Center Move (17.600,208.900)->(17.000,219.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 6.800 198.100 6.800 219.700
[03/09 21:13:02   4046] addCustomLine AAA 6.800 198.100 28.400 198.100
[03/09 21:13:02   4046] addCustomLine AAA 6.800 219.700 28.400 219.700
[03/09 21:13:02   4046] addCustomLine AAA 28.400 198.100 28.400 219.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_62_, Center Move (40.500,417.700)->(45.300,406.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 29.700 406.900 29.700 428.500
[03/09 21:13:02   4046] addCustomLine AAA 29.700 406.900 51.300 406.900
[03/09 21:13:02   4046] addCustomLine AAA 29.700 428.500 51.300 428.500
[03/09 21:13:02   4046] addCustomLine AAA 51.300 406.900 51.300 428.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_53_, Center Move (12.500,397.900)->(22.300,387.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 1.700 387.100 1.700 408.700
[03/09 21:13:02   4046] addCustomLine AAA 1.700 387.100 23.300 387.100
[03/09 21:13:02   4046] addCustomLine AAA 1.700 408.700 23.300 408.700
[03/09 21:13:02   4046] addCustomLine AAA 23.300 387.100 23.300 408.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_51_, Center Move (21.300,412.300)->(29.900,401.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 10.500 401.500 10.500 423.100
[03/09 21:13:02   4046] addCustomLine AAA 10.500 401.500 32.100 401.500
[03/09 21:13:02   4046] addCustomLine AAA 10.500 423.100 32.100 423.100
[03/09 21:13:02   4046] addCustomLine AAA 32.100 401.500 32.100 423.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_46_, Center Move (94.100,423.100)->(90.700,412.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.300 412.300 83.300 433.900
[03/09 21:13:02   4046] addCustomLine AAA 83.300 412.300 104.900 412.300
[03/09 21:13:02   4046] addCustomLine AAA 83.300 433.900 104.900 433.900
[03/09 21:13:02   4046] addCustomLine AAA 104.900 412.300 104.900 433.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_44_, Center Move (102.300,421.300)->(85.300,410.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 91.500 410.500 91.500 432.100
[03/09 21:13:02   4046] addCustomLine AAA 91.500 410.500 113.100 410.500
[03/09 21:13:02   4046] addCustomLine AAA 91.500 432.100 113.100 432.100
[03/09 21:13:02   4046] addCustomLine AAA 113.100 410.500 113.100 432.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_29_, Center Move (37.300,261.100)->(40.300,250.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 26.500 250.300 26.500 271.900
[03/09 21:13:02   4046] addCustomLine AAA 26.500 250.300 48.100 250.300
[03/09 21:13:02   4046] addCustomLine AAA 26.500 271.900 48.100 271.900
[03/09 21:13:02   4046] addCustomLine AAA 48.100 250.300 48.100 271.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_20_, Center Move (12.300,239.500)->(20.700,250.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 1.500 228.700 1.500 250.300
[03/09 21:13:02   4046] addCustomLine AAA 1.500 228.700 23.100 228.700
[03/09 21:13:02   4046] addCustomLine AAA 1.500 250.300 23.100 250.300
[03/09 21:13:02   4046] addCustomLine AAA 23.100 228.700 23.100 250.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_11_, Center Move (12.100,210.700)->(16.300,221.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 1.300 199.900 1.300 221.500
[03/09 21:13:02   4046] addCustomLine AAA 1.300 199.900 22.900 199.900
[03/09 21:13:02   4046] addCustomLine AAA 1.300 221.500 22.900 221.500
[03/09 21:13:02   4046] addCustomLine AAA 22.900 199.900 22.900 221.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_10_, Center Move (15.300,207.100)->(18.700,217.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 4.500 196.300 4.500 217.900
[03/09 21:13:02   4046] addCustomLine AAA 4.500 196.300 26.100 196.300
[03/09 21:13:02   4046] addCustomLine AAA 4.500 217.900 26.100 217.900
[03/09 21:13:02   4046] addCustomLine AAA 26.100 196.300 26.100 217.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_5_, Center Move (94.100,210.700)->(92.900,221.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.300 199.900 83.300 221.500
[03/09 21:13:02   4046] addCustomLine AAA 83.300 199.900 104.900 199.900
[03/09 21:13:02   4046] addCustomLine AAA 83.300 221.500 104.900 221.500
[03/09 21:13:02   4046] addCustomLine AAA 104.900 199.900 104.900 221.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory1_reg_2_, Center Move (11.900,201.700)->(17.500,212.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 1.100 190.900 1.100 212.500
[03/09 21:13:02   4046] addCustomLine AAA 1.100 190.900 22.700 190.900
[03/09 21:13:02   4046] addCustomLine AAA 1.100 212.500 22.700 212.500
[03/09 21:13:02   4046] addCustomLine AAA 22.700 190.900 22.700 212.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_62_, Center Move (47.900,428.500)->(51.900,417.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 37.100 417.700 37.100 439.300
[03/09 21:13:02   4046] addCustomLine AAA 37.100 417.700 58.700 417.700
[03/09 21:13:02   4046] addCustomLine AAA 37.100 439.300 58.700 439.300
[03/09 21:13:02   4046] addCustomLine AAA 58.700 417.700 58.700 439.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_51_, Center Move (19.700,419.500)->(30.300,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 8.900 408.700 8.900 430.300
[03/09 21:13:02   4046] addCustomLine AAA 8.900 408.700 30.500 408.700
[03/09 21:13:02   4046] addCustomLine AAA 8.900 430.300 30.500 430.300
[03/09 21:13:02   4046] addCustomLine AAA 30.500 408.700 30.500 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_50_, Center Move (63.700,421.300)->(59.700,410.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 52.900 410.500 52.900 432.100
[03/09 21:13:02   4046] addCustomLine AAA 52.900 410.500 74.500 410.500
[03/09 21:13:02   4046] addCustomLine AAA 52.900 432.100 74.500 432.100
[03/09 21:13:02   4046] addCustomLine AAA 74.500 410.500 74.500 432.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_48_, Center Move (63.500,426.700)->(59.300,415.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 52.700 415.900 52.700 437.500
[03/09 21:13:02   4046] addCustomLine AAA 52.700 415.900 74.300 415.900
[03/09 21:13:02   4046] addCustomLine AAA 52.700 437.500 74.300 437.500
[03/09 21:13:02   4046] addCustomLine AAA 74.300 415.900 74.300 437.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_40_, Center Move (24.700,405.100)->(27.700,394.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 13.900 394.300 13.900 415.900
[03/09 21:13:02   4046] addCustomLine AAA 13.900 394.300 35.500 394.300
[03/09 21:13:02   4046] addCustomLine AAA 13.900 415.900 35.500 415.900
[03/09 21:13:02   4046] addCustomLine AAA 35.500 394.300 35.500 415.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_34_, Center Move (14.100,390.700)->(24.300,379.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 3.300 379.900 3.300 401.500
[03/09 21:13:02   4046] addCustomLine AAA 3.300 379.900 24.900 379.900
[03/09 21:13:02   4046] addCustomLine AAA 3.300 401.500 24.900 401.500
[03/09 21:13:02   4046] addCustomLine AAA 24.900 379.900 24.900 401.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_15_, Center Move (14.700,358.300)->(25.500,356.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 3.900 347.500 3.900 369.100
[03/09 21:13:02   4046] addCustomLine AAA 3.900 347.500 25.500 347.500
[03/09 21:13:02   4046] addCustomLine AAA 3.900 369.100 25.500 369.100
[03/09 21:13:02   4046] addCustomLine AAA 25.500 347.500 25.500 369.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_10_, Center Move (11.900,223.300)->(23.100,219.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 1.100 212.500 1.100 234.100
[03/09 21:13:02   4046] addCustomLine AAA 1.100 212.500 22.700 212.500
[03/09 21:13:02   4046] addCustomLine AAA 1.100 234.100 22.700 234.100
[03/09 21:13:02   4046] addCustomLine AAA 22.700 212.500 22.700 234.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory3_reg_0_, Center Move (46.300,424.900)->(48.700,414.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 35.500 414.100 35.500 435.700
[03/09 21:13:02   4046] addCustomLine AAA 35.500 414.100 57.100 414.100
[03/09 21:13:02   4046] addCustomLine AAA 35.500 435.700 57.100 435.700
[03/09 21:13:02   4046] addCustomLine AAA 57.100 414.100 57.100 435.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory4_reg_62_, Center Move (52.300,419.500)->(52.100,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 41.500 408.700 41.500 430.300
[03/09 21:13:02   4046] addCustomLine AAA 41.500 408.700 63.100 408.700
[03/09 21:13:02   4046] addCustomLine AAA 41.500 430.300 63.100 430.300
[03/09 21:13:02   4046] addCustomLine AAA 63.100 408.700 63.100 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory4_reg_51_, Center Move (27.500,421.300)->(31.100,410.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 16.700 410.500 16.700 432.100
[03/09 21:13:02   4046] addCustomLine AAA 16.700 410.500 38.300 410.500
[03/09 21:13:02   4046] addCustomLine AAA 16.700 432.100 38.300 432.100
[03/09 21:13:02   4046] addCustomLine AAA 38.300 410.500 38.300 432.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/Q_reg_51_, Center Move (79.100,392.500)->(79.100,381.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 68.300 381.700 68.300 403.300
[03/09 21:13:02   4046] addCustomLine AAA 68.300 381.700 89.900 381.700
[03/09 21:13:02   4046] addCustomLine AAA 68.300 403.300 89.900 403.300
[03/09 21:13:02   4046] addCustomLine AAA 89.900 381.700 89.900 403.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory4_reg_48_, Center Move (58.500,419.500)->(55.900,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 47.700 408.700 47.700 430.300
[03/09 21:13:02   4046] addCustomLine AAA 47.700 408.700 69.300 408.700
[03/09 21:13:02   4046] addCustomLine AAA 47.700 430.300 69.300 430.300
[03/09 21:13:02   4046] addCustomLine AAA 69.300 408.700 69.300 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/Q_reg_46_, Center Move (116.100,401.500)->(105.500,390.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 105.300 390.700 105.300 412.300
[03/09 21:13:02   4046] addCustomLine AAA 105.300 390.700 126.900 390.700
[03/09 21:13:02   4046] addCustomLine AAA 105.300 412.300 126.900 412.300
[03/09 21:13:02   4046] addCustomLine AAA 126.900 390.700 126.900 412.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/Q_reg_44_, Center Move (117.700,390.700)->(102.700,381.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 106.900 379.900 106.900 401.500
[03/09 21:13:02   4046] addCustomLine AAA 106.900 379.900 128.500 379.900
[03/09 21:13:02   4046] addCustomLine AAA 106.900 401.500 128.500 401.500
[03/09 21:13:02   4046] addCustomLine AAA 128.500 379.900 128.500 401.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/Q_reg_13_, Center Move (113.300,252.100)->(102.500,252.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 102.500 241.300 102.500 262.900
[03/09 21:13:02   4046] addCustomLine AAA 102.500 241.300 124.100 241.300
[03/09 21:13:02   4046] addCustomLine AAA 102.500 262.900 124.100 262.900
[03/09 21:13:02   4046] addCustomLine AAA 124.100 241.300 124.100 262.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory4_reg_4_, Center Move (105.900,271.900)->(98.700,261.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 95.100 261.100 95.100 282.700
[03/09 21:13:02   4046] addCustomLine AAA 95.100 261.100 116.700 261.100
[03/09 21:13:02   4046] addCustomLine AAA 95.100 282.700 116.700 282.700
[03/09 21:13:02   4046] addCustomLine AAA 116.700 261.100 116.700 282.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/Q_reg_3_, Center Move (83.100,361.900)->(83.100,351.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 72.300 351.100 72.300 372.700
[03/09 21:13:02   4046] addCustomLine AAA 72.300 351.100 93.900 351.100
[03/09 21:13:02   4046] addCustomLine AAA 72.300 372.700 93.900 372.700
[03/09 21:13:02   4046] addCustomLine AAA 93.900 351.100 93.900 372.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: qmem_instance/memory4_reg_0_, Center Move (46.900,419.500)->(46.700,408.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 36.100 408.700 36.100 430.300
[03/09 21:13:02   4046] addCustomLine AAA 36.100 408.700 57.700 408.700
[03/09 21:13:02   4046] addCustomLine AAA 36.100 430.300 57.700 430.300
[03/09 21:13:02   4046] addCustomLine AAA 57.700 408.700 57.700 430.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory2_reg_14_, Center Move (83.300,189.100)->(84.100,199.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 72.500 178.300 72.500 199.900
[03/09 21:13:02   4046] addCustomLine AAA 72.500 178.300 94.100 178.300
[03/09 21:13:02   4046] addCustomLine AAA 72.500 199.900 94.100 199.900
[03/09 21:13:02   4046] addCustomLine AAA 94.100 178.300 94.100 199.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory2_reg_10_, Center Move (54.500,187.300)->(56.100,198.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 43.700 176.500 43.700 198.100
[03/09 21:13:02   4046] addCustomLine AAA 43.700 176.500 65.300 176.500
[03/09 21:13:02   4046] addCustomLine AAA 43.700 198.100 65.300 198.100
[03/09 21:13:02   4046] addCustomLine AAA 65.300 176.500 65.300 198.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory2_reg_4_, Center Move (71.700,185.500)->(79.300,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 60.900 174.700 60.900 196.300
[03/09 21:13:02   4046] addCustomLine AAA 60.900 174.700 82.500 174.700
[03/09 21:13:02   4046] addCustomLine AAA 60.900 196.300 82.500 196.300
[03/09 21:13:02   4046] addCustomLine AAA 82.500 174.700 82.500 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory0_reg_14_, Center Move (85.100,185.500)->(86.900,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 74.300 174.700 74.300 196.300
[03/09 21:13:02   4046] addCustomLine AAA 74.300 174.700 95.900 174.700
[03/09 21:13:02   4046] addCustomLine AAA 74.300 196.300 95.900 196.300
[03/09 21:13:02   4046] addCustomLine AAA 95.900 174.700 95.900 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory0_reg_11_, Center Move (69.900,190.900)->(62.500,201.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 59.100 180.100 59.100 201.700
[03/09 21:13:02   4046] addCustomLine AAA 59.100 180.100 80.700 180.100
[03/09 21:13:02   4046] addCustomLine AAA 59.100 201.700 80.700 201.700
[03/09 21:13:02   4046] addCustomLine AAA 80.700 180.100 80.700 201.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory0_reg_8_, Center Move (39.300,187.300)->(43.300,198.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 28.500 176.500 28.500 198.100
[03/09 21:13:02   4046] addCustomLine AAA 28.500 176.500 50.100 176.500
[03/09 21:13:02   4046] addCustomLine AAA 28.500 198.100 50.100 198.100
[03/09 21:13:02   4046] addCustomLine AAA 50.100 176.500 50.100 198.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory0_reg_4_, Center Move (77.300,185.500)->(83.100,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 66.500 174.700 66.500 196.300
[03/09 21:13:02   4046] addCustomLine AAA 66.500 174.700 88.100 174.700
[03/09 21:13:02   4046] addCustomLine AAA 66.500 196.300 88.100 196.300
[03/09 21:13:02   4046] addCustomLine AAA 88.100 174.700 88.100 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_50_, Center Move (79.400,385.300)->(73.600,374.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 68.600 374.500 68.600 396.100
[03/09 21:13:02   4046] addCustomLine AAA 68.600 374.500 90.200 374.500
[03/09 21:13:02   4046] addCustomLine AAA 68.600 396.100 90.200 396.100
[03/09 21:13:02   4046] addCustomLine AAA 90.200 374.500 90.200 396.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_44_, Center Move (113.400,385.300)->(104.000,374.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 102.600 374.500 102.600 396.100
[03/09 21:13:02   4046] addCustomLine AAA 102.600 374.500 124.200 374.500
[03/09 21:13:02   4046] addCustomLine AAA 102.600 396.100 124.200 396.100
[03/09 21:13:02   4046] addCustomLine AAA 124.200 374.500 124.200 396.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_40_, Center Move (40.200,383.500)->(44.400,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 29.400 372.700 29.400 394.300
[03/09 21:13:02   4046] addCustomLine AAA 29.400 372.700 51.000 372.700
[03/09 21:13:02   4046] addCustomLine AAA 29.400 394.300 51.000 394.300
[03/09 21:13:02   4046] addCustomLine AAA 51.000 372.700 51.000 394.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_14_, Center Move (89.000,189.100)->(88.800,199.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 78.200 178.300 78.200 199.900
[03/09 21:13:02   4046] addCustomLine AAA 78.200 178.300 99.800 178.300
[03/09 21:13:02   4046] addCustomLine AAA 78.200 199.900 99.800 199.900
[03/09 21:13:02   4046] addCustomLine AAA 99.800 178.300 99.800 199.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_13_, Center Move (111.600,248.500)->(102.600,237.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 100.800 237.700 100.800 259.300
[03/09 21:13:02   4046] addCustomLine AAA 100.800 237.700 122.400 237.700
[03/09 21:13:02   4046] addCustomLine AAA 100.800 259.300 122.400 259.300
[03/09 21:13:02   4046] addCustomLine AAA 122.400 237.700 122.400 259.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_11_, Center Move (69.000,181.900)->(62.000,192.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 58.200 171.100 58.200 192.700
[03/09 21:13:02   4046] addCustomLine AAA 58.200 171.100 79.800 171.100
[03/09 21:13:02   4046] addCustomLine AAA 58.200 192.700 79.800 192.700
[03/09 21:13:02   4046] addCustomLine AAA 79.800 171.100 79.800 192.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_10_, Center Move (54.800,183.700)->(57.200,194.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 44.000 172.900 44.000 194.500
[03/09 21:13:02   4046] addCustomLine AAA 44.000 172.900 65.600 172.900
[03/09 21:13:02   4046] addCustomLine AAA 44.000 194.500 65.600 194.500
[03/09 21:13:02   4046] addCustomLine AAA 65.600 172.900 65.600 194.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_9_, Center Move (43.200,185.500)->(47.800,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 32.400 174.700 32.400 196.300
[03/09 21:13:02   4046] addCustomLine AAA 32.400 174.700 54.000 174.700
[03/09 21:13:02   4046] addCustomLine AAA 32.400 196.300 54.000 196.300
[03/09 21:13:02   4046] addCustomLine AAA 54.000 174.700 54.000 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_8_, Center Move (37.400,185.500)->(42.600,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 26.600 174.700 26.600 196.300
[03/09 21:13:02   4046] addCustomLine AAA 26.600 174.700 48.200 174.700
[03/09 21:13:02   4046] addCustomLine AAA 26.600 196.300 48.200 196.300
[03/09 21:13:02   4046] addCustomLine AAA 48.200 174.700 48.200 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_6_, Center Move (49.000,185.500)->(53.000,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 38.200 174.700 38.200 196.300
[03/09 21:13:02   4046] addCustomLine AAA 38.200 174.700 59.800 174.700
[03/09 21:13:02   4046] addCustomLine AAA 38.200 196.300 59.800 196.300
[03/09 21:13:02   4046] addCustomLine AAA 59.800 174.700 59.800 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_5_, Center Move (97.600,199.900)->(98.000,210.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 86.800 189.100 86.800 210.700
[03/09 21:13:02   4046] addCustomLine AAA 86.800 189.100 108.400 189.100
[03/09 21:13:02   4046] addCustomLine AAA 86.800 210.700 108.400 210.700
[03/09 21:13:02   4046] addCustomLine AAA 108.400 189.100 108.400 210.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory7_reg_4_, Center Move (79.000,180.100)->(82.800,190.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 68.200 169.300 68.200 190.900
[03/09 21:13:02   4046] addCustomLine AAA 68.200 169.300 89.800 169.300
[03/09 21:13:02   4046] addCustomLine AAA 68.200 190.900 89.800 190.900
[03/09 21:13:02   4046] addCustomLine AAA 89.800 169.300 89.800 190.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_50_, Center Move (81.000,387.100)->(75.200,376.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 70.200 376.300 70.200 397.900
[03/09 21:13:02   4046] addCustomLine AAA 70.200 376.300 91.800 376.300
[03/09 21:13:02   4046] addCustomLine AAA 70.200 397.900 91.800 397.900
[03/09 21:13:02   4046] addCustomLine AAA 91.800 376.300 91.800 397.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_40_, Center Move (33.200,383.500)->(39.200,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 22.400 372.700 22.400 394.300
[03/09 21:13:02   4046] addCustomLine AAA 22.400 372.700 44.000 372.700
[03/09 21:13:02   4046] addCustomLine AAA 22.400 394.300 44.000 394.300
[03/09 21:13:02   4046] addCustomLine AAA 44.000 372.700 44.000 394.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_11_, Center Move (69.400,178.300)->(61.000,189.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 58.600 167.500 58.600 189.100
[03/09 21:13:02   4046] addCustomLine AAA 58.600 167.500 80.200 167.500
[03/09 21:13:02   4046] addCustomLine AAA 58.600 189.100 80.200 189.100
[03/09 21:13:02   4046] addCustomLine AAA 80.200 167.500 80.200 189.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_10_, Center Move (53.800,181.900)->(55.400,192.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 43.000 171.100 43.000 192.700
[03/09 21:13:02   4046] addCustomLine AAA 43.000 171.100 64.600 171.100
[03/09 21:13:02   4046] addCustomLine AAA 43.000 192.700 64.600 192.700
[03/09 21:13:02   4046] addCustomLine AAA 64.600 171.100 64.600 192.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_9_, Center Move (43.000,183.700)->(46.800,194.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 32.200 172.900 32.200 194.500
[03/09 21:13:02   4046] addCustomLine AAA 32.200 172.900 53.800 172.900
[03/09 21:13:02   4046] addCustomLine AAA 32.200 194.500 53.800 194.500
[03/09 21:13:02   4046] addCustomLine AAA 53.800 172.900 53.800 194.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_8_, Center Move (36.800,183.700)->(41.600,194.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 26.000 172.900 26.000 194.500
[03/09 21:13:02   4046] addCustomLine AAA 26.000 172.900 47.600 172.900
[03/09 21:13:02   4046] addCustomLine AAA 26.000 194.500 47.600 194.500
[03/09 21:13:02   4046] addCustomLine AAA 47.600 172.900 47.600 194.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_6_, Center Move (48.800,183.700)->(52.000,194.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 38.000 172.900 38.000 194.500
[03/09 21:13:02   4046] addCustomLine AAA 38.000 172.900 59.600 172.900
[03/09 21:13:02   4046] addCustomLine AAA 38.000 194.500 59.600 194.500
[03/09 21:13:02   4046] addCustomLine AAA 59.600 172.900 59.600 194.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_5_, Center Move (100.400,198.100)->(100.400,208.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 89.600 187.300 89.600 208.900
[03/09 21:13:02   4046] addCustomLine AAA 89.600 187.300 111.200 187.300
[03/09 21:13:02   4046] addCustomLine AAA 89.600 208.900 111.200 208.900
[03/09 21:13:02   4046] addCustomLine AAA 111.200 187.300 111.200 208.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory5_reg_4_, Center Move (77.800,176.500)->(81.200,187.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 67.000 165.700 67.000 187.300
[03/09 21:13:02   4046] addCustomLine AAA 67.000 165.700 88.600 165.700
[03/09 21:13:02   4046] addCustomLine AAA 67.000 187.300 88.600 187.300
[03/09 21:13:02   4046] addCustomLine AAA 88.600 165.700 88.600 187.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory6_reg_46_, Center Move (97.600,385.300)->(93.600,374.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 86.800 374.500 86.800 396.100
[03/09 21:13:02   4046] addCustomLine AAA 86.800 374.500 108.400 374.500
[03/09 21:13:02   4046] addCustomLine AAA 86.800 396.100 108.400 396.100
[03/09 21:13:02   4046] addCustomLine AAA 108.400 374.500 108.400 396.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory6_reg_44_, Center Move (113.800,383.500)->(104.600,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 103.000 372.700 103.000 394.300
[03/09 21:13:02   4046] addCustomLine AAA 103.000 372.700 124.600 372.700
[03/09 21:13:02   4046] addCustomLine AAA 103.000 394.300 124.600 394.300
[03/09 21:13:02   4046] addCustomLine AAA 124.600 372.700 124.600 394.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory6_reg_36_, Center Move (61.000,369.100)->(63.400,358.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 50.200 358.300 50.200 379.900
[03/09 21:13:02   4046] addCustomLine AAA 50.200 358.300 71.800 358.300
[03/09 21:13:02   4046] addCustomLine AAA 50.200 379.900 71.800 379.900
[03/09 21:13:02   4046] addCustomLine AAA 71.800 358.300 71.800 379.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory6_reg_28_, Center Move (66.600,379.900)->(76.600,369.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 55.800 369.100 55.800 390.700
[03/09 21:13:02   4046] addCustomLine AAA 55.800 369.100 77.400 369.100
[03/09 21:13:02   4046] addCustomLine AAA 55.800 390.700 77.400 390.700
[03/09 21:13:02   4046] addCustomLine AAA 77.400 369.100 77.400 390.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory6_reg_17_, Center Move (43.800,378.100)->(40.200,367.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 33.000 367.300 33.000 388.900
[03/09 21:13:02   4046] addCustomLine AAA 33.000 367.300 54.600 367.300
[03/09 21:13:02   4046] addCustomLine AAA 33.000 388.900 54.600 388.900
[03/09 21:13:02   4046] addCustomLine AAA 54.600 367.300 54.600 388.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory6_reg_13_, Center Move (113.400,230.500)->(102.000,228.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 102.600 219.700 102.600 241.300
[03/09 21:13:02   4046] addCustomLine AAA 102.600 219.700 124.200 219.700
[03/09 21:13:02   4046] addCustomLine AAA 102.600 241.300 124.200 241.300
[03/09 21:13:02   4046] addCustomLine AAA 124.200 219.700 124.200 241.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory1_reg_36_, Center Move (62.300,370.900)->(61.300,360.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 51.500 360.100 51.500 381.700
[03/09 21:13:02   4046] addCustomLine AAA 51.500 360.100 73.100 360.100
[03/09 21:13:02   4046] addCustomLine AAA 51.500 381.700 73.100 381.700
[03/09 21:13:02   4046] addCustomLine AAA 73.100 360.100 73.100 381.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory1_reg_14_, Center Move (77.100,196.300)->(83.700,207.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 66.300 185.500 66.300 207.100
[03/09 21:13:02   4046] addCustomLine AAA 66.300 185.500 87.900 185.500
[03/09 21:13:02   4046] addCustomLine AAA 66.300 207.100 87.900 207.100
[03/09 21:13:02   4046] addCustomLine AAA 87.900 185.500 87.900 207.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_62_, Center Move (54.300,388.900)->(51.900,378.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 43.500 378.100 43.500 399.700
[03/09 21:13:02   4046] addCustomLine AAA 43.500 378.100 65.100 378.100
[03/09 21:13:02   4046] addCustomLine AAA 43.500 399.700 65.100 399.700
[03/09 21:13:02   4046] addCustomLine AAA 65.100 378.100 65.100 399.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_46_, Center Move (101.900,396.100)->(95.100,385.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 91.100 385.300 91.100 406.900
[03/09 21:13:02   4046] addCustomLine AAA 91.100 385.300 112.700 385.300
[03/09 21:13:02   4046] addCustomLine AAA 91.100 406.900 112.700 406.900
[03/09 21:13:02   4046] addCustomLine AAA 112.700 385.300 112.700 406.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_44_, Center Move (110.700,397.900)->(99.900,387.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 99.900 387.100 99.900 408.700
[03/09 21:13:02   4046] addCustomLine AAA 99.900 387.100 121.500 387.100
[03/09 21:13:02   4046] addCustomLine AAA 99.900 408.700 121.500 408.700
[03/09 21:13:02   4046] addCustomLine AAA 121.500 387.100 121.500 408.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_27_, Center Move (13.300,289.900)->(24.300,293.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 2.500 279.100 2.500 300.700
[03/09 21:13:02   4046] addCustomLine AAA 2.500 279.100 24.100 279.100
[03/09 21:13:02   4046] addCustomLine AAA 2.500 300.700 24.100 300.700
[03/09 21:13:02   4046] addCustomLine AAA 24.100 279.100 24.100 300.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_11_, Center Move (62.900,176.500)->(58.900,187.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 52.100 165.700 52.100 187.300
[03/09 21:13:02   4046] addCustomLine AAA 52.100 165.700 73.700 165.700
[03/09 21:13:02   4046] addCustomLine AAA 52.100 187.300 73.700 187.300
[03/09 21:13:02   4046] addCustomLine AAA 73.700 165.700 73.700 187.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_10_, Center Move (58.100,178.300)->(56.500,189.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 47.300 167.500 47.300 189.100
[03/09 21:13:02   4046] addCustomLine AAA 47.300 167.500 68.900 167.500
[03/09 21:13:02   4046] addCustomLine AAA 47.300 189.100 68.900 189.100
[03/09 21:13:02   4046] addCustomLine AAA 68.900 167.500 68.900 189.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_9_, Center Move (42.300,180.100)->(46.900,190.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 31.500 169.300 31.500 190.900
[03/09 21:13:02   4046] addCustomLine AAA 31.500 169.300 53.100 169.300
[03/09 21:13:02   4046] addCustomLine AAA 31.500 190.900 53.100 190.900
[03/09 21:13:02   4046] addCustomLine AAA 53.100 169.300 53.100 190.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory3_reg_6_, Center Move (49.300,176.500)->(49.900,187.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 38.500 165.700 38.500 187.300
[03/09 21:13:02   4046] addCustomLine AAA 38.500 165.700 60.100 165.700
[03/09 21:13:02   4046] addCustomLine AAA 38.500 187.300 60.100 187.300
[03/09 21:13:02   4046] addCustomLine AAA 60.100 165.700 60.100 187.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/Q_reg_46_, Center Move (123.500,385.300)->(110.900,374.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 112.700 374.500 112.700 396.100
[03/09 21:13:02   4046] addCustomLine AAA 112.700 374.500 134.300 374.500
[03/09 21:13:02   4046] addCustomLine AAA 112.700 396.100 134.300 396.100
[03/09 21:13:02   4046] addCustomLine AAA 134.300 374.500 134.300 396.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_44_, Center Move (110.300,390.700)->(96.500,381.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 99.500 379.900 99.500 401.500
[03/09 21:13:02   4046] addCustomLine AAA 99.500 379.900 121.100 379.900
[03/09 21:13:02   4046] addCustomLine AAA 99.500 401.500 121.100 401.500
[03/09 21:13:02   4046] addCustomLine AAA 121.100 379.900 121.100 401.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_43_, Center Move (94.100,288.100)->(83.300,284.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.300 277.300 83.300 298.900
[03/09 21:13:02   4046] addCustomLine AAA 83.300 277.300 104.900 277.300
[03/09 21:13:02   4046] addCustomLine AAA 83.300 298.900 104.900 298.900
[03/09 21:13:02   4046] addCustomLine AAA 104.900 277.300 104.900 298.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_17_, Center Move (43.700,388.900)->(48.100,378.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 32.900 378.100 32.900 399.700
[03/09 21:13:02   4046] addCustomLine AAA 32.900 378.100 54.500 378.100
[03/09 21:13:02   4046] addCustomLine AAA 32.900 399.700 54.500 399.700
[03/09 21:13:02   4046] addCustomLine AAA 54.500 378.100 54.500 399.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_11_, Center Move (62.100,185.500)->(60.300,196.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 51.300 174.700 51.300 196.300
[03/09 21:13:02   4046] addCustomLine AAA 51.300 174.700 72.900 174.700
[03/09 21:13:02   4046] addCustomLine AAA 51.300 196.300 72.900 196.300
[03/09 21:13:02   4046] addCustomLine AAA 72.900 174.700 72.900 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_10_, Center Move (60.300,172.900)->(56.900,183.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 49.500 162.100 49.500 183.700
[03/09 21:13:02   4046] addCustomLine AAA 49.500 162.100 71.100 162.100
[03/09 21:13:02   4046] addCustomLine AAA 49.500 183.700 71.100 183.700
[03/09 21:13:02   4046] addCustomLine AAA 71.100 162.100 71.100 183.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_9_, Center Move (40.100,172.900)->(47.100,183.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 29.300 162.100 29.300 183.700
[03/09 21:13:02   4046] addCustomLine AAA 29.300 162.100 50.900 162.100
[03/09 21:13:02   4046] addCustomLine AAA 29.300 183.700 50.900 183.700
[03/09 21:13:02   4046] addCustomLine AAA 50.900 162.100 50.900 183.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_8_, Center Move (35.700,176.500)->(43.300,187.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 24.900 165.700 24.900 187.300
[03/09 21:13:02   4046] addCustomLine AAA 24.900 165.700 46.500 165.700
[03/09 21:13:02   4046] addCustomLine AAA 24.900 187.300 46.500 187.300
[03/09 21:13:02   4046] addCustomLine AAA 46.500 165.700 46.500 187.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: kmem_instance/memory4_reg_6_, Center Move (48.300,171.100)->(52.100,181.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 37.500 160.300 37.500 181.900
[03/09 21:13:02   4046] addCustomLine AAA 37.500 160.300 59.100 160.300
[03/09 21:13:02   4046] addCustomLine AAA 37.500 181.900 59.100 181.900
[03/09 21:13:02   4046] addCustomLine AAA 59.100 160.300 59.100 181.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory2_reg_107_, Center Move (203.900,154.900)->(188.900,151.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 193.100 144.100 193.100 165.700
[03/09 21:13:02   4046] addCustomLine AAA 193.100 144.100 214.700 144.100
[03/09 21:13:02   4046] addCustomLine AAA 193.100 165.700 214.700 165.700
[03/09 21:13:02   4046] addCustomLine AAA 214.700 144.100 214.700 165.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory2_reg_64_, Center Move (324.900,232.300)->(313.900,234.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 314.100 221.500 314.100 243.100
[03/09 21:13:02   4046] addCustomLine AAA 314.100 221.500 335.700 221.500
[03/09 21:13:02   4046] addCustomLine AAA 314.100 243.100 335.700 243.100
[03/09 21:13:02   4046] addCustomLine AAA 335.700 221.500 335.700 243.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory2_reg_39_, Center Move (138.100,23.500)->(133.500,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 127.300 12.700 127.300 34.300
[03/09 21:13:02   4046] addCustomLine AAA 127.300 12.700 148.900 12.700
[03/09 21:13:02   4046] addCustomLine AAA 127.300 34.300 148.900 34.300
[03/09 21:13:02   4046] addCustomLine AAA 148.900 12.700 148.900 34.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory2_reg_34_, Center Move (98.900,52.300)->(110.100,54.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 88.100 41.500 88.100 63.100
[03/09 21:13:02   4046] addCustomLine AAA 88.100 41.500 109.700 41.500
[03/09 21:13:02   4046] addCustomLine AAA 88.100 63.100 109.700 63.100
[03/09 21:13:02   4046] addCustomLine AAA 109.700 41.500 109.700 63.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory2_reg_30_, Center Move (100.100,126.100)->(107.100,136.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 89.300 115.300 89.300 136.900
[03/09 21:13:02   4046] addCustomLine AAA 89.300 115.300 110.900 115.300
[03/09 21:13:02   4046] addCustomLine AAA 89.300 136.900 110.900 136.900
[03/09 21:13:02   4046] addCustomLine AAA 110.900 115.300 110.900 136.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory0_reg_121_, Center Move (293.700,48.700)->(297.900,59.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 282.900 37.900 282.900 59.500
[03/09 21:13:02   4046] addCustomLine AAA 282.900 37.900 304.500 37.900
[03/09 21:13:02   4046] addCustomLine AAA 282.900 59.500 304.500 59.500
[03/09 21:13:02   4046] addCustomLine AAA 304.500 37.900 304.500 59.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory0_reg_86_, Center Move (203.900,162.100)->(197.900,172.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 193.100 151.300 193.100 172.900
[03/09 21:13:02   4046] addCustomLine AAA 193.100 151.300 214.700 151.300
[03/09 21:13:02   4046] addCustomLine AAA 193.100 172.900 214.700 172.900
[03/09 21:13:02   4046] addCustomLine AAA 214.700 151.300 214.700 172.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory0_reg_68_, Center Move (320.700,239.500)->(309.700,237.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 309.900 228.700 309.900 250.300
[03/09 21:13:02   4046] addCustomLine AAA 309.900 228.700 331.500 228.700
[03/09 21:13:02   4046] addCustomLine AAA 309.900 250.300 331.500 250.300
[03/09 21:13:02   4046] addCustomLine AAA 331.500 228.700 331.500 250.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory0_reg_33_, Center Move (113.300,124.300)->(118.100,135.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 102.500 113.500 102.500 135.100
[03/09 21:13:02   4046] addCustomLine AAA 102.500 113.500 124.100 113.500
[03/09 21:13:02   4046] addCustomLine AAA 102.500 135.100 124.100 135.100
[03/09 21:13:02   4046] addCustomLine AAA 124.100 113.500 124.100 135.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory0_reg_24_, Center Move (165.100,36.100)->(165.500,46.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 154.300 25.300 154.300 46.900
[03/09 21:13:02   4046] addCustomLine AAA 154.300 25.300 175.900 25.300
[03/09 21:13:02   4046] addCustomLine AAA 154.300 46.900 175.900 46.900
[03/09 21:13:02   4046] addCustomLine AAA 175.900 25.300 175.900 46.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory7_reg_122_, Center Move (353.800,30.700)->(343.000,28.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 343.000 19.900 343.000 41.500
[03/09 21:13:02   4046] addCustomLine AAA 343.000 19.900 364.600 19.900
[03/09 21:13:02   4046] addCustomLine AAA 343.000 41.500 364.600 41.500
[03/09 21:13:02   4046] addCustomLine AAA 364.600 19.900 364.600 41.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory7_reg_75_, Center Move (170.000,21.700)->(171.600,32.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 159.200 10.900 159.200 32.500
[03/09 21:13:02   4046] addCustomLine AAA 159.200 10.900 180.800 10.900
[03/09 21:13:02   4046] addCustomLine AAA 159.200 32.500 180.800 32.500
[03/09 21:13:02   4046] addCustomLine AAA 180.800 10.900 180.800 32.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory7_reg_39_, Center Move (131.200,19.900)->(130.000,30.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 120.400 9.100 120.400 30.700
[03/09 21:13:02   4046] addCustomLine AAA 120.400 9.100 142.000 9.100
[03/09 21:13:02   4046] addCustomLine AAA 120.400 30.700 142.000 30.700
[03/09 21:13:02   4046] addCustomLine AAA 142.000 9.100 142.000 30.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory7_reg_37_, Center Move (143.600,25.300)->(148.600,36.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 132.800 14.500 132.800 36.100
[03/09 21:13:02   4046] addCustomLine AAA 132.800 14.500 154.400 14.500
[03/09 21:13:02   4046] addCustomLine AAA 132.800 36.100 154.400 36.100
[03/09 21:13:02   4046] addCustomLine AAA 154.400 14.500 154.400 36.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory7_reg_26_, Center Move (157.200,19.900)->(161.600,30.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 146.400 9.100 146.400 30.700
[03/09 21:13:02   4046] addCustomLine AAA 146.400 9.100 168.000 9.100
[03/09 21:13:02   4046] addCustomLine AAA 146.400 30.700 168.000 30.700
[03/09 21:13:02   4046] addCustomLine AAA 168.000 9.100 168.000 30.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory7_reg_1_, Center Move (80.600,129.700)->(91.400,140.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 69.800 118.900 69.800 140.500
[03/09 21:13:02   4046] addCustomLine AAA 69.800 118.900 91.400 118.900
[03/09 21:13:02   4046] addCustomLine AAA 69.800 140.500 91.400 140.500
[03/09 21:13:02   4046] addCustomLine AAA 91.400 118.900 91.400 140.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_154_, Center Move (217.600,34.300)->(228.600,32.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 206.800 23.500 206.800 45.100
[03/09 21:13:02   4046] addCustomLine AAA 206.800 23.500 228.400 23.500
[03/09 21:13:02   4046] addCustomLine AAA 206.800 45.100 228.400 45.100
[03/09 21:13:02   4046] addCustomLine AAA 228.400 23.500 228.400 45.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_137_, Center Move (351.800,43.300)->(346.000,32.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 341.000 32.500 341.000 54.100
[03/09 21:13:02   4046] addCustomLine AAA 341.000 32.500 362.600 32.500
[03/09 21:13:02   4046] addCustomLine AAA 341.000 54.100 362.600 54.100
[03/09 21:13:02   4046] addCustomLine AAA 362.600 32.500 362.600 54.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_133_, Center Move (356.400,18.100)->(345.400,16.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 345.600 7.300 345.600 28.900
[03/09 21:13:02   4046] addCustomLine AAA 345.600 7.300 367.200 7.300
[03/09 21:13:02   4046] addCustomLine AAA 345.600 28.900 367.200 28.900
[03/09 21:13:02   4046] addCustomLine AAA 367.200 7.300 367.200 28.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_75_, Center Move (170.600,19.900)->(173.000,30.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 159.800 9.100 159.800 30.700
[03/09 21:13:02   4046] addCustomLine AAA 159.800 9.100 181.400 9.100
[03/09 21:13:02   4046] addCustomLine AAA 159.800 30.700 181.400 30.700
[03/09 21:13:02   4046] addCustomLine AAA 181.400 9.100 181.400 30.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_68_, Center Move (315.000,239.500)->(303.800,237.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 304.200 228.700 304.200 250.300
[03/09 21:13:02   4046] addCustomLine AAA 304.200 228.700 325.800 228.700
[03/09 21:13:02   4046] addCustomLine AAA 304.200 250.300 325.800 250.300
[03/09 21:13:02   4046] addCustomLine AAA 325.800 228.700 325.800 250.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_42_, Center Move (186.600,207.100)->(197.400,207.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 175.800 196.300 175.800 217.900
[03/09 21:13:02   4046] addCustomLine AAA 175.800 196.300 197.400 196.300
[03/09 21:13:02   4046] addCustomLine AAA 175.800 217.900 197.400 217.900
[03/09 21:13:02   4046] addCustomLine AAA 197.400 196.300 197.400 217.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_37_, Center Move (145.200,27.100)->(147.600,37.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 134.400 16.300 134.400 37.900
[03/09 21:13:02   4046] addCustomLine AAA 134.400 16.300 156.000 16.300
[03/09 21:13:02   4046] addCustomLine AAA 134.400 37.900 156.000 37.900
[03/09 21:13:02   4046] addCustomLine AAA 156.000 16.300 156.000 37.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_24_, Center Move (164.000,23.500)->(166.800,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 153.200 12.700 153.200 34.300
[03/09 21:13:02   4046] addCustomLine AAA 153.200 12.700 174.800 12.700
[03/09 21:13:02   4046] addCustomLine AAA 153.200 34.300 174.800 34.300
[03/09 21:13:02   4046] addCustomLine AAA 174.800 12.700 174.800 34.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory5_reg_1_, Center Move (80.200,131.500)->(89.400,144.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 69.400 120.700 69.400 142.300
[03/09 21:13:02   4046] addCustomLine AAA 69.400 120.700 91.000 120.700
[03/09 21:13:02   4046] addCustomLine AAA 69.400 142.300 91.000 142.300
[03/09 21:13:02   4046] addCustomLine AAA 91.000 120.700 91.000 142.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_107_, Center Move (205.800,140.500)->(195.000,142.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 195.000 129.700 195.000 151.300
[03/09 21:13:02   4046] addCustomLine AAA 195.000 129.700 216.600 129.700
[03/09 21:13:02   4046] addCustomLine AAA 195.000 151.300 216.600 151.300
[03/09 21:13:02   4046] addCustomLine AAA 216.600 129.700 216.600 151.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_103_, Center Move (206.400,144.100)->(194.200,147.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 195.600 133.300 195.600 154.900
[03/09 21:13:02   4046] addCustomLine AAA 195.600 133.300 217.200 133.300
[03/09 21:13:02   4046] addCustomLine AAA 195.600 154.900 217.200 154.900
[03/09 21:13:02   4046] addCustomLine AAA 217.200 133.300 217.200 154.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_78_, Center Move (205.800,126.100)->(192.800,117.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 195.000 115.300 195.000 136.900
[03/09 21:13:02   4046] addCustomLine AAA 195.000 115.300 216.600 115.300
[03/09 21:13:02   4046] addCustomLine AAA 195.000 136.900 216.600 136.900
[03/09 21:13:02   4046] addCustomLine AAA 216.600 115.300 216.600 136.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_76_, Center Move (325.400,219.700)->(310.000,219.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 314.600 208.900 314.600 230.500
[03/09 21:13:02   4046] addCustomLine AAA 314.600 208.900 336.200 208.900
[03/09 21:13:02   4046] addCustomLine AAA 314.600 230.500 336.200 230.500
[03/09 21:13:02   4046] addCustomLine AAA 336.200 208.900 336.200 230.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_62_, Center Move (325.600,230.500)->(313.800,228.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 314.800 219.700 314.800 241.300
[03/09 21:13:02   4046] addCustomLine AAA 314.800 219.700 336.400 219.700
[03/09 21:13:02   4046] addCustomLine AAA 314.800 241.300 336.400 241.300
[03/09 21:13:02   4046] addCustomLine AAA 336.400 219.700 336.400 241.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_60_, Center Move (207.200,115.300)->(193.400,108.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 196.400 104.500 196.400 126.100
[03/09 21:13:02   4046] addCustomLine AAA 196.400 104.500 218.000 104.500
[03/09 21:13:02   4046] addCustomLine AAA 196.400 126.100 218.000 126.100
[03/09 21:13:02   4046] addCustomLine AAA 218.000 104.500 218.000 126.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory6_reg_26_, Center Move (148.800,23.500)->(156.400,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 138.000 12.700 138.000 34.300
[03/09 21:13:02   4046] addCustomLine AAA 138.000 12.700 159.600 12.700
[03/09 21:13:02   4046] addCustomLine AAA 138.000 34.300 159.600 34.300
[03/09 21:13:02   4046] addCustomLine AAA 159.600 12.700 159.600 34.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_76_, Center Move (326.700,223.300)->(313.900,225.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 315.900 212.500 315.900 234.100
[03/09 21:13:02   4046] addCustomLine AAA 315.900 212.500 337.500 212.500
[03/09 21:13:02   4046] addCustomLine AAA 315.900 234.100 337.500 234.100
[03/09 21:13:02   4046] addCustomLine AAA 337.500 212.500 337.500 234.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_74_, Center Move (195.900,230.500)->(202.700,219.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 185.100 219.700 185.100 241.300
[03/09 21:13:02   4046] addCustomLine AAA 185.100 219.700 206.700 219.700
[03/09 21:13:02   4046] addCustomLine AAA 185.100 241.300 206.700 241.300
[03/09 21:13:02   4046] addCustomLine AAA 206.700 219.700 206.700 241.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_60_, Center Move (208.100,118.900)->(194.100,109.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 197.300 108.100 197.300 129.700
[03/09 21:13:02   4046] addCustomLine AAA 197.300 108.100 218.900 108.100
[03/09 21:13:02   4046] addCustomLine AAA 197.300 129.700 218.900 129.700
[03/09 21:13:02   4046] addCustomLine AAA 218.900 108.100 218.900 129.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_35_, Center Move (146.500,68.500)->(143.900,57.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 135.700 57.700 135.700 79.300
[03/09 21:13:02   4046] addCustomLine AAA 135.700 57.700 157.300 57.700
[03/09 21:13:02   4046] addCustomLine AAA 135.700 79.300 157.300 79.300
[03/09 21:13:02   4046] addCustomLine AAA 157.300 57.700 157.300 79.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_30_, Center Move (93.100,127.900)->(105.500,135.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 82.300 117.100 82.300 138.700
[03/09 21:13:02   4046] addCustomLine AAA 82.300 117.100 103.900 117.100
[03/09 21:13:02   4046] addCustomLine AAA 82.300 138.700 103.900 138.700
[03/09 21:13:02   4046] addCustomLine AAA 103.900 117.100 103.900 138.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_26_, Center Move (151.300,27.100)->(155.900,37.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 140.500 16.300 140.500 37.900
[03/09 21:13:02   4046] addCustomLine AAA 140.500 16.300 162.100 16.300
[03/09 21:13:02   4046] addCustomLine AAA 140.500 37.900 162.100 37.900
[03/09 21:13:02   4046] addCustomLine AAA 162.100 16.300 162.100 37.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory1_reg_15_, Center Move (103.700,172.900)->(112.900,162.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 92.900 162.100 92.900 183.700
[03/09 21:13:02   4046] addCustomLine AAA 92.900 162.100 114.500 162.100
[03/09 21:13:02   4046] addCustomLine AAA 92.900 183.700 114.500 183.700
[03/09 21:13:02   4046] addCustomLine AAA 114.500 162.100 114.500 183.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory3_reg_137_, Center Move (336.900,46.900)->(332.100,36.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 326.100 36.100 326.100 57.700
[03/09 21:13:02   4046] addCustomLine AAA 326.100 36.100 347.700 36.100
[03/09 21:13:02   4046] addCustomLine AAA 326.100 57.700 347.700 57.700
[03/09 21:13:02   4046] addCustomLine AAA 347.700 36.100 347.700 57.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory3_reg_84_, Center Move (189.300,185.500)->(201.300,189.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 178.500 174.700 178.500 196.300
[03/09 21:13:02   4046] addCustomLine AAA 178.500 174.700 200.100 174.700
[03/09 21:13:02   4046] addCustomLine AAA 178.500 196.300 200.100 196.300
[03/09 21:13:02   4046] addCustomLine AAA 200.100 174.700 200.100 196.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory4_reg_131_, Center Move (194.900,23.500)->(191.300,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 184.100 12.700 184.100 34.300
[03/09 21:13:02   4046] addCustomLine AAA 184.100 12.700 205.700 12.700
[03/09 21:13:02   4046] addCustomLine AAA 184.100 34.300 205.700 34.300
[03/09 21:13:02   4046] addCustomLine AAA 205.700 12.700 205.700 34.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory4_reg_122_, Center Move (337.700,37.900)->(326.900,30.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 326.900 27.100 326.900 48.700
[03/09 21:13:02   4046] addCustomLine AAA 326.900 27.100 348.500 27.100
[03/09 21:13:02   4046] addCustomLine AAA 326.900 48.700 348.500 48.700
[03/09 21:13:02   4046] addCustomLine AAA 348.500 27.100 348.500 48.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory4_reg_99_, Center Move (248.100,264.700)->(249.700,253.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 237.300 253.900 237.300 275.500
[03/09 21:13:02   4046] addCustomLine AAA 237.300 253.900 258.900 253.900
[03/09 21:13:02   4046] addCustomLine AAA 237.300 275.500 258.900 275.500
[03/09 21:13:02   4046] addCustomLine AAA 258.900 253.900 258.900 275.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory4_reg_89_, Center Move (260.100,219.700)->(247.500,214.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 249.300 208.900 249.300 230.500
[03/09 21:13:02   4046] addCustomLine AAA 249.300 208.900 270.900 208.900
[03/09 21:13:02   4046] addCustomLine AAA 249.300 230.500 270.900 230.500
[03/09 21:13:02   4046] addCustomLine AAA 270.900 208.900 270.900 230.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory4_reg_39_, Center Move (117.300,23.500)->(122.700,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 106.500 12.700 106.500 34.300
[03/09 21:13:02   4046] addCustomLine AAA 106.500 12.700 128.100 12.700
[03/09 21:13:02   4046] addCustomLine AAA 106.500 34.300 128.100 34.300
[03/09 21:13:02   4046] addCustomLine AAA 128.100 12.700 128.100 34.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/memory4_reg_31_, Center Move (111.700,23.500)->(118.300,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 100.900 12.700 100.900 34.300
[03/09 21:13:02   4046] addCustomLine AAA 100.900 12.700 122.500 12.700
[03/09 21:13:02   4046] addCustomLine AAA 100.900 34.300 122.500 34.300
[03/09 21:13:02   4046] addCustomLine AAA 122.500 12.700 122.500 34.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_119_, Center Move (212.100,154.900)->(201.300,165.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 201.300 144.100 201.300 165.700
[03/09 21:13:02   4046] addCustomLine AAA 201.300 144.100 222.900 144.100
[03/09 21:13:02   4046] addCustomLine AAA 201.300 165.700 222.900 165.700
[03/09 21:13:02   4046] addCustomLine AAA 222.900 144.100 222.900 165.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_104_, Center Move (181.900,14.500)->(192.900,18.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 171.100 3.700 171.100 25.300
[03/09 21:13:02   4046] addCustomLine AAA 171.100 3.700 192.700 3.700
[03/09 21:13:02   4046] addCustomLine AAA 171.100 25.300 192.700 25.300
[03/09 21:13:02   4046] addCustomLine AAA 192.700 3.700 192.700 25.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_98_, Center Move (207.900,131.500)->(195.100,135.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 197.100 120.700 197.100 142.300
[03/09 21:13:02   4046] addCustomLine AAA 197.100 120.700 218.700 120.700
[03/09 21:13:02   4046] addCustomLine AAA 197.100 142.300 218.700 142.300
[03/09 21:13:02   4046] addCustomLine AAA 218.700 120.700 218.700 142.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_96_, Center Move (211.500,158.500)->(205.300,169.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 200.700 147.700 200.700 169.300
[03/09 21:13:02   4046] addCustomLine AAA 200.700 147.700 222.300 147.700
[03/09 21:13:02   4046] addCustomLine AAA 200.700 169.300 222.300 169.300
[03/09 21:13:02   4046] addCustomLine AAA 222.300 147.700 222.300 169.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_94_, Center Move (242.900,194.500)->(239.000,183.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 232.100 183.700 232.100 205.300
[03/09 21:13:02   4046] addCustomLine AAA 232.100 183.700 253.700 183.700
[03/09 21:13:02   4046] addCustomLine AAA 232.100 205.300 253.700 205.300
[03/09 21:13:02   4046] addCustomLine AAA 253.700 183.700 253.700 205.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_82_, Center Move (243.700,190.900)->(240.300,180.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 232.900 180.100 232.900 201.700
[03/09 21:13:02   4046] addCustomLine AAA 232.900 180.100 254.500 180.100
[03/09 21:13:02   4046] addCustomLine AAA 232.900 201.700 254.500 201.700
[03/09 21:13:02   4046] addCustomLine AAA 254.500 180.100 254.500 201.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_75_, Center Move (164.500,10.900)->(165.500,21.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 153.700 0.100 153.700 21.700
[03/09 21:13:02   4046] addCustomLine AAA 153.700 0.100 175.300 0.100
[03/09 21:13:02   4046] addCustomLine AAA 153.700 21.700 175.300 21.700
[03/09 21:13:02   4046] addCustomLine AAA 175.300 0.100 175.300 21.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_59_, Center Move (173.700,126.100)->(185.300,118.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 162.900 115.300 162.900 136.900
[03/09 21:13:02   4046] addCustomLine AAA 162.900 115.300 184.500 115.300
[03/09 21:13:02   4046] addCustomLine AAA 162.900 136.900 184.500 136.900
[03/09 21:13:02   4046] addCustomLine AAA 184.500 115.300 184.500 136.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_56_, Center Move (161.700,14.500)->(165.300,25.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 150.900 3.700 150.900 25.300
[03/09 21:13:02   4046] addCustomLine AAA 150.900 3.700 172.500 3.700
[03/09 21:13:02   4046] addCustomLine AAA 150.900 25.300 172.500 25.300
[03/09 21:13:02   4046] addCustomLine AAA 172.500 3.700 172.500 25.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_38_, Center Move (147.900,10.900)->(147.300,21.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 137.100 0.100 137.100 21.700
[03/09 21:13:02   4046] addCustomLine AAA 137.100 0.100 158.700 0.100
[03/09 21:13:02   4046] addCustomLine AAA 137.100 21.700 158.700 21.700
[03/09 21:13:02   4046] addCustomLine AAA 158.700 0.100 158.700 21.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_36_, Center Move (120.300,10.900)->(119.300,21.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 109.500 0.100 109.500 21.700
[03/09 21:13:02   4046] addCustomLine AAA 109.500 0.100 131.100 0.100
[03/09 21:13:02   4046] addCustomLine AAA 109.500 21.700 131.100 21.700
[03/09 21:13:02   4046] addCustomLine AAA 131.100 0.100 131.100 21.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_34_, Center Move (114.900,14.500)->(115.700,25.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 104.100 3.700 104.100 25.300
[03/09 21:13:02   4046] addCustomLine AAA 104.100 3.700 125.700 3.700
[03/09 21:13:02   4046] addCustomLine AAA 104.100 25.300 125.700 25.300
[03/09 21:13:02   4046] addCustomLine AAA 125.700 3.700 125.700 25.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_32_, Center Move (126.900,16.300)->(130.300,27.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 116.100 5.500 116.100 27.100
[03/09 21:13:02   4046] addCustomLine AAA 116.100 5.500 137.700 5.500
[03/09 21:13:02   4046] addCustomLine AAA 116.100 27.100 137.700 27.100
[03/09 21:13:02   4046] addCustomLine AAA 137.700 5.500 137.700 27.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_31_, Center Move (106.300,10.900)->(115.500,21.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 95.500 0.100 95.500 21.700
[03/09 21:13:02   4046] addCustomLine AAA 95.500 0.100 117.100 0.100
[03/09 21:13:02   4046] addCustomLine AAA 95.500 21.700 117.100 21.700
[03/09 21:13:02   4046] addCustomLine AAA 117.100 0.100 117.100 21.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_27_, Center Move (95.900,54.100)->(107.100,50.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 85.100 43.300 85.100 64.900
[03/09 21:13:02   4046] addCustomLine AAA 85.100 43.300 106.700 43.300
[03/09 21:13:02   4046] addCustomLine AAA 85.100 64.900 106.700 64.900
[03/09 21:13:02   4046] addCustomLine AAA 106.700 43.300 106.700 64.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_25_, Center Move (172.100,14.500)->(173.100,25.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 161.300 3.700 161.300 25.300
[03/09 21:13:02   4046] addCustomLine AAA 161.300 3.700 182.900 3.700
[03/09 21:13:02   4046] addCustomLine AAA 161.300 25.300 182.900 25.300
[03/09 21:13:02   4046] addCustomLine AAA 182.900 3.700 182.900 25.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_24_, Center Move (133.500,10.900)->(135.300,21.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 122.700 0.100 122.700 21.700
[03/09 21:13:02   4046] addCustomLine AAA 122.700 0.100 144.300 0.100
[03/09 21:13:02   4046] addCustomLine AAA 122.700 21.700 144.300 21.700
[03/09 21:13:02   4046] addCustomLine AAA 144.300 0.100 144.300 21.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_20_, Center Move (97.100,28.900)->(105.500,39.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 86.300 18.100 86.300 39.700
[03/09 21:13:02   4046] addCustomLine AAA 86.300 18.100 107.900 18.100
[03/09 21:13:02   4046] addCustomLine AAA 86.300 39.700 107.900 39.700
[03/09 21:13:02   4046] addCustomLine AAA 107.900 18.100 107.900 39.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_15_, Center Move (94.300,118.900)->(96.500,108.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.500 108.100 83.500 129.700
[03/09 21:13:02   4046] addCustomLine AAA 83.500 108.100 105.100 108.100
[03/09 21:13:02   4046] addCustomLine AAA 83.500 129.700 105.100 129.700
[03/09 21:13:02   4046] addCustomLine AAA 105.100 108.100 105.100 129.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_14_, Center Move (93.900,124.300)->(101.600,135.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.100 113.500 83.100 135.100
[03/09 21:13:02   4046] addCustomLine AAA 83.100 113.500 104.700 113.500
[03/09 21:13:02   4046] addCustomLine AAA 83.100 135.100 104.700 135.100
[03/09 21:13:02   4046] addCustomLine AAA 104.700 113.500 104.700 135.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_6_, Center Move (86.500,126.100)->(97.600,135.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 75.700 115.300 75.700 136.900
[03/09 21:13:02   4046] addCustomLine AAA 75.700 115.300 97.300 115.300
[03/09 21:13:02   4046] addCustomLine AAA 75.700 136.900 97.300 136.900
[03/09 21:13:02   4046] addCustomLine AAA 97.300 115.300 97.300 136.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_3_, Center Move (79.700,122.500)->(93.500,118.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 68.900 111.700 68.900 133.300
[03/09 21:13:02   4046] addCustomLine AAA 68.900 111.700 90.500 111.700
[03/09 21:13:02   4046] addCustomLine AAA 68.900 133.300 90.500 133.300
[03/09 21:13:02   4046] addCustomLine AAA 90.500 111.700 90.500 133.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: psum_mem_instance/Q_reg_0_, Center Move (89.100,64.900)->(100.000,64.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 78.300 54.100 78.300 75.700
[03/09 21:13:02   4046] addCustomLine AAA 78.300 54.100 99.900 54.100
[03/09 21:13:02   4046] addCustomLine AAA 78.300 75.700 99.900 75.700
[03/09 21:13:02   4046] addCustomLine AAA 99.900 54.100 99.900 75.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_, Center Move (450.300,356.500)->(439.500,356.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 439.500 345.700 439.500 367.300
[03/09 21:13:02   4046] addCustomLine AAA 439.500 345.700 461.100 345.700
[03/09 21:13:02   4046] addCustomLine AAA 439.500 367.300 461.100 367.300
[03/09 21:13:02   4046] addCustomLine AAA 461.100 345.700 461.100 367.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_, Center Move (365.500,268.300)->(377.300,268.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 354.700 257.500 354.700 279.100
[03/09 21:13:02   4046] addCustomLine AAA 354.700 257.500 376.300 257.500
[03/09 21:13:02   4046] addCustomLine AAA 354.700 279.100 376.300 279.100
[03/09 21:13:02   4046] addCustomLine AAA 376.300 257.500 376.300 279.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_, Center Move (347.400,300.700)->(336.200,293.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 336.600 289.900 336.600 311.500
[03/09 21:13:02   4046] addCustomLine AAA 336.600 289.900 358.200 289.900
[03/09 21:13:02   4046] addCustomLine AAA 336.600 311.500 358.200 311.500
[03/09 21:13:02   4046] addCustomLine AAA 358.200 289.900 358.200 311.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_, Center Move (420.500,354.700)->(420.500,343.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 409.700 343.900 409.700 365.500
[03/09 21:13:02   4046] addCustomLine AAA 409.700 343.900 431.300 343.900
[03/09 21:13:02   4046] addCustomLine AAA 409.700 365.500 431.300 365.500
[03/09 21:13:02   4046] addCustomLine AAA 431.300 343.900 431.300 365.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_, Center Move (458.500,354.700)->(458.300,343.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 447.700 343.900 447.700 365.500
[03/09 21:13:02   4046] addCustomLine AAA 447.700 343.900 469.300 343.900
[03/09 21:13:02   4046] addCustomLine AAA 447.700 365.500 469.300 365.500
[03/09 21:13:02   4046] addCustomLine AAA 469.300 343.900 469.300 365.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_, Center Move (359.900,271.900)->(371.500,268.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 349.100 261.100 349.100 282.700
[03/09 21:13:02   4046] addCustomLine AAA 349.100 261.100 370.700 261.100
[03/09 21:13:02   4046] addCustomLine AAA 349.100 282.700 370.700 282.700
[03/09 21:13:02   4046] addCustomLine AAA 370.700 261.100 370.700 282.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_, Center Move (421.300,356.500)->(412.300,345.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 410.500 345.700 410.500 367.300
[03/09 21:13:02   4046] addCustomLine AAA 410.500 345.700 432.100 345.700
[03/09 21:13:02   4046] addCustomLine AAA 410.500 367.300 432.100 367.300
[03/09 21:13:02   4046] addCustomLine AAA 432.100 345.700 432.100 367.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_, Center Move (453.700,361.900)->(450.700,351.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 442.900 351.100 442.900 372.700
[03/09 21:13:02   4046] addCustomLine AAA 442.900 351.100 464.500 351.100
[03/09 21:13:02   4046] addCustomLine AAA 442.900 372.700 464.500 372.700
[03/09 21:13:02   4046] addCustomLine AAA 464.500 351.100 464.500 372.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_, Center Move (397.700,347.500)->(385.900,345.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 386.900 336.700 386.900 358.300
[03/09 21:13:02   4046] addCustomLine AAA 386.900 336.700 408.500 336.700
[03/09 21:13:02   4046] addCustomLine AAA 386.900 358.300 408.500 358.300
[03/09 21:13:02   4046] addCustomLine AAA 408.500 336.700 408.500 358.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_, Center Move (397.700,356.500)->(395.500,345.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 386.900 345.700 386.900 367.300
[03/09 21:13:02   4046] addCustomLine AAA 386.900 345.700 408.500 345.700
[03/09 21:13:02   4046] addCustomLine AAA 386.900 367.300 408.500 367.300
[03/09 21:13:02   4046] addCustomLine AAA 408.500 345.700 408.500 367.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_, Center Move (444.300,360.100)->(438.700,349.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 433.500 349.300 433.500 370.900
[03/09 21:13:02   4046] addCustomLine AAA 433.500 349.300 455.100 349.300
[03/09 21:13:02   4046] addCustomLine AAA 433.500 370.900 455.100 370.900
[03/09 21:13:02   4046] addCustomLine AAA 455.100 349.300 455.100 370.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_, Center Move (344.200,259.300)->(344.200,248.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 333.400 248.500 333.400 270.100
[03/09 21:13:02   4046] addCustomLine AAA 333.400 248.500 355.000 248.500
[03/09 21:13:02   4046] addCustomLine AAA 333.400 270.100 355.000 270.100
[03/09 21:13:02   4046] addCustomLine AAA 355.000 248.500 355.000 270.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_1_, Center Move (345.700,266.500)->(353.100,255.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 334.900 255.700 334.900 277.300
[03/09 21:13:02   4046] addCustomLine AAA 334.900 255.700 356.500 255.700
[03/09 21:13:02   4046] addCustomLine AAA 334.900 277.300 356.500 277.300
[03/09 21:13:02   4046] addCustomLine AAA 356.500 255.700 356.500 277.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_, Center Move (424.700,180.100)->(413.300,185.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 413.900 169.300 413.900 190.900
[03/09 21:13:02   4046] addCustomLine AAA 413.900 169.300 435.500 169.300
[03/09 21:13:02   4046] addCustomLine AAA 413.900 190.900 435.500 190.900
[03/09 21:13:02   4046] addCustomLine AAA 435.500 169.300 435.500 190.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_, Center Move (384.100,149.500)->(395.300,151.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 373.300 138.700 373.300 160.300
[03/09 21:13:02   4046] addCustomLine AAA 373.300 138.700 394.900 138.700
[03/09 21:13:02   4046] addCustomLine AAA 373.300 160.300 394.900 160.300
[03/09 21:13:02   4046] addCustomLine AAA 394.900 138.700 394.900 160.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_, Center Move (358.300,149.500)->(370.700,147.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 347.500 138.700 347.500 160.300
[03/09 21:13:02   4046] addCustomLine AAA 347.500 138.700 369.100 138.700
[03/09 21:13:02   4046] addCustomLine AAA 347.500 160.300 369.100 160.300
[03/09 21:13:02   4046] addCustomLine AAA 369.100 138.700 369.100 160.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_, Center Move (434.500,133.300)->(423.300,133.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 423.700 122.500 423.700 144.100
[03/09 21:13:02   4046] addCustomLine AAA 423.700 122.500 445.300 122.500
[03/09 21:13:02   4046] addCustomLine AAA 423.700 144.100 445.300 144.100
[03/09 21:13:02   4046] addCustomLine AAA 445.300 122.500 445.300 144.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_, Center Move (463.900,126.100)->(453.100,131.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 453.100 115.300 453.100 136.900
[03/09 21:13:02   4046] addCustomLine AAA 453.100 115.300 474.700 115.300
[03/09 21:13:02   4046] addCustomLine AAA 453.100 136.900 474.700 136.900
[03/09 21:13:02   4046] addCustomLine AAA 474.700 115.300 474.700 136.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_, Center Move (450.700,82.900)->(438.300,84.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 439.900 72.100 439.900 93.700
[03/09 21:13:02   4046] addCustomLine AAA 439.900 72.100 461.500 72.100
[03/09 21:13:02   4046] addCustomLine AAA 439.900 93.700 461.500 93.700
[03/09 21:13:02   4046] addCustomLine AAA 461.500 72.100 461.500 93.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_, Center Move (436.100,91.900)->(424.900,99.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 425.300 81.100 425.300 102.700
[03/09 21:13:02   4046] addCustomLine AAA 425.300 81.100 446.900 81.100
[03/09 21:13:02   4046] addCustomLine AAA 425.300 102.700 446.900 102.700
[03/09 21:13:02   4046] addCustomLine AAA 446.900 81.100 446.900 102.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_, Center Move (338.100,154.900)->(351.500,154.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 327.300 144.100 327.300 165.700
[03/09 21:13:02   4046] addCustomLine AAA 327.300 144.100 348.900 144.100
[03/09 21:13:02   4046] addCustomLine AAA 327.300 165.700 348.900 165.700
[03/09 21:13:02   4046] addCustomLine AAA 348.900 144.100 348.900 165.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_, Center Move (314.700,153.100)->(326.300,149.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 303.900 142.300 303.900 163.900
[03/09 21:13:02   4046] addCustomLine AAA 303.900 142.300 325.500 142.300
[03/09 21:13:02   4046] addCustomLine AAA 303.900 163.900 325.500 163.900
[03/09 21:13:02   4046] addCustomLine AAA 325.500 142.300 325.500 163.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_, Center Move (337.500,144.100)->(351.500,147.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 326.700 133.300 326.700 154.900
[03/09 21:13:02   4046] addCustomLine AAA 326.700 133.300 348.300 133.300
[03/09 21:13:02   4046] addCustomLine AAA 326.700 154.900 348.300 154.900
[03/09 21:13:02   4046] addCustomLine AAA 348.300 133.300 348.300 154.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_, Center Move (251.700,169.300)->(252.100,158.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 240.900 158.500 240.900 180.100
[03/09 21:13:02   4046] addCustomLine AAA 240.900 158.500 262.500 158.500
[03/09 21:13:02   4046] addCustomLine AAA 240.900 180.100 262.500 180.100
[03/09 21:13:02   4046] addCustomLine AAA 262.500 158.500 262.500 180.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_, Center Move (313.900,163.900)->(324.700,154.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 303.100 153.100 303.100 174.700
[03/09 21:13:02   4046] addCustomLine AAA 303.100 153.100 324.700 153.100
[03/09 21:13:02   4046] addCustomLine AAA 303.100 174.700 324.700 174.700
[03/09 21:13:02   4046] addCustomLine AAA 324.700 153.100 324.700 174.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_, Center Move (324.300,167.500)->(336.500,156.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 313.500 156.700 313.500 178.300
[03/09 21:13:02   4046] addCustomLine AAA 313.500 156.700 335.100 156.700
[03/09 21:13:02   4046] addCustomLine AAA 313.500 178.300 335.100 178.300
[03/09 21:13:02   4046] addCustomLine AAA 335.100 156.700 335.100 178.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_, Center Move (333.100,163.900)->(344.900,154.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 322.300 153.100 322.300 174.700
[03/09 21:13:02   4046] addCustomLine AAA 322.300 153.100 343.900 153.100
[03/09 21:13:02   4046] addCustomLine AAA 322.300 174.700 343.900 174.700
[03/09 21:13:02   4046] addCustomLine AAA 343.900 153.100 343.900 174.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_, Center Move (261.300,100.900)->(259.300,111.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 250.500 90.100 250.500 111.700
[03/09 21:13:02   4046] addCustomLine AAA 250.500 90.100 272.100 90.100
[03/09 21:13:02   4046] addCustomLine AAA 250.500 111.700 272.100 111.700
[03/09 21:13:02   4046] addCustomLine AAA 272.100 90.100 272.100 111.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_, Center Move (341.500,153.100)->(354.300,153.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 330.700 142.300 330.700 163.900
[03/09 21:13:02   4046] addCustomLine AAA 330.700 142.300 352.300 142.300
[03/09 21:13:02   4046] addCustomLine AAA 330.700 163.900 352.300 163.900
[03/09 21:13:02   4046] addCustomLine AAA 352.300 142.300 352.300 163.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_, Center Move (310.100,153.100)->(323.900,153.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 299.300 142.300 299.300 163.900
[03/09 21:13:02   4046] addCustomLine AAA 299.300 142.300 320.900 142.300
[03/09 21:13:02   4046] addCustomLine AAA 299.300 163.900 320.900 163.900
[03/09 21:13:02   4046] addCustomLine AAA 320.900 142.300 320.900 163.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_, Center Move (307.900,162.100)->(321.500,156.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 297.100 151.300 297.100 172.900
[03/09 21:13:02   4046] addCustomLine AAA 297.100 151.300 318.700 151.300
[03/09 21:13:02   4046] addCustomLine AAA 297.100 172.900 318.700 172.900
[03/09 21:13:02   4046] addCustomLine AAA 318.700 151.300 318.700 172.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_, Center Move (337.500,158.500)->(349.700,153.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 326.700 147.700 326.700 169.300
[03/09 21:13:02   4046] addCustomLine AAA 326.700 147.700 348.300 147.700
[03/09 21:13:02   4046] addCustomLine AAA 326.700 169.300 348.300 169.300
[03/09 21:13:02   4046] addCustomLine AAA 348.300 147.700 348.300 169.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_, Center Move (326.100,163.900)->(337.100,160.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 315.300 153.100 315.300 174.700
[03/09 21:13:02   4046] addCustomLine AAA 315.300 153.100 336.900 153.100
[03/09 21:13:02   4046] addCustomLine AAA 315.300 174.700 336.900 174.700
[03/09 21:13:02   4046] addCustomLine AAA 336.900 153.100 336.900 174.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_, Center Move (336.700,142.300)->(347.500,140.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 325.900 131.500 325.900 153.100
[03/09 21:13:02   4046] addCustomLine AAA 325.900 131.500 347.500 131.500
[03/09 21:13:02   4046] addCustomLine AAA 325.900 153.100 347.500 153.100
[03/09 21:13:02   4046] addCustomLine AAA 347.500 131.500 347.500 153.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_, Center Move (336.100,147.700)->(346.900,147.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 325.300 136.900 325.300 158.500
[03/09 21:13:02   4046] addCustomLine AAA 325.300 136.900 346.900 136.900
[03/09 21:13:02   4046] addCustomLine AAA 325.300 158.500 346.900 158.500
[03/09 21:13:02   4046] addCustomLine AAA 346.900 136.900 346.900 158.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_, Center Move (298.500,75.700)->(300.700,86.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 287.700 64.900 287.700 86.500
[03/09 21:13:02   4046] addCustomLine AAA 287.700 64.900 309.300 64.900
[03/09 21:13:02   4046] addCustomLine AAA 287.700 86.500 309.300 86.500
[03/09 21:13:02   4046] addCustomLine AAA 309.300 64.900 309.300 86.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_, Center Move (317.100,154.900)->(332.500,149.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 306.300 144.100 306.300 165.700
[03/09 21:13:02   4046] addCustomLine AAA 306.300 144.100 327.900 144.100
[03/09 21:13:02   4046] addCustomLine AAA 306.300 165.700 327.900 165.700
[03/09 21:13:02   4046] addCustomLine AAA 327.900 144.100 327.900 165.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_, Center Move (96.000,176.500)->(107.800,187.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 85.200 165.700 85.200 187.300
[03/09 21:13:02   4046] addCustomLine AAA 85.200 165.700 106.800 165.700
[03/09 21:13:02   4046] addCustomLine AAA 85.200 187.300 106.800 187.300
[03/09 21:13:02   4046] addCustomLine AAA 106.800 165.700 106.800 187.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_, Center Move (91.600,180.100)->(102.600,189.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 80.800 169.300 80.800 190.900
[03/09 21:13:02   4046] addCustomLine AAA 80.800 169.300 102.400 169.300
[03/09 21:13:02   4046] addCustomLine AAA 80.800 190.900 102.400 190.900
[03/09 21:13:02   4046] addCustomLine AAA 102.400 169.300 102.400 190.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_, Center Move (130.400,205.300)->(132.400,216.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 119.600 194.500 119.600 216.100
[03/09 21:13:02   4046] addCustomLine AAA 119.600 194.500 141.200 194.500
[03/09 21:13:02   4046] addCustomLine AAA 119.600 216.100 141.200 216.100
[03/09 21:13:02   4046] addCustomLine AAA 141.200 194.500 141.200 216.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_, Center Move (126.500,207.100)->(138.300,216.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 115.700 196.300 115.700 217.900
[03/09 21:13:02   4046] addCustomLine AAA 115.700 196.300 137.300 196.300
[03/09 21:13:02   4046] addCustomLine AAA 115.700 217.900 137.300 217.900
[03/09 21:13:02   4046] addCustomLine AAA 137.300 196.300 137.300 217.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_, Center Move (119.100,190.900)->(118.900,201.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 108.300 180.100 108.300 201.700
[03/09 21:13:02   4046] addCustomLine AAA 108.300 180.100 129.900 180.100
[03/09 21:13:02   4046] addCustomLine AAA 108.300 201.700 129.900 201.700
[03/09 21:13:02   4046] addCustomLine AAA 129.900 180.100 129.900 201.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_, Center Move (131.000,207.100)->(132.400,217.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 120.200 196.300 120.200 217.900
[03/09 21:13:02   4046] addCustomLine AAA 120.200 196.300 141.800 196.300
[03/09 21:13:02   4046] addCustomLine AAA 120.200 217.900 141.800 217.900
[03/09 21:13:02   4046] addCustomLine AAA 141.800 196.300 141.800 217.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_, Center Move (128.400,216.100)->(140.000,214.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 117.600 205.300 117.600 226.900
[03/09 21:13:02   4046] addCustomLine AAA 117.600 205.300 139.200 205.300
[03/09 21:13:02   4046] addCustomLine AAA 117.600 226.900 139.200 226.900
[03/09 21:13:02   4046] addCustomLine AAA 139.200 205.300 139.200 226.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_, Center Move (116.000,216.100)->(128.600,214.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 105.200 205.300 105.200 226.900
[03/09 21:13:02   4046] addCustomLine AAA 105.200 205.300 126.800 205.300
[03/09 21:13:02   4046] addCustomLine AAA 105.200 226.900 126.800 226.900
[03/09 21:13:02   4046] addCustomLine AAA 126.800 205.300 126.800 226.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_, Center Move (140.900,199.900)->(152.900,198.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 130.100 189.100 130.100 210.700
[03/09 21:13:02   4046] addCustomLine AAA 130.100 189.100 151.700 189.100
[03/09 21:13:02   4046] addCustomLine AAA 130.100 210.700 151.700 210.700
[03/09 21:13:02   4046] addCustomLine AAA 151.700 189.100 151.700 210.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_1_, Center Move (89.400,77.500)->(95.000,88.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 78.600 66.700 78.600 88.300
[03/09 21:13:02   4046] addCustomLine AAA 78.600 66.700 100.200 66.700
[03/09 21:13:02   4046] addCustomLine AAA 78.600 88.300 100.200 88.300
[03/09 21:13:02   4046] addCustomLine AAA 100.200 66.700 100.200 88.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_, Center Move (75.600,86.500)->(87.600,95.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 64.800 75.700 64.800 97.300
[03/09 21:13:02   4046] addCustomLine AAA 64.800 75.700 86.400 75.700
[03/09 21:13:02   4046] addCustomLine AAA 64.800 97.300 86.400 97.300
[03/09 21:13:02   4046] addCustomLine AAA 86.400 75.700 86.400 97.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_, Center Move (94.500,77.500)->(105.500,86.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 83.700 66.700 83.700 88.300
[03/09 21:13:02   4046] addCustomLine AAA 83.700 66.700 105.300 66.700
[03/09 21:13:02   4046] addCustomLine AAA 83.700 88.300 105.300 88.300
[03/09 21:13:02   4046] addCustomLine AAA 105.300 66.700 105.300 88.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_, Center Move (177.700,104.500)->(164.700,106.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 166.900 93.700 166.900 115.300
[03/09 21:13:02   4046] addCustomLine AAA 166.900 93.700 188.500 93.700
[03/09 21:13:02   4046] addCustomLine AAA 166.900 115.300 188.500 115.300
[03/09 21:13:02   4046] addCustomLine AAA 188.500 93.700 188.500 115.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_, Center Move (177.300,95.500)->(164.900,90.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 166.500 84.700 166.500 106.300
[03/09 21:13:02   4046] addCustomLine AAA 166.500 84.700 188.100 84.700
[03/09 21:13:02   4046] addCustomLine AAA 166.500 106.300 188.100 106.300
[03/09 21:13:02   4046] addCustomLine AAA 188.100 84.700 188.100 106.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_, Center Move (75.300,95.500)->(86.900,97.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 64.500 84.700 64.500 106.300
[03/09 21:13:02   4046] addCustomLine AAA 64.500 84.700 86.100 84.700
[03/09 21:13:02   4046] addCustomLine AAA 64.500 106.300 86.100 106.300
[03/09 21:13:02   4046] addCustomLine AAA 86.100 84.700 86.100 106.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_, Center Move (179.900,100.900)->(169.100,102.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 169.100 90.100 169.100 111.700
[03/09 21:13:02   4046] addCustomLine AAA 169.100 90.100 190.700 90.100
[03/09 21:13:02   4046] addCustomLine AAA 169.100 111.700 190.700 111.700
[03/09 21:13:02   4046] addCustomLine AAA 190.700 90.100 190.700 111.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_, Center Move (179.700,88.300)->(168.700,90.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 168.900 77.500 168.900 99.100
[03/09 21:13:02   4046] addCustomLine AAA 168.900 77.500 190.500 77.500
[03/09 21:13:02   4046] addCustomLine AAA 168.900 99.100 190.500 99.100
[03/09 21:13:02   4046] addCustomLine AAA 190.500 77.500 190.500 99.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_, Center Move (93.300,73.900)->(103.300,84.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 82.500 63.100 82.500 84.700
[03/09 21:13:02   4046] addCustomLine AAA 82.500 63.100 104.100 63.100
[03/09 21:13:02   4046] addCustomLine AAA 82.500 84.700 104.100 84.700
[03/09 21:13:02   4046] addCustomLine AAA 104.100 63.100 104.100 84.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_, Center Move (171.500,109.900)->(159.500,108.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 160.700 99.100 160.700 120.700
[03/09 21:13:02   4046] addCustomLine AAA 160.700 99.100 182.300 99.100
[03/09 21:13:02   4046] addCustomLine AAA 160.700 120.700 182.300 120.700
[03/09 21:13:02   4046] addCustomLine AAA 182.300 99.100 182.300 120.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_, Center Move (266.900,279.100)->(275.100,289.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 256.100 268.300 256.100 289.900
[03/09 21:13:02   4046] addCustomLine AAA 256.100 268.300 277.700 268.300
[03/09 21:13:02   4046] addCustomLine AAA 256.100 289.900 277.700 289.900
[03/09 21:13:02   4046] addCustomLine AAA 277.700 268.300 277.700 289.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_, Center Move (331.700,338.500)->(320.100,342.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 320.900 327.700 320.900 349.300
[03/09 21:13:02   4046] addCustomLine AAA 320.900 327.700 342.500 327.700
[03/09 21:13:02   4046] addCustomLine AAA 320.900 349.300 342.500 349.300
[03/09 21:13:02   4046] addCustomLine AAA 342.500 327.700 342.500 349.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_, Center Move (322.400,304.300)->(317.800,315.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 311.600 293.500 311.600 315.100
[03/09 21:13:02   4046] addCustomLine AAA 311.600 293.500 333.200 293.500
[03/09 21:13:02   4046] addCustomLine AAA 311.600 315.100 333.200 315.100
[03/09 21:13:02   4046] addCustomLine AAA 333.200 293.500 333.200 315.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_, Center Move (330.400,336.700)->(318.800,338.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 319.600 325.900 319.600 347.500
[03/09 21:13:02   4046] addCustomLine AAA 319.600 325.900 341.200 325.900
[03/09 21:13:02   4046] addCustomLine AAA 319.600 347.500 341.200 347.500
[03/09 21:13:02   4046] addCustomLine AAA 341.200 325.900 341.200 347.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_, Center Move (325.200,338.500)->(311.800,342.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 314.400 327.700 314.400 349.300
[03/09 21:13:02   4046] addCustomLine AAA 314.400 327.700 336.000 327.700
[03/09 21:13:02   4046] addCustomLine AAA 314.400 349.300 336.000 349.300
[03/09 21:13:02   4046] addCustomLine AAA 336.000 327.700 336.000 349.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_, Center Move (324.600,333.100)->(311.800,338.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 313.800 322.300 313.800 343.900
[03/09 21:13:02   4046] addCustomLine AAA 313.800 322.300 335.400 322.300
[03/09 21:13:02   4046] addCustomLine AAA 313.800 343.900 335.400 343.900
[03/09 21:13:02   4046] addCustomLine AAA 335.400 322.300 335.400 343.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_, Center Move (337.500,309.700)->(326.700,309.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 326.700 298.900 326.700 320.500
[03/09 21:13:02   4046] addCustomLine AAA 326.700 298.900 348.300 298.900
[03/09 21:13:02   4046] addCustomLine AAA 326.700 320.500 348.300 320.500
[03/09 21:13:02   4046] addCustomLine AAA 348.300 298.900 348.300 320.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_, Center Move (304.500,325.900)->(302.900,336.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 293.700 315.100 293.700 336.700
[03/09 21:13:02   4046] addCustomLine AAA 293.700 315.100 315.300 315.100
[03/09 21:13:02   4046] addCustomLine AAA 293.700 336.700 315.300 336.700
[03/09 21:13:02   4046] addCustomLine AAA 315.300 315.100 315.300 336.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_, Center Move (334.900,243.100)->(346.300,253.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 324.100 232.300 324.100 253.900
[03/09 21:13:02   4046] addCustomLine AAA 324.100 232.300 345.700 232.300
[03/09 21:13:02   4046] addCustomLine AAA 324.100 253.900 345.700 253.900
[03/09 21:13:02   4046] addCustomLine AAA 345.700 232.300 345.700 253.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_, Center Move (330.600,270.100)->(342.200,266.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 319.800 259.300 319.800 280.900
[03/09 21:13:02   4046] addCustomLine AAA 319.800 259.300 341.400 259.300
[03/09 21:13:02   4046] addCustomLine AAA 319.800 280.900 341.400 280.900
[03/09 21:13:02   4046] addCustomLine AAA 341.400 259.300 341.400 280.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_, Center Move (307.800,257.500)->(320.200,259.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 297.000 246.700 297.000 268.300
[03/09 21:13:02   4046] addCustomLine AAA 297.000 246.700 318.600 246.700
[03/09 21:13:02   4046] addCustomLine AAA 297.000 268.300 318.600 268.300
[03/09 21:13:02   4046] addCustomLine AAA 318.600 246.700 318.600 268.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_, Center Move (283.900,252.100)->(294.700,252.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 273.100 241.300 273.100 262.900
[03/09 21:13:02   4046] addCustomLine AAA 273.100 241.300 294.700 241.300
[03/09 21:13:02   4046] addCustomLine AAA 273.100 262.900 294.700 262.900
[03/09 21:13:02   4046] addCustomLine AAA 294.700 241.300 294.700 262.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_, Center Move (320.700,252.100)->(332.900,252.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 309.900 241.300 309.900 262.900
[03/09 21:13:02   4046] addCustomLine AAA 309.900 241.300 331.500 241.300
[03/09 21:13:02   4046] addCustomLine AAA 309.900 262.900 331.500 262.900
[03/09 21:13:02   4046] addCustomLine AAA 331.500 241.300 331.500 262.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_, Center Move (335.100,259.300)->(346.700,266.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 324.300 248.500 324.300 270.100
[03/09 21:13:02   4046] addCustomLine AAA 324.300 248.500 345.900 248.500
[03/09 21:13:02   4046] addCustomLine AAA 324.300 270.100 345.900 270.100
[03/09 21:13:02   4046] addCustomLine AAA 345.900 248.500 345.900 270.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_, Center Move (343.300,261.100)->(341.500,271.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 332.500 250.300 332.500 271.900
[03/09 21:13:02   4046] addCustomLine AAA 332.500 250.300 354.100 250.300
[03/09 21:13:02   4046] addCustomLine AAA 332.500 271.900 354.100 271.900
[03/09 21:13:02   4046] addCustomLine AAA 354.100 250.300 354.100 271.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_, Center Move (345.100,167.500)->(342.900,178.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 334.300 156.700 334.300 178.300
[03/09 21:13:02   4046] addCustomLine AAA 334.300 156.700 355.900 156.700
[03/09 21:13:02   4046] addCustomLine AAA 334.300 178.300 355.900 178.300
[03/09 21:13:02   4046] addCustomLine AAA 355.900 156.700 355.900 178.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_, Center Move (328.100,226.900)->(338.900,223.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 317.300 216.100 317.300 237.700
[03/09 21:13:02   4046] addCustomLine AAA 317.300 216.100 338.900 216.100
[03/09 21:13:02   4046] addCustomLine AAA 317.300 237.700 338.900 237.700
[03/09 21:13:02   4046] addCustomLine AAA 338.900 216.100 338.900 237.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_, Center Move (342.400,219.700)->(331.200,221.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 331.600 208.900 331.600 230.500
[03/09 21:13:02   4046] addCustomLine AAA 331.600 208.900 353.200 208.900
[03/09 21:13:02   4046] addCustomLine AAA 331.600 230.500 353.200 230.500
[03/09 21:13:02   4046] addCustomLine AAA 353.200 208.900 353.200 230.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_, Center Move (371.500,10.900)->(366.100,21.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 360.700 0.100 360.700 21.700
[03/09 21:13:02   4046] addCustomLine AAA 360.700 0.100 382.300 0.100
[03/09 21:13:02   4046] addCustomLine AAA 360.700 21.700 382.300 21.700
[03/09 21:13:02   4046] addCustomLine AAA 382.300 0.100 382.300 21.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_, Center Move (381.900,36.100)->(370.500,34.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 371.100 25.300 371.100 46.900
[03/09 21:13:02   4046] addCustomLine AAA 371.100 25.300 392.700 25.300
[03/09 21:13:02   4046] addCustomLine AAA 371.100 46.900 392.700 46.900
[03/09 21:13:02   4046] addCustomLine AAA 392.700 25.300 392.700 46.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_, Center Move (378.700,16.300)->(367.300,23.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 367.900 5.500 367.900 27.100
[03/09 21:13:02   4046] addCustomLine AAA 367.900 5.500 389.500 5.500
[03/09 21:13:02   4046] addCustomLine AAA 367.900 27.100 389.500 27.100
[03/09 21:13:02   4046] addCustomLine AAA 389.500 5.500 389.500 27.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_, Center Move (364.000,30.700)->(352.000,36.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 353.200 19.900 353.200 41.500
[03/09 21:13:02   4046] addCustomLine AAA 353.200 19.900 374.800 19.900
[03/09 21:13:02   4046] addCustomLine AAA 353.200 41.500 374.800 41.500
[03/09 21:13:02   4046] addCustomLine AAA 374.800 19.900 374.800 41.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_, Center Move (136.700,367.300)->(146.700,356.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 125.900 356.500 125.900 378.100
[03/09 21:13:02   4046] addCustomLine AAA 125.900 356.500 147.500 356.500
[03/09 21:13:02   4046] addCustomLine AAA 125.900 378.100 147.500 378.100
[03/09 21:13:02   4046] addCustomLine AAA 147.500 356.500 147.500 378.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_, Center Move (134.500,370.900)->(145.300,363.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 123.700 360.100 123.700 381.700
[03/09 21:13:02   4046] addCustomLine AAA 123.700 360.100 145.300 360.100
[03/09 21:13:02   4046] addCustomLine AAA 123.700 381.700 145.300 381.700
[03/09 21:13:02   4046] addCustomLine AAA 145.300 360.100 145.300 381.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_, Center Move (111.300,352.900)->(119.300,342.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 100.500 342.100 100.500 363.700
[03/09 21:13:02   4046] addCustomLine AAA 100.500 342.100 122.100 342.100
[03/09 21:13:02   4046] addCustomLine AAA 100.500 363.700 122.100 363.700
[03/09 21:13:02   4046] addCustomLine AAA 122.100 342.100 122.100 363.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_, Center Move (124.700,370.900)->(135.900,361.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 113.900 360.100 113.900 381.700
[03/09 21:13:02   4046] addCustomLine AAA 113.900 360.100 135.500 360.100
[03/09 21:13:02   4046] addCustomLine AAA 113.900 381.700 135.500 381.700
[03/09 21:13:02   4046] addCustomLine AAA 135.500 360.100 135.500 381.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_, Center Move (129.100,372.700)->(140.500,361.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 118.300 361.900 118.300 383.500
[03/09 21:13:02   4046] addCustomLine AAA 118.300 361.900 139.900 361.900
[03/09 21:13:02   4046] addCustomLine AAA 118.300 383.500 139.900 383.500
[03/09 21:13:02   4046] addCustomLine AAA 139.900 361.900 139.900 383.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_, Center Move (227.900,268.300)->(226.900,279.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 217.100 257.500 217.100 279.100
[03/09 21:13:02   4046] addCustomLine AAA 217.100 257.500 238.700 257.500
[03/09 21:13:02   4046] addCustomLine AAA 217.100 279.100 238.700 279.100
[03/09 21:13:02   4046] addCustomLine AAA 238.700 257.500 238.700 279.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_, Center Move (132.100,367.300)->(142.900,358.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 121.300 356.500 121.300 378.100
[03/09 21:13:02   4046] addCustomLine AAA 121.300 356.500 142.900 356.500
[03/09 21:13:02   4046] addCustomLine AAA 121.300 378.100 142.900 378.100
[03/09 21:13:02   4046] addCustomLine AAA 142.900 356.500 142.900 378.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_, Center Move (130.900,257.500)->(143.700,266.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 120.100 246.700 120.100 268.300
[03/09 21:13:02   4046] addCustomLine AAA 120.100 246.700 141.700 246.700
[03/09 21:13:02   4046] addCustomLine AAA 120.100 268.300 141.700 268.300
[03/09 21:13:02   4046] addCustomLine AAA 141.700 246.700 141.700 268.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_, Center Move (145.900,248.500)->(144.500,259.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 135.100 237.700 135.100 259.300
[03/09 21:13:02   4046] addCustomLine AAA 135.100 237.700 156.700 237.700
[03/09 21:13:02   4046] addCustomLine AAA 135.100 259.300 156.700 259.300
[03/09 21:13:02   4046] addCustomLine AAA 156.700 237.700 156.700 259.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_, Center Move (140.700,259.300)->(153.700,259.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 129.900 248.500 129.900 270.100
[03/09 21:13:02   4046] addCustomLine AAA 129.900 248.500 151.500 248.500
[03/09 21:13:02   4046] addCustomLine AAA 129.900 270.100 151.500 270.100
[03/09 21:13:02   4046] addCustomLine AAA 151.500 248.500 151.500 270.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_, Center Move (155.500,244.900)->(166.500,252.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 144.700 234.100 144.700 255.700
[03/09 21:13:02   4046] addCustomLine AAA 144.700 234.100 166.300 234.100
[03/09 21:13:02   4046] addCustomLine AAA 144.700 255.700 166.300 255.700
[03/09 21:13:02   4046] addCustomLine AAA 166.300 234.100 166.300 255.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_, Center Move (233.300,270.100)->(226.100,280.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 222.500 259.300 222.500 280.900
[03/09 21:13:02   4046] addCustomLine AAA 222.500 259.300 244.100 259.300
[03/09 21:13:02   4046] addCustomLine AAA 222.500 280.900 244.100 280.900
[03/09 21:13:02   4046] addCustomLine AAA 244.100 259.300 244.100 280.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_, Center Move (146.900,257.500)->(157.700,266.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 136.100 246.700 136.100 268.300
[03/09 21:13:02   4046] addCustomLine AAA 136.100 246.700 157.700 246.700
[03/09 21:13:02   4046] addCustomLine AAA 136.100 268.300 157.700 268.300
[03/09 21:13:02   4046] addCustomLine AAA 157.700 246.700 157.700 268.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_, Center Move (132.700,363.700)->(144.900,352.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 121.900 352.900 121.900 374.500
[03/09 21:13:02   4046] addCustomLine AAA 121.900 352.900 143.500 352.900
[03/09 21:13:02   4046] addCustomLine AAA 121.900 374.500 143.500 374.500
[03/09 21:13:02   4046] addCustomLine AAA 143.500 352.900 143.500 374.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_, Center Move (219.500,333.100)->(225.900,322.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 208.700 322.300 208.700 343.900
[03/09 21:13:02   4046] addCustomLine AAA 208.700 322.300 230.300 322.300
[03/09 21:13:02   4046] addCustomLine AAA 208.700 343.900 230.300 343.900
[03/09 21:13:02   4046] addCustomLine AAA 230.300 322.300 230.300 343.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_, Center Move (132.700,271.900)->(134.100,282.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 121.900 261.100 121.900 282.700
[03/09 21:13:02   4046] addCustomLine AAA 121.900 261.100 143.500 261.100
[03/09 21:13:02   4046] addCustomLine AAA 121.900 282.700 143.500 282.700
[03/09 21:13:02   4046] addCustomLine AAA 143.500 261.100 143.500 282.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_, Center Move (131.900,361.900)->(136.900,351.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 121.100 351.100 121.100 372.700
[03/09 21:13:02   4046] addCustomLine AAA 121.100 351.100 142.700 351.100
[03/09 21:13:02   4046] addCustomLine AAA 121.100 372.700 142.700 372.700
[03/09 21:13:02   4046] addCustomLine AAA 142.700 351.100 142.700 372.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_, Center Move (213.700,340.300)->(222.700,351.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 202.900 329.500 202.900 351.100
[03/09 21:13:02   4046] addCustomLine AAA 202.900 329.500 224.500 329.500
[03/09 21:13:02   4046] addCustomLine AAA 202.900 351.100 224.500 351.100
[03/09 21:13:02   4046] addCustomLine AAA 224.500 329.500 224.500 351.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_, Center Move (150.300,358.300)->(161.300,361.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 139.500 347.500 139.500 369.100
[03/09 21:13:02   4046] addCustomLine AAA 139.500 347.500 161.100 347.500
[03/09 21:13:02   4046] addCustomLine AAA 139.500 369.100 161.100 369.100
[03/09 21:13:02   4046] addCustomLine AAA 161.100 347.500 161.100 369.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_, Center Move (154.900,363.700)->(166.500,365.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 144.100 352.900 144.100 374.500
[03/09 21:13:02   4046] addCustomLine AAA 144.100 352.900 165.700 352.900
[03/09 21:13:02   4046] addCustomLine AAA 144.100 374.500 165.700 374.500
[03/09 21:13:02   4046] addCustomLine AAA 165.700 352.900 165.700 374.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_, Center Move (188.300,351.100)->(186.900,361.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 177.500 340.300 177.500 361.900
[03/09 21:13:02   4046] addCustomLine AAA 177.500 340.300 199.100 340.300
[03/09 21:13:02   4046] addCustomLine AAA 177.500 361.900 199.100 361.900
[03/09 21:13:02   4046] addCustomLine AAA 199.100 340.300 199.100 361.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_, Center Move (236.900,342.100)->(231.100,352.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 226.100 331.300 226.100 352.900
[03/09 21:13:02   4046] addCustomLine AAA 226.100 331.300 247.700 331.300
[03/09 21:13:02   4046] addCustomLine AAA 226.100 352.900 247.700 352.900
[03/09 21:13:02   4046] addCustomLine AAA 247.700 331.300 247.700 352.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_, Center Move (134.500,388.900)->(145.300,392.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 123.700 378.100 123.700 399.700
[03/09 21:13:02   4046] addCustomLine AAA 123.700 378.100 145.300 378.100
[03/09 21:13:02   4046] addCustomLine AAA 123.700 399.700 145.300 399.700
[03/09 21:13:02   4046] addCustomLine AAA 145.300 378.100 145.300 399.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_, Center Move (199.900,374.500)->(183.900,381.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 189.100 363.700 189.100 385.300
[03/09 21:13:02   4046] addCustomLine AAA 189.100 363.700 210.700 363.700
[03/09 21:13:02   4046] addCustomLine AAA 189.100 385.300 210.700 385.300
[03/09 21:13:02   4046] addCustomLine AAA 210.700 363.700 210.700 385.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_, Center Move (142.100,363.700)->(156.100,363.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 131.300 352.900 131.300 374.500
[03/09 21:13:02   4046] addCustomLine AAA 131.300 352.900 152.900 352.900
[03/09 21:13:02   4046] addCustomLine AAA 131.300 374.500 152.900 374.500
[03/09 21:13:02   4046] addCustomLine AAA 152.900 352.900 152.900 374.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_, Center Move (243.900,342.100)->(234.900,352.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 233.100 331.300 233.100 352.900
[03/09 21:13:02   4046] addCustomLine AAA 233.100 331.300 254.700 331.300
[03/09 21:13:02   4046] addCustomLine AAA 233.100 352.900 254.700 352.900
[03/09 21:13:02   4046] addCustomLine AAA 254.700 331.300 254.700 352.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_, Center Move (296.300,466.300)->(291.100,455.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 285.500 455.500 285.500 477.100
[03/09 21:13:02   4046] addCustomLine AAA 285.500 455.500 307.100 455.500
[03/09 21:13:02   4046] addCustomLine AAA 285.500 477.100 307.100 477.100
[03/09 21:13:02   4046] addCustomLine AAA 307.100 455.500 307.100 477.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_, Center Move (291.300,466.300)->(285.900,455.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 280.500 455.500 280.500 477.100
[03/09 21:13:02   4046] addCustomLine AAA 280.500 455.500 302.100 455.500
[03/09 21:13:02   4046] addCustomLine AAA 280.500 477.100 302.100 477.100
[03/09 21:13:02   4046] addCustomLine AAA 302.100 455.500 302.100 477.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_, Center Move (255.700,460.900)->(259.100,450.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 244.900 450.100 244.900 471.700
[03/09 21:13:02   4046] addCustomLine AAA 244.900 450.100 266.500 450.100
[03/09 21:13:02   4046] addCustomLine AAA 244.900 471.700 266.500 471.700
[03/09 21:13:02   4046] addCustomLine AAA 266.500 450.100 266.500 471.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_, Center Move (249.500,361.900)->(249.700,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 238.700 351.100 238.700 372.700
[03/09 21:13:02   4046] addCustomLine AAA 238.700 351.100 260.300 351.100
[03/09 21:13:02   4046] addCustomLine AAA 238.700 372.700 260.300 372.700
[03/09 21:13:02   4046] addCustomLine AAA 260.300 351.100 260.300 372.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_, Center Move (248.700,360.100)->(252.500,370.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 237.900 349.300 237.900 370.900
[03/09 21:13:02   4046] addCustomLine AAA 237.900 349.300 259.500 349.300
[03/09 21:13:02   4046] addCustomLine AAA 237.900 370.900 259.500 370.900
[03/09 21:13:02   4046] addCustomLine AAA 259.500 349.300 259.500 370.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_, Center Move (304.900,441.100)->(293.100,439.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 294.100 430.300 294.100 451.900
[03/09 21:13:02   4046] addCustomLine AAA 294.100 430.300 315.700 430.300
[03/09 21:13:02   4046] addCustomLine AAA 294.100 451.900 315.700 451.900
[03/09 21:13:02   4046] addCustomLine AAA 315.700 430.300 315.700 451.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_, Center Move (258.500,264.700)->(261.300,275.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 247.700 253.900 247.700 275.500
[03/09 21:13:02   4046] addCustomLine AAA 247.700 253.900 269.300 253.900
[03/09 21:13:02   4046] addCustomLine AAA 247.700 275.500 269.300 275.500
[03/09 21:13:02   4046] addCustomLine AAA 269.300 253.900 269.300 275.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_, Center Move (253.700,262.900)->(258.100,273.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 242.900 252.100 242.900 273.700
[03/09 21:13:02   4046] addCustomLine AAA 242.900 252.100 264.500 252.100
[03/09 21:13:02   4046] addCustomLine AAA 242.900 273.700 264.500 273.700
[03/09 21:13:02   4046] addCustomLine AAA 264.500 252.100 264.500 273.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_, Center Move (267.100,441.100)->(256.300,439.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 256.300 430.300 256.300 451.900
[03/09 21:13:02   4046] addCustomLine AAA 256.300 430.300 277.900 430.300
[03/09 21:13:02   4046] addCustomLine AAA 256.300 451.900 277.900 451.900
[03/09 21:13:02   4046] addCustomLine AAA 277.900 430.300 277.900 451.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_, Center Move (289.500,360.100)->(294.500,370.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 278.700 349.300 278.700 370.900
[03/09 21:13:02   4046] addCustomLine AAA 278.700 349.300 300.300 349.300
[03/09 21:13:02   4046] addCustomLine AAA 278.700 370.900 300.300 370.900
[03/09 21:13:02   4046] addCustomLine AAA 300.300 349.300 300.300 370.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_, Center Move (278.500,343.900)->(276.700,354.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 267.700 333.100 267.700 354.700
[03/09 21:13:02   4046] addCustomLine AAA 267.700 333.100 289.300 333.100
[03/09 21:13:02   4046] addCustomLine AAA 267.700 354.700 289.300 354.700
[03/09 21:13:02   4046] addCustomLine AAA 289.300 333.100 289.300 354.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_, Center Move (276.100,466.300)->(287.100,459.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 265.300 455.500 265.300 477.100
[03/09 21:13:02   4046] addCustomLine AAA 265.300 455.500 286.900 455.500
[03/09 21:13:02   4046] addCustomLine AAA 265.300 477.100 286.900 477.100
[03/09 21:13:02   4046] addCustomLine AAA 286.900 455.500 286.900 477.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_, Center Move (261.700,361.900)->(264.500,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 250.900 351.100 250.900 372.700
[03/09 21:13:02   4046] addCustomLine AAA 250.900 351.100 272.500 351.100
[03/09 21:13:02   4046] addCustomLine AAA 250.900 372.700 272.500 372.700
[03/09 21:13:02   4046] addCustomLine AAA 272.500 351.100 272.500 372.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_, Center Move (273.100,464.500)->(284.300,460.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 262.300 453.700 262.300 475.300
[03/09 21:13:02   4046] addCustomLine AAA 262.300 453.700 283.900 453.700
[03/09 21:13:02   4046] addCustomLine AAA 262.300 475.300 283.900 475.300
[03/09 21:13:02   4046] addCustomLine AAA 283.900 453.700 283.900 475.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_, Center Move (272.500,347.500)->(270.900,358.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 261.700 336.700 261.700 358.300
[03/09 21:13:02   4046] addCustomLine AAA 261.700 336.700 283.300 336.700
[03/09 21:13:02   4046] addCustomLine AAA 261.700 358.300 283.300 358.300
[03/09 21:13:02   4046] addCustomLine AAA 283.300 336.700 283.300 358.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_, Center Move (269.900,345.700)->(273.300,356.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 259.100 334.900 259.100 356.500
[03/09 21:13:02   4046] addCustomLine AAA 259.100 334.900 280.700 334.900
[03/09 21:13:02   4046] addCustomLine AAA 259.100 356.500 280.700 356.500
[03/09 21:13:02   4046] addCustomLine AAA 280.700 334.900 280.700 356.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_, Center Move (426.100,466.300)->(415.300,457.300). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 415.300 455.500 415.300 477.100
[03/09 21:13:02   4046] addCustomLine AAA 415.300 455.500 436.900 455.500
[03/09 21:13:02   4046] addCustomLine AAA 415.300 477.100 436.900 477.100
[03/09 21:13:02   4046] addCustomLine AAA 436.900 455.500 436.900 477.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_, Center Move (349.900,462.700)->(347.700,451.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 339.100 451.900 339.100 473.500
[03/09 21:13:02   4046] addCustomLine AAA 339.100 451.900 360.700 451.900
[03/09 21:13:02   4046] addCustomLine AAA 339.100 473.500 360.700 473.500
[03/09 21:13:02   4046] addCustomLine AAA 360.700 451.900 360.700 473.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_, Center Move (344.700,453.700)->(356.100,444.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 333.900 442.900 333.900 464.500
[03/09 21:13:02   4046] addCustomLine AAA 333.900 442.900 355.500 442.900
[03/09 21:13:02   4046] addCustomLine AAA 333.900 464.500 355.500 464.500
[03/09 21:13:02   4046] addCustomLine AAA 355.500 442.900 355.500 464.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_, Center Move (372.500,363.700)->(374.900,374.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 361.700 352.900 361.700 374.500
[03/09 21:13:02   4046] addCustomLine AAA 361.700 352.900 383.300 352.900
[03/09 21:13:02   4046] addCustomLine AAA 361.700 374.500 383.300 374.500
[03/09 21:13:02   4046] addCustomLine AAA 383.300 352.900 383.300 374.500
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_, Center Move (368.100,361.900)->(374.700,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 357.300 351.100 357.300 372.700
[03/09 21:13:02   4046] addCustomLine AAA 357.300 351.100 378.900 351.100
[03/09 21:13:02   4046] addCustomLine AAA 357.300 372.700 378.900 372.700
[03/09 21:13:02   4046] addCustomLine AAA 378.900 351.100 378.900 372.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_, Center Move (367.900,358.300)->(380.700,365.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 357.100 347.500 357.100 369.100
[03/09 21:13:02   4046] addCustomLine AAA 357.100 347.500 378.700 347.500
[03/09 21:13:02   4046] addCustomLine AAA 357.100 369.100 378.700 369.100
[03/09 21:13:02   4046] addCustomLine AAA 378.700 347.500 378.700 369.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_, Center Move (415.500,466.300)->(406.100,455.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 404.700 455.500 404.700 477.100
[03/09 21:13:02   4046] addCustomLine AAA 404.700 455.500 426.300 455.500
[03/09 21:13:02   4046] addCustomLine AAA 404.700 477.100 426.300 477.100
[03/09 21:13:02   4046] addCustomLine AAA 426.300 455.500 426.300 477.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_, Center Move (355.500,459.100)->(343.500,450.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 344.700 448.300 344.700 469.900
[03/09 21:13:02   4046] addCustomLine AAA 344.700 448.300 366.300 448.300
[03/09 21:13:02   4046] addCustomLine AAA 344.700 469.900 366.300 469.900
[03/09 21:13:02   4046] addCustomLine AAA 366.300 448.300 366.300 469.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_, Center Move (369.500,370.900)->(382.500,372.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 358.700 360.100 358.700 381.700
[03/09 21:13:02   4046] addCustomLine AAA 358.700 360.100 380.300 360.100
[03/09 21:13:02   4046] addCustomLine AAA 358.700 381.700 380.300 381.700
[03/09 21:13:02   4046] addCustomLine AAA 380.300 360.100 380.300 381.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_, Center Move (421.300,466.300)->(419.900,455.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 410.500 455.500 410.500 477.100
[03/09 21:13:02   4046] addCustomLine AAA 410.500 455.500 432.100 455.500
[03/09 21:13:02   4046] addCustomLine AAA 410.500 477.100 432.100 477.100
[03/09 21:13:02   4046] addCustomLine AAA 432.100 455.500 432.100 477.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_, Center Move (292.400,322.300)->(291.000,311.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 281.600 311.500 281.600 333.100
[03/09 21:13:02   4046] addCustomLine AAA 281.600 311.500 303.200 311.500
[03/09 21:13:02   4046] addCustomLine AAA 281.600 333.100 303.200 333.100
[03/09 21:13:02   4046] addCustomLine AAA 303.200 311.500 303.200 333.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_, Center Move (346.900,392.500)->(358.300,392.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 336.100 381.700 336.100 403.300
[03/09 21:13:02   4046] addCustomLine AAA 336.100 381.700 357.700 381.700
[03/09 21:13:02   4046] addCustomLine AAA 336.100 403.300 357.700 403.300
[03/09 21:13:02   4046] addCustomLine AAA 357.700 381.700 357.700 403.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_, Center Move (345.700,460.900)->(354.500,450.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 334.900 450.100 334.900 471.700
[03/09 21:13:02   4046] addCustomLine AAA 334.900 450.100 356.500 450.100
[03/09 21:13:02   4046] addCustomLine AAA 334.900 471.700 356.500 471.700
[03/09 21:13:02   4046] addCustomLine AAA 356.500 450.100 356.500 471.700
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_, Center Move (368.100,464.500)->(378.100,453.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 357.300 453.700 357.300 475.300
[03/09 21:13:02   4046] addCustomLine AAA 357.300 453.700 378.900 453.700
[03/09 21:13:02   4046] addCustomLine AAA 357.300 475.300 378.900 475.300
[03/09 21:13:02   4046] addCustomLine AAA 378.900 453.700 378.900 475.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_, Center Move (412.900,464.500)->(417.300,453.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 402.100 453.700 402.100 475.300
[03/09 21:13:02   4046] addCustomLine AAA 402.100 453.700 423.700 453.700
[03/09 21:13:02   4046] addCustomLine AAA 402.100 475.300 423.700 475.300
[03/09 21:13:02   4046] addCustomLine AAA 423.700 453.700 423.700 475.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_, Center Move (353.100,369.100)->(364.500,365.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 342.300 358.300 342.300 379.900
[03/09 21:13:02   4046] addCustomLine AAA 342.300 358.300 363.900 358.300
[03/09 21:13:02   4046] addCustomLine AAA 342.300 379.900 363.900 379.900
[03/09 21:13:02   4046] addCustomLine AAA 363.900 358.300 363.900 379.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_, Center Move (361.300,349.300)->(370.300,360.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 350.500 338.500 350.500 360.100
[03/09 21:13:02   4046] addCustomLine AAA 350.500 338.500 372.100 338.500
[03/09 21:13:02   4046] addCustomLine AAA 350.500 360.100 372.100 360.100
[03/09 21:13:02   4046] addCustomLine AAA 372.100 338.500 372.100 360.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_, Center Move (427.300,457.300)->(415.300,455.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 416.500 446.500 416.500 468.100
[03/09 21:13:02   4046] addCustomLine AAA 416.500 446.500 438.100 446.500
[03/09 21:13:02   4046] addCustomLine AAA 416.500 468.100 438.100 468.100
[03/09 21:13:02   4046] addCustomLine AAA 438.100 446.500 438.100 468.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_, Center Move (380.100,369.100)->(372.300,379.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 369.300 358.300 369.300 379.900
[03/09 21:13:02   4046] addCustomLine AAA 369.300 358.300 390.900 358.300
[03/09 21:13:02   4046] addCustomLine AAA 369.300 379.900 390.900 379.900
[03/09 21:13:02   4046] addCustomLine AAA 390.900 358.300 390.900 379.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_, Center Move (373.500,360.100)->(382.300,370.900). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 362.700 349.300 362.700 370.900
[03/09 21:13:02   4046] addCustomLine AAA 362.700 349.300 384.300 349.300
[03/09 21:13:02   4046] addCustomLine AAA 362.700 370.900 384.300 370.900
[03/09 21:13:02   4046] addCustomLine AAA 384.300 349.300 384.300 370.900
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_, Center Move (364.900,367.300)->(370.100,378.100). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 354.100 356.500 354.100 378.100
[03/09 21:13:02   4046] addCustomLine AAA 354.100 356.500 375.700 356.500
[03/09 21:13:02   4046] addCustomLine AAA 354.100 378.100 375.700 378.100
[03/09 21:13:02   4046] addCustomLine AAA 375.700 356.500 375.700 378.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_, Center Move (455.100,358.300)->(452.300,347.500). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 444.300 347.500 444.300 369.100
[03/09 21:13:02   4046] addCustomLine AAA 444.300 347.500 465.900 347.500
[03/09 21:13:02   4046] addCustomLine AAA 444.300 369.100 465.900 369.100
[03/09 21:13:02   4046] addCustomLine AAA 465.900 347.500 465.900 369.100
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_, Center Move (402.300,356.500)->(405.300,345.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 391.500 345.700 391.500 367.300
[03/09 21:13:02   4046] addCustomLine AAA 391.500 345.700 413.100 345.700
[03/09 21:13:02   4046] addCustomLine AAA 391.500 367.300 413.100 367.300
[03/09 21:13:02   4046] addCustomLine AAA 413.100 345.700 413.100 367.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_, Center Move (358.300,266.500)->(372.100,264.700). Limit box is: 
[03/09 21:13:02   4046] addCustomLine AAA 347.500 255.700 347.500 277.300
[03/09 21:13:02   4046] addCustomLine AAA 347.500 255.700 369.100 255.700
[03/09 21:13:02   4046] addCustomLine AAA 347.500 277.300 369.100 277.300
[03/09 21:13:02   4046] addCustomLine AAA 369.100 255.700 369.100 277.300
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 21:13:02   4046] Set place::cacheFPlanSiteMark to 0
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] *** Summary of all messages that are not suppressed in this session:
[03/09 21:13:02   4046] Severity  ID               Count  Summary                                  
[03/09 21:13:02   4046] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/09 21:13:02   4046] ERROR     IMPSP-2002           8  Density too high (%.1f%%), stopping deta...
[03/09 21:13:02   4046] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/09 21:13:02   4046] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/09 21:13:02   4046] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/09 21:13:02   4046] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/09 21:13:02   4046] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/09 21:13:02   4046] *** Message Summary: 21 warning(s), 8 error(s)
[03/09 21:13:02   4046] 
[03/09 21:13:02   4046] **ccopt_design ... cpu = 0:10:42, real = 0:10:40, mem = 1415.6M, totSessionCpu=1:07:27 **
[03/09 21:13:02   4046] <CMD> set_propagated_clock [all_clocks]
[03/09 21:13:02   4046] <CMD> optDesign -postCTS -hold
[03/09 21:13:02   4046] GigaOpt running with 1 threads.
[03/09 21:13:02   4046] Info: 1 threads available for lower-level modules during optimization.
[03/09 21:13:02   4046] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:13:02   4046] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:13:02   4046] -setupDynamicPowerViewAsDefaultView false
[03/09 21:13:02   4046]                                            # bool, default=false, private
[03/09 21:13:02   4046] #spOpts: N=65 
[03/09 21:13:02   4046] Core basic site is core
[03/09 21:13:02   4046] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:13:03   4046] #spOpts: N=65 mergeVia=F 
[03/09 21:13:03   4046] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 21:13:03   4046] 	Cell FILL1_LL, site bcore.
[03/09 21:13:03   4046] 	Cell FILL_NW_HH, site bcore.
[03/09 21:13:03   4046] 	Cell FILL_NW_LL, site bcore.
[03/09 21:13:03   4046] 	Cell GFILL, site gacore.
[03/09 21:13:03   4046] 	Cell GFILL10, site gacore.
[03/09 21:13:03   4046] 	Cell GFILL2, site gacore.
[03/09 21:13:03   4046] 	Cell GFILL3, site gacore.
[03/09 21:13:03   4046] 	Cell GFILL4, site gacore.
[03/09 21:13:03   4046] 	Cell LVLLHCD1, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHCD2, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHCD4, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHCD8, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHD1, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHD2, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHD4, site bcore.
[03/09 21:13:03   4046] 	Cell LVLLHD8, site bcore.
[03/09 21:13:03   4046] .
[03/09 21:13:04   4048] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1421.6M, totSessionCpu=1:07:28 **
[03/09 21:13:04   4048] *** optDesign -postCTS ***
[03/09 21:13:04   4048] DRC Margin: user margin 0.0
[03/09 21:13:04   4048] Hold Target Slack: user slack 0
[03/09 21:13:04   4048] Setup Target Slack: user slack 0;
[03/09 21:13:04   4048] setUsefulSkewMode -noEcoRoute
[03/09 21:13:04   4048] Start to check current routing status for nets...
[03/09 21:13:04   4048] Using hname+ instead name for net compare
[03/09 21:13:04   4048] All nets are already routed correctly.
[03/09 21:13:04   4048] End to check current routing status for nets (mem=1421.6M)
[03/09 21:13:04   4048] DEL0 does not have usable cells
[03/09 21:13:04   4048]  This may be because it is dont_use, or because it has no LEF.
[03/09 21:13:04   4048]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 21:13:04   4048] Type 'man IMPOPT-3080' for more detail.
[03/09 21:13:04   4048] *info: All cells identified as Buffer and Delay cells:
[03/09 21:13:04   4048] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/09 21:13:04   4048] *info: ------------------------------------------------------------------
[03/09 21:13:04   4048] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 21:13:04   4048] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:13:04   4048] #spOpts: N=65 mergeVia=F 
[03/09 21:13:04   4048] Core basic site is core
[03/09 21:13:04   4048] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:13:05   4048] GigaOpt Hold Optimizer is used
[03/09 21:13:05   4049] Include MVT Delays for Hold Opt
[03/09 21:13:05   4049] <optDesign CMD> fixhold  no -lvt Cells
[03/09 21:13:05   4049] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 21:13:05   4049] optDesignOneStep: Leakage Power Flow
[03/09 21:13:05   4049] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 21:13:05   4049] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:07:29 mem=1419.6M ***
[03/09 21:13:05   4049] Effort level <high> specified for reg2reg path_group
[03/09 21:13:06   4050] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:13:06   4050]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:13:06   4050] #################################################################################
[03/09 21:13:06   4050] # Design Stage: PreRoute
[03/09 21:13:06   4050] # Design Name: core
[03/09 21:13:06   4050] # Design Mode: 65nm
[03/09 21:13:06   4050] # Analysis Mode: MMMC Non-OCV 
[03/09 21:13:06   4050] # Parasitics Mode: No SPEF/RCDB
[03/09 21:13:06   4050] # Signoff Settings: SI Off 
[03/09 21:13:06   4050] #################################################################################
[03/09 21:13:06   4050] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:13:06   4050] Calculate delays in BcWc mode...
[03/09 21:13:06   4050] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 21:13:06   4050] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:13:06   4050] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:13:06   4050] End delay calculation. (MEM=1.80859 CPU=0:00:04.0 REAL=0:00:04.0)
[03/09 21:13:06   4050] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1.8M) ***
[03/09 21:13:06   4050] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:12.7 mem=1.8M)
[03/09 21:13:06   4050] 
[03/09 21:13:06   4050] Active hold views:
[03/09 21:13:06   4050]  BC_VIEW
[03/09 21:13:06   4050]   Dominating endpoints: 0
[03/09 21:13:06   4050]   Dominating TNS: -0.000
[03/09 21:13:06   4050] 
[03/09 21:13:06   4050] Done building cte hold timing graph (fixHold) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:00:12.7 mem=1.8M ***
[03/09 21:13:06   4050] ** Profile ** Start :  cpu=0:00:00.0, mem=1.8M
[03/09 21:13:06   4050] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1.8M
[03/09 21:13:06   4050] Done building hold timer [44348 node(s), 77382 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:00:14.8 mem=1.8M ***
[03/09 21:13:15   4058]  
_______________________________________________________________________
[03/09 21:13:15   4058] Done building cte setup timing graph (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=1:07:39 mem=1419.6M ***
[03/09 21:13:15   4058] ** Profile ** Start :  cpu=0:00:00.0, mem=1419.6M
[03/09 21:13:15   4058] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1427.6M
[03/09 21:13:16   4059] *info: category slack lower bound [L -528.8] default
[03/09 21:13:16   4059] *info: category slack lower bound [H -275.9] reg2reg 
[03/09 21:13:16   4059] --------------------------------------------------- 
[03/09 21:13:16   4059]    Setup Violation Summary with Target Slack (0.000 ns)
[03/09 21:13:16   4059] --------------------------------------------------- 
[03/09 21:13:16   4059]          WNS    reg2regWNS
[03/09 21:13:16   4059]    -0.529 ns     -0.276 ns
[03/09 21:13:16   4059] --------------------------------------------------- 
[03/09 21:13:16   4059] Restoring autoHoldViews:  BC_VIEW
[03/09 21:13:17   4059] ** Profile ** Start :  cpu=0:00:00.0, mem=1427.6M
[03/09 21:13:17   4060] ** Profile ** Other data :  cpu=0:00:00.2, mem=1427.6M
[03/09 21:13:17   4060] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1427.6M
[03/09 21:13:17   4060] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.276  | -0.529  |
|           TNS (ns):|-253.387 |-202.637 | -50.750 |
|    Violating Paths:|  1779   |  1619   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.000  |
|           TNS (ns):| -8.302  | -8.302  |  0.000  |
|    Violating Paths:|   217   |   217   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/09 21:13:17   4060] Identified SBFF number: 199
[03/09 21:13:17   4060] Identified MBFF number: 0
[03/09 21:13:17   4060] Not identified SBFF number: 0
[03/09 21:13:17   4060] Not identified MBFF number: 0
[03/09 21:13:17   4060] Number of sequential cells which are not FFs: 104
[03/09 21:13:17   4060] 
[03/09 21:13:17   4060] Summary for sequential cells idenfication: 
[03/09 21:13:17   4060] Identified SBFF number: 199
[03/09 21:13:17   4060] Identified MBFF number: 0
[03/09 21:13:17   4060] Not identified SBFF number: 0
[03/09 21:13:17   4060] Not identified MBFF number: 0
[03/09 21:13:17   4060] Number of sequential cells which are not FFs: 104
[03/09 21:13:17   4060] 
[03/09 21:13:18   4061] 
[03/09 21:13:18   4061] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/09 21:13:18   4061] *Info: worst delay setup view: WC_VIEW
[03/09 21:13:18   4061] Footprint list for hold buffering (delay unit: ps)
[03/09 21:13:18   4061] =================================================================
[03/09 21:13:18   4061] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/09 21:13:18   4061] ------------------------------------------------------------------
[03/09 21:13:18   4061] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/09 21:13:18   4061] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/09 21:13:18   4061] =================================================================
[03/09 21:13:19   4062] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1427.6M, totSessionCpu=1:07:42 **
[03/09 21:13:19   4062] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/09 21:13:19   4062] *info: Run optDesign holdfix with 1 thread.
[03/09 21:13:19   4062] Info: 96 nets with fixed/cover wires excluded.
[03/09 21:13:19   4062] Info: 209 clock nets excluded from IPO operation.
[03/09 21:13:19   4062] --------------------------------------------------- 
[03/09 21:13:19   4062]    Hold Timing Summary  - Initial 
[03/09 21:13:19   4062] --------------------------------------------------- 
[03/09 21:13:19   4062]  Target slack: 0.000 ns
[03/09 21:13:19   4062] View: BC_VIEW 
[03/09 21:13:19   4062] 	WNS: -0.121 
[03/09 21:13:19   4062] 	TNS: -8.301 
[03/09 21:13:19   4062] 	VP: 217 
[03/09 21:13:19   4062] 	Worst hold path end point: ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D 
[03/09 21:13:19   4062] --------------------------------------------------- 
[03/09 21:13:19   4062]    Setup Timing Summary  - Initial 
[03/09 21:13:19   4062] --------------------------------------------------- 
[03/09 21:13:19   4062]  Target slack: 0.000 ns
[03/09 21:13:19   4062] View: WC_VIEW 
[03/09 21:13:19   4062] 	WNS: -0.529 
[03/09 21:13:19   4062] 	TNS: -253.389 
[03/09 21:13:19   4062] 	VP: 1779 
[03/09 21:13:19   4062] 	Worst setup path end point:sum_out[79] 
[03/09 21:13:19   4062] --------------------------------------------------- 
[03/09 21:13:19   4062] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:13:19   4062] #spOpts: N=65 mergeVia=F 
[03/09 21:13:19   4062] 
[03/09 21:13:19   4062] *** Starting Core Fixing (fixHold) cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=1:07:43 mem=1636.2M density=98.695% ***
[03/09 21:13:19   4062] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] Phase I ......
[03/09 21:13:20   4063] *info: Multithread Hold Batch Commit is enabled
[03/09 21:13:20   4063] *info: Levelized Batch Commit is enabled
[03/09 21:13:20   4063] Executing transform: ECO Safe Resize
[03/09 21:13:20   4063] Worst hold path end point:
[03/09 21:13:20   4063]   ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D
[03/09 21:13:20   4063]     net: array_out[157] (nrTerm=9)
[03/09 21:13:20   4063] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 21:13:20   4063] ===========================================================================================
[03/09 21:13:20   4063]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/09 21:13:20   4063] ------------------------------------------------------------------------------------------
[03/09 21:13:20   4063]  Hold WNS :      -0.1208
[03/09 21:13:20   4063]       TNS :      -8.3014
[03/09 21:13:20   4063]       #VP :          217
[03/09 21:13:20   4063]   Density :      98.695%
[03/09 21:13:20   4063] ------------------------------------------------------------------------------------------
[03/09 21:13:20   4063]  cpu=0:00:14.2 real=0:00:15.0 totSessionCpu=1:07:43 mem=1636.2M
[03/09 21:13:20   4063] ===========================================================================================
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] Executing transform: AddBuffer + LegalResize
[03/09 21:13:20   4063] Worst hold path end point:
[03/09 21:13:20   4063]   ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D
[03/09 21:13:20   4063]     net: array_out[157] (nrTerm=9)
[03/09 21:13:20   4063] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 21:13:20   4063] ===========================================================================================
[03/09 21:13:20   4063]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/09 21:13:20   4063] ------------------------------------------------------------------------------------------
[03/09 21:13:20   4063]  Hold WNS :      -0.1208
[03/09 21:13:20   4063]       TNS :      -8.3014
[03/09 21:13:20   4063]       #VP :          217
[03/09 21:13:20   4063]   Density :      98.695%
[03/09 21:13:20   4063] ------------------------------------------------------------------------------------------
[03/09 21:13:20   4063]  cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=1:07:44 mem=1636.2M
[03/09 21:13:20   4063] ===========================================================================================
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] --------------------------------------------------- 
[03/09 21:13:20   4063]    Hold Timing Summary  - Phase I 
[03/09 21:13:20   4063] --------------------------------------------------- 
[03/09 21:13:20   4063]  Target slack: 0.000 ns
[03/09 21:13:20   4063] View: BC_VIEW 
[03/09 21:13:20   4063] 	WNS: -0.121 
[03/09 21:13:20   4063] 	TNS: -8.301 
[03/09 21:13:20   4063] 	VP: 217 
[03/09 21:13:20   4063] 	Worst hold path end point: ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D 
[03/09 21:13:20   4063] --------------------------------------------------- 
[03/09 21:13:20   4063]    Setup Timing Summary  - Phase I 
[03/09 21:13:20   4063] --------------------------------------------------- 
[03/09 21:13:20   4063]  Target slack: 0.000 ns
[03/09 21:13:20   4063] View: WC_VIEW 
[03/09 21:13:20   4063] 	WNS: -0.529 
[03/09 21:13:20   4063] 	TNS: -253.389 
[03/09 21:13:20   4063] 	VP: 1779 
[03/09 21:13:20   4063] 	Worst setup path end point:sum_out[79] 
[03/09 21:13:20   4063] --------------------------------------------------- 
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] *** Finished Core Fixing (fixHold) cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=1:07:44 mem=1636.2M density=98.695% ***
[03/09 21:13:20   4063] *info:
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] =======================================================================
[03/09 21:13:20   4063]                 Reasons for remaining hold violations
[03/09 21:13:20   4063] =======================================================================
[03/09 21:13:20   4063] *info: Total 1609 net(s) have violated hold timing slacks.
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] Buffering failure reasons
[03/09 21:13:20   4063] ------------------------------------------------
[03/09 21:13:20   4063] *info:  1609 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 21:13:20   4063] 	psum_mem_instance/n989
[03/09 21:13:20   4063] 	psum_mem_instance/n974
[03/09 21:13:20   4063] 	psum_mem_instance/n87
[03/09 21:13:20   4063] 	psum_mem_instance/n85
[03/09 21:13:20   4063] 	psum_mem_instance/n32
[03/09 21:13:20   4063] 	psum_mem_instance/n30
[03/09 21:13:20   4063] 	psum_mem_instance/n29
[03/09 21:13:20   4063] 	psum_mem_instance/memory6[15]
[03/09 21:13:20   4063] 	psum_mem_instance/memory6[0]
[03/09 21:13:20   4063] 	psum_mem_instance/memory5[15]
[03/09 21:13:20   4063] 	psum_mem_instance/memory1[15]
[03/09 21:13:20   4063] 	psum_mem_instance/memory1[0]
[03/09 21:13:20   4063] 	pmem_in[78]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[2]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[1]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[0]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n8
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n62
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n60
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n49
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n26
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n227
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n226
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n225
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n219
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n21
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n20
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n198
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n196
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n194
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n165
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n164
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n155
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n146
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n144
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n124
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n123
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n12
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n110
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN78_n227
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN77_n226
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN76_n225
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN75_n165
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_6__fifo_instance/n171
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n204
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n203
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n193
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n192
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n177
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n176
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n165
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_252_0
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/rd_ptr[1]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/out_sub1_1[18]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/out_sub1_0[18]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n205
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n176
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_675_0
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n96
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n95
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n93
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n91
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n80
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n74
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n73
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n71
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n56
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n155
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n146
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n133
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n131
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n116
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n115
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n113
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n112
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n111
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n109
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n106
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n102
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_741_0
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n77
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n73
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n72
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n68
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n133
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n115
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n113
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[98]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[73]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[72]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[447]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[439]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[432]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[424]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[408]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[407]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[394]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[392]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[304]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[296]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[288]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[272]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[264]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[256]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[247]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[240]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[224]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[215]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[208]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[191]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[184]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[183]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[176]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[175]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[168]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[160]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[151]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[143]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[136]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[128]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[127]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[119]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[113]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[111]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[59]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[52]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[51]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[50]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[42]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[39]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[38]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[34]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[31]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[30]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[2]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[29]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[27]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[26]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[19]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[18]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[11]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[10]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n999
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n998
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n997
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n996
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n992
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n988
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n987
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n985
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n984
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n980
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n974
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n973
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n972
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n970
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n968
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n967
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n966
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n962
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n961
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n959
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n957
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n948
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n947
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n946
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n944
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n943
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n938
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n933
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n926
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n925
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n924
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n922
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n921
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n920
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n911
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n905
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n904
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n901
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n900
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n898
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n897
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n895
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n877
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n868
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n858
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n854
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n853
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n851
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n850
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n839
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n838
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n833
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n832
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n831
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n830
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n83
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n820
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n82
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n819
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n818
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n817
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n816
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n815
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n814
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n804
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n802
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n801
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n800
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n799
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n790
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n766
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n748
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n727
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n726
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n725
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n722
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n721
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n720
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n719
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n717
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n716
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n714
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n700
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n699
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n698
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n679
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n652
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n648
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n639
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n63
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n624
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n62
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n598
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n596
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n585
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n584
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n560
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n544
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n543
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n542
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n538
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n537
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n531
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n530
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n515
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n508
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n501
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n48
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n471
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n47
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n46
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n440
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n417
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n41
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n399
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n398
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n357
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n35
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n345
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n34
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n33
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n32
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n31
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n309
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n252
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n206
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n187
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n182
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n181
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n176
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n167
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n162
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n161
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1580
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1574
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1570
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n157
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1567
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1566
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1565
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1563
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1561
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1560
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n156
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1557
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1556
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1554
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1542
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1541
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1539
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1538
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1536
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1535
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1527
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1520
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1519
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1516
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1513
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1512
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1510
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1506
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1500
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n150
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1499
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1498
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1497
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1496
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1494
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1493
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1492
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1491
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1490
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1489
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1488
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1484
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1482
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1480
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1479
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1470
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1465
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1462
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1461
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1458
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1455
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n145
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1446
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1445
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1443
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1442
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1441
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1434
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1430
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1429
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1427
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1421
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1420
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1419
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1414
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1409
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1408
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1406
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1405
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1401
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1393
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1390
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1389
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1388
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1387
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1386
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1385
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1384
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1383
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1381
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1374
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1372
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1371
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1362
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1360
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1356
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1355
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1354
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1352
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1348
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1347
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1346
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n134
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1336
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1334
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1333
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1332
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n133
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1327
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1321
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1313
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1312
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1311
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1310
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1308
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1307
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1306
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1305
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1304
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1303
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1292
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1290
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1289
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1288
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1285
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1284
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1283
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1282
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1281
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1280
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1279
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1278
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1276
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1275
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1274
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1273
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1272
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1271
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1270
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1269
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1261
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1260
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1259
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1254
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1245
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1244
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1243
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1242
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1241
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1240
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1239
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1238
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1237
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1235
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1234
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1231
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1230
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1217
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1216
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1215
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1213
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1211
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1210
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1207
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1205
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1204
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1203
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1202
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1197
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1196
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1195
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1188
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1184
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1182
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1181
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1179
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1178
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1176
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1175
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1174
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1168
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1167
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1166
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1163
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1159
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1156
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1152
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1140
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1138
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1137
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1136
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1134
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1133
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1131
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1130
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1129
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1128
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1126
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1124
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1122
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1121
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1120
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1119
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1116
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1114
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1109
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1108
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1107
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1106
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1105
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1103
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1099
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1097
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1094
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1087
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1083
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1082
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1078
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1076
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1073
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1070
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1067
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1066
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1065
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1063
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1062
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1060
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1059
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1058
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1057
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1054
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1046
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1042
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1040
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1037
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1035
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1034
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1032
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1031
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1029
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1028
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1027
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1025
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1024
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1016
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1013
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1008
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1007
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1000
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_945_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_944_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_942_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_940_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_937_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_936_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_935_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_8
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5528_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5486_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5438_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5215_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5079_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5067_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5066_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5065_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5062_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5059_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4920_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4919_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4918_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4904_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4903_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4748_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4742_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4566_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4358_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4338_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4337_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4329_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4265_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_422_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_421_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_418_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4062_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4051_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4022_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4021_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4020_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3927_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3462_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3461_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3192_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3191_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3185_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3182_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3180_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3175_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2766_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2765_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2764_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2440_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2435_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2434_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2224_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2223_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2222_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2221_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2180_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2179_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2048_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1960_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1955_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1951_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1950_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1884_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1857_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1618_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1551_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1545_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1544_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1543_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1540_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1442_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1422_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1421_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_14
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1395_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1369_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1361_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1360_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1333_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1326_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1316_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1296_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1231_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1230_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1228_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1227_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1226_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1224_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1222_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1221_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1144_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1143_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1142_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1011_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN593_key_q_19_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN500_key_q_37_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_15_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1398_n1570
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1397_n1570
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1148_key_q_56_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1147_key_q_56_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN5010_n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4983_n898
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4952_n1153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4946_n_49_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4935_n_52_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4929_n1352
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4926_key_q_38_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4889_n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4864_n953
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4807_n817
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4763_n1119
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4760_FE_OFN499_key_q_37_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4759_key_q_53_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4727_key_q_1_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4675_n1135
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4664_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4663_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4654_key_q_16_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4635_key_q_48_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4523_n_55_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4511_n1059
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4436_n_11_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4407_n_1_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4340_n1131
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4233_key_q_54_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3970_key_q_31_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3919_key_q_63_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3762_n_9_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3692_n_57_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3678_n_9_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3668_n_41_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3577_n951
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3550_n1153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3546_n_41_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3543_n802
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3537_n974
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_11_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3529_n1520
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3528_n1510
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3523_n1293
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3281_key_q_23_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3193_n1129
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3191_n_33_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3144_n972
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3093_key_q_39_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2993_key_q_38_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2890_n833
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2889_n1353
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2677_n_19_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2663_n983
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2649_n1470
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2422_n977
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1877_n979
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1845_key_q_35_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1836_n970
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1770_n950
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1749_n398
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1723_n947
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1680_n954
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1659_n801
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1656_n982
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1612_n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1521_n800
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1478_key_q_21_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1434_n1311
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[7]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[6]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[5]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[50]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[49]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[44]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[38]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[37]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[36]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[35]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[34]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[33]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[30]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[29]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[26]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[20]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[1]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[19]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[17]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[13]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[12]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[11]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN925_n_24_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN543_n_64_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN420_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1394_key_q_17_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1278_n_16_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN3499_key_q_55_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2986_n_10_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1590
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_8
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n990
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n989
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n951
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n947
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n946
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n945
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n638
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n62
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n312
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1641
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1624
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1612
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1611
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1610
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1609
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1608
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1607
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1606
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1605
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1599
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1518
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1467
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1466
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1151
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1149
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1148
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1132
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1131
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1130
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1128
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1105
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1104
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1103
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1098
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1093
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1092
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1090
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1074
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1068
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1065
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1064
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1063
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1061
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1029
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5660_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3600_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3477_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3476_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_20
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1854_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1853_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1615_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1503_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN5126_key_q_55_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4893_n1493
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3999_FE_OFN307_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3201_key_q_23_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2604_n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2473_n638
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2426_n1467
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[57]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[49]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_94
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_69
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_65
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN307_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1210_q_temp_416_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1038_key_q_48_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1004_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3994_FE_OFN1038_key_q_48_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3957_q_temp_256_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_72
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_52
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_45
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN312_key_q_40_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1312_q_temp_280_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1457
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1018
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1017
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1005
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_444_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_443_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_442_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3394_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3393_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1445_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1444_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1338_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4509_key_q_24_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4462_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3888_n1018
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3807_key_q_23_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3343_n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2790_FE_RN_1445_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2788_FE_RN_1445_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2460_n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2128_q_temp_247_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_4
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_18
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n984
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n971
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n966
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n959
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n878
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n862
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n82
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n72
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n71
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n70
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n58
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n56
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n55
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n5
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n214
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n203
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n198
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n196
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n194
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n185
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1605
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1604
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1548
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1544
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1542
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1472
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1471
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1469
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1468
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1458
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1457
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1455
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1454
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1452
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1451
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1448
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1426
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1425
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1424
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1423
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1422
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1415
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1414
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1413
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1412
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1411
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1410
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1409
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1408
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1407
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1384
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1381
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1373
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1372
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1371
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1369
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1363
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1361
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1360
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1358
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1357
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1353
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1348
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1343
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1323
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1318
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1316
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1314
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n127
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n126
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1091
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1089
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1084
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1073
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1072
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1070
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1069
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1065
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1063
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1060
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1043
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1038
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1037
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1034
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1033
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1031
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1030
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1029
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1021
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1020
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1017
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1016
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1006
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5969_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5840_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5185_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5184_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_448_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4283_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4281_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4280_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4278_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4277_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4276_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4275_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4274_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4273_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4061_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4060_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4059_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3686_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3564_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3563_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2745_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2744_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2743_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2038_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1889_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1654_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1653_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1633_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1512_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1441_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1440_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1414_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1279_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4605_n1415
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4538_n1360
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4032_key_q_54_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3918_n82
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3683_q_temp_183_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3443_q_temp_151_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3190_n144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3110_q_temp_143_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3085_key_q_39_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3005_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3004_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2752_n1011
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1889_n1040
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1843_n351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1502_n1010
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[7]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[5]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[57]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[41]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[25]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[1]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[13]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_4
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_26
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_13
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN357_key_q_8_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN308_key_q_56_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1423_key_q_57_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4741_key_q_25_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n999
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n971
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n922
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n921
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n259
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1600
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1585
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1486
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1483
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1454
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1041
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1019
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n101
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1000
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5827_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5796_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_537_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3689_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3688_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3687_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3460_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3459_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3457_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3456_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2433_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2432_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_21
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1948_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1799_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1481_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1472_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1455_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_143_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_142_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1383_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1382_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1268_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1037_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1033_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1032_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1027_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1026_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4518_n971
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4403_n993
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4270_n1487
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4219_q_temp_119_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4198_q_temp_127_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3949_q_temp_111_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2592_FE_RN_1383_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2591_FE_RN_1383_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2554_n1486
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2019_FE_RN_61
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_84
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_74
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_72
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_61
[03/09 21:13:20   4063] 	mac_array_instance/FE_OCPN3860_q_temp_407_
[03/09 21:13:20   4063] 	array_out[77]
[03/09 21:13:20   4063] 	array_out[60]
[03/09 21:13:20   4063] 	array_out[57]
[03/09 21:13:20   4063] 	array_out[40]
[03/09 21:13:20   4063] 	array_out[3]
[03/09 21:13:20   4063] 	array_out[38]
[03/09 21:13:20   4063] 	array_out[37]
[03/09 21:13:20   4063] 	array_out[36]
[03/09 21:13:20   4063] 	array_out[2]
[03/09 21:13:20   4063] 	array_out[23]
[03/09 21:13:20   4063] 	array_out[22]
[03/09 21:13:20   4063] 	array_out[21]
[03/09 21:13:20   4063] 	array_out[20]
[03/09 21:13:20   4063] 	array_out[1]
[03/09 21:13:20   4063] 	array_out[18]
[03/09 21:13:20   4063] 	array_out[17]
[03/09 21:13:20   4063] 	array_out[158]
[03/09 21:13:20   4063] 	array_out[157]
[03/09 21:13:20   4063] 	array_out[156]
[03/09 21:13:20   4063] 	array_out[154]
[03/09 21:13:20   4063] 	array_out[152]
[03/09 21:13:20   4063] 	array_out[150]
[03/09 21:13:20   4063] 	array_out[149]
[03/09 21:13:20   4063] 	array_out[146]
[03/09 21:13:20   4063] 	array_out[145]
[03/09 21:13:20   4063] 	array_out[144]
[03/09 21:13:20   4063] 	array_out[141]
[03/09 21:13:20   4063] 	array_out[140]
[03/09 21:13:20   4063] 	array_out[120]
[03/09 21:13:20   4063] 	array_out[119]
[03/09 21:13:20   4063] 	array_out[117]
[03/09 21:13:20   4063] 	array_out[108]
[03/09 21:13:20   4063] 	array_out[107]
[03/09 21:13:20   4063] 	array_out[103]
[03/09 21:13:20   4063] 	array_out[102]
[03/09 21:13:20   4063] 	array_out[101]
[03/09 21:13:20   4063] 	array_out[100]
[03/09 21:13:20   4063] 	FE_OFN525_array_out_20_
[03/09 21:13:20   4063] 	FE_OFN406_array_out_119_
[03/09 21:13:20   4063] 	FE_OCPN5201_array_out_21_
[03/09 21:13:20   4063] 	FE_OCPN5193_array_out_102_
[03/09 21:13:20   4063] 	FE_OCPN5184_array_out_22_
[03/09 21:13:20   4063] 	FE_OCPN5183_array_out_23_
[03/09 21:13:20   4063] 	FE_OCPN5182_array_out_2_
[03/09 21:13:20   4063] 	FE_OCPN5179_array_out_3_
[03/09 21:13:20   4063] 	FE_OCPN5177_array_out_144_
[03/09 21:13:20   4063] 	FE_OCPN5171_array_out_103_
[03/09 21:13:20   4063] 	FE_OCPN4750_array_out_145_
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] Resizing failure reasons
[03/09 21:13:20   4063] ------------------------------------------------
[03/09 21:13:20   4063] *info:  1609 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 21:13:20   4063] 	psum_mem_instance/n989
[03/09 21:13:20   4063] 	psum_mem_instance/n974
[03/09 21:13:20   4063] 	psum_mem_instance/n87
[03/09 21:13:20   4063] 	psum_mem_instance/n85
[03/09 21:13:20   4063] 	psum_mem_instance/n32
[03/09 21:13:20   4063] 	psum_mem_instance/n30
[03/09 21:13:20   4063] 	psum_mem_instance/n29
[03/09 21:13:20   4063] 	psum_mem_instance/memory6[15]
[03/09 21:13:20   4063] 	psum_mem_instance/memory6[0]
[03/09 21:13:20   4063] 	psum_mem_instance/memory5[15]
[03/09 21:13:20   4063] 	psum_mem_instance/memory1[15]
[03/09 21:13:20   4063] 	psum_mem_instance/memory1[0]
[03/09 21:13:20   4063] 	pmem_in[78]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[2]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[1]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[0]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n8
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n62
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n60
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n49
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n26
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n227
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n226
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n225
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n219
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n21
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n20
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n198
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n196
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n194
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n165
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n164
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n155
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n146
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n144
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n124
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n123
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n12
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n110
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN78_n227
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN77_n226
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN76_n225
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN75_n165
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_6__fifo_instance/n171
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n204
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n203
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n193
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n192
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n177
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n176
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n165
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_252_0
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/rd_ptr[1]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/out_sub1_1[18]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/out_sub1_0[18]
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n205
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/n176
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_675_0
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n96
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n95
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n93
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n91
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n80
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n74
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n73
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n71
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n56
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n155
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n146
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n133
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n131
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n116
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n115
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n113
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n112
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n111
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n109
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n106
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/n102
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_741_0
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n77
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n73
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n72
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n68
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n133
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n115
[03/09 21:13:20   4063] 	ofifo_inst/col_idx_0__fifo_instance/n113
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[98]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[73]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[72]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[447]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[439]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[432]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[424]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[408]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[407]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[394]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[392]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[304]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[296]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[288]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[272]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[264]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[256]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[247]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[240]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[224]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[215]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[208]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[191]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[184]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[183]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[176]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[175]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[168]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[160]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[151]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[143]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[136]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[128]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[127]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[119]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[113]
[03/09 21:13:20   4063] 	mac_array_instance/q_temp[111]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[59]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[52]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[51]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[50]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[42]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[39]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[38]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[34]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[31]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[30]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[2]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[29]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[27]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[26]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[19]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[18]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[11]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/n[10]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n999
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n998
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n997
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n996
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n992
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n988
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n987
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n985
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n984
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n980
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n974
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n973
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n972
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n970
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n968
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n967
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n966
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n962
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n961
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n959
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n957
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n948
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n947
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n946
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n944
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n943
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n938
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n933
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n926
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n925
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n924
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n922
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n921
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n920
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n911
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n905
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n904
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n901
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n900
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n898
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n897
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n895
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n877
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n868
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n858
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n854
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n853
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n851
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n850
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n839
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n838
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n833
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n832
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n831
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n830
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n83
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n820
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n82
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n819
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n818
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n817
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n816
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n815
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n814
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n804
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n802
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n801
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n800
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n799
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n790
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n766
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n748
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n727
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n726
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n725
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n722
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n721
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n720
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n719
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n717
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n716
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n714
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n700
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n699
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n698
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n679
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n652
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n648
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n639
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n63
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n624
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n62
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n598
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n596
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n585
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n584
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n560
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n544
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n543
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n542
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n538
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n537
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n531
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n530
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n515
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n508
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n501
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n48
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n471
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n47
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n46
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n440
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n417
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n41
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n399
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n398
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n357
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n35
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n345
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n34
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n33
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n32
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n31
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n309
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n252
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n206
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n187
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n182
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n181
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n176
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n167
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n162
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n161
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1580
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1574
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1570
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n157
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1567
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1566
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1565
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1563
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1561
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1560
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n156
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1557
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1556
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1554
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1542
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1541
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1539
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1538
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1536
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1535
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1527
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1520
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1519
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1516
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1513
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1512
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1510
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1506
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1500
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n150
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1499
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1498
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1497
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1496
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1494
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1493
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1492
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1491
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1490
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1489
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1488
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1484
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1482
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1480
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1479
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1470
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1465
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1462
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1461
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1458
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1455
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n145
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1446
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1445
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1443
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1442
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1441
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1434
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1430
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1429
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1427
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1421
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1420
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1419
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1414
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1409
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1408
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1406
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1405
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1401
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1393
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1390
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1389
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1388
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1387
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1386
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1385
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1384
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1383
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1381
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1374
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1372
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1371
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1362
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1360
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1356
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1355
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1354
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1352
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1348
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1347
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1346
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n134
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1336
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1334
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1333
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1332
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n133
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1327
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1321
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1313
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1312
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1311
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1310
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1308
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1307
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1306
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1305
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1304
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1303
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1292
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1290
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1289
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1288
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1285
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1284
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1283
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1282
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1281
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1280
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1279
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1278
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1276
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1275
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1274
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1273
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1272
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1271
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1270
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1269
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1261
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1260
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1259
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1254
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1245
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1244
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1243
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1242
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1241
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1240
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1239
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1238
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1237
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1235
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1234
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1231
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1230
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1217
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1216
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1215
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1213
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1211
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1210
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1207
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1205
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1204
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1203
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1202
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1197
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1196
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1195
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1188
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1184
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1182
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1181
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1179
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1178
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1176
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1175
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1174
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1168
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1167
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1166
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1163
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1159
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1156
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1152
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1140
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1138
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1137
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1136
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1134
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1133
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1131
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1130
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1129
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1128
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1126
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1124
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1122
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1121
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1120
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1119
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1116
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1114
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1109
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1108
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1107
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1106
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1105
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1103
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1099
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1097
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1094
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1087
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1083
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1082
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1078
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1076
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1073
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1070
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1067
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1066
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1065
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1063
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1062
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1060
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1059
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1058
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1057
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1054
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1046
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1042
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1040
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1037
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1035
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1034
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1032
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1031
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1029
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1028
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1027
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1025
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1024
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1016
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1013
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1008
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1007
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1000
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_945_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_944_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_942_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_940_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_937_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_936_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_935_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_8
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5528_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5486_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5438_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5215_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5079_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5067_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5066_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5065_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5062_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5059_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4920_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4919_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4918_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4904_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4903_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4748_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4742_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4566_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4358_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4338_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4337_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4329_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4265_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_422_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_421_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_418_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4062_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4051_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4022_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4021_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4020_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3927_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3462_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3461_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3192_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3191_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3185_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3182_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3180_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3175_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2766_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2765_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2764_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2440_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2435_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2434_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2224_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2223_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2222_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2221_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2180_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2179_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2048_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1960_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1955_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1951_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1950_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1884_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1857_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1618_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1551_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1545_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1544_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1543_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1540_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1442_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1422_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1421_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_14
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1395_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1369_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1361_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1360_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1333_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1326_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1316_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1296_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1231_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1230_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1228_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1227_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1226_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1224_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1222_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1221_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1144_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1143_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1142_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1011_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN593_key_q_19_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN500_key_q_37_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_15_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1398_n1570
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1397_n1570
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1148_key_q_56_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1147_key_q_56_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN5010_n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4983_n898
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4952_n1153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4946_n_49_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4935_n_52_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4929_n1352
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4926_key_q_38_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4889_n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4864_n953
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4807_n817
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4763_n1119
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4760_FE_OFN499_key_q_37_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4759_key_q_53_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4727_key_q_1_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4675_n1135
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4664_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4663_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4654_key_q_16_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4635_key_q_48_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4523_n_55_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4511_n1059
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4436_n_11_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4407_n_1_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4340_n1131
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4233_key_q_54_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3970_key_q_31_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3919_key_q_63_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3762_n_9_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3692_n_57_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3678_n_9_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3668_n_41_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3577_n951
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3550_n1153
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3546_n_41_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3543_n802
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3537_n974
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_11_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3529_n1520
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3528_n1510
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3523_n1293
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3281_key_q_23_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3193_n1129
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3191_n_33_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3144_n972
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3093_key_q_39_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2993_key_q_38_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2890_n833
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2889_n1353
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2677_n_19_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2663_n983
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2649_n1470
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2422_n977
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1877_n979
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1845_key_q_35_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1836_n970
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1770_n950
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1749_n398
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1723_n947
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1680_n954
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1659_n801
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1656_n982
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1612_n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1521_n800
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1478_key_q_21_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1434_n1311
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[7]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[6]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[5]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[50]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[49]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[44]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[38]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[37]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[36]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[35]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[34]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[33]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[30]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[29]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[26]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[20]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[1]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[19]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[17]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[13]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[12]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[11]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN925_n_24_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN543_n_64_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN420_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1394_key_q_17_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1278_n_16_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN3499_key_q_55_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2986_n_10_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1590
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_8
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n990
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n989
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n951
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n947
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n946
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n945
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n638
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n62
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n312
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1641
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1624
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1612
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1611
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1610
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1609
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1608
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1607
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1606
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1605
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1599
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1518
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1467
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1466
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1151
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1149
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1148
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1132
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1131
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1130
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1128
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1105
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1104
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1103
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1098
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1093
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1092
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1090
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1074
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1068
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1065
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1064
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1063
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1061
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1029
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5660_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3600_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3477_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3476_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_20
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1854_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1853_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1615_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1503_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN5126_key_q_55_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4893_n1493
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3999_FE_OFN307_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3201_key_q_23_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2604_n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2473_n638
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2426_n1467
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[57]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[49]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_94
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_69
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_65
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN307_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1210_q_temp_416_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1038_key_q_48_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1004_key_q_0_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3994_FE_OFN1038_key_q_48_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3957_q_temp_256_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_72
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_52
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_45
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN312_key_q_40_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1312_q_temp_280_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1457
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1018
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1017
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1005
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_444_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_443_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_442_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3394_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3393_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1445_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1444_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1338_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4509_key_q_24_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4462_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3888_n1018
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3807_key_q_23_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3343_n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2790_FE_RN_1445_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2788_FE_RN_1445_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2460_n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2128_q_temp_247_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_4
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_18
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n986
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n984
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n971
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n966
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n959
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n878
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n862
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n82
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n72
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n71
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n70
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n58
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n56
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n55
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n5
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n214
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n203
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n198
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n196
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n194
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n185
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1605
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1604
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1548
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1544
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1542
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1472
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1471
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1469
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1468
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1458
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1457
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1455
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1454
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1452
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1451
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1448
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1426
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1425
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1424
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1423
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1422
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1415
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1414
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1413
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1412
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1411
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1410
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1409
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1408
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1407
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1384
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1381
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1373
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1372
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1371
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1369
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1363
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1361
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1360
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1358
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1357
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1353
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1348
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1343
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1323
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1318
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1316
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1314
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n127
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n126
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n125
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1091
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1089
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1084
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1073
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1072
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1070
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1069
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1065
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1063
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1060
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1043
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1038
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1037
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1034
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1033
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1031
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1030
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1029
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1021
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1020
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1017
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1016
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1006
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5969_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5840_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5185_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5184_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_448_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4283_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4281_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4280_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4278_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4277_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4276_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4275_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4274_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4273_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4061_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4060_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4059_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3686_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3564_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3563_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2745_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2744_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2743_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2038_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1889_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1654_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1653_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1633_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1512_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1441_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1440_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1414_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1279_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4605_n1415
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4538_n1360
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4032_key_q_54_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3918_n82
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3683_q_temp_183_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3443_q_temp_151_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3190_n144
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3110_q_temp_143_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3085_key_q_39_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3005_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3004_key_q_32_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2752_n1011
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1889_n1040
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1843_n351
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1502_n1010
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[7]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[5]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[57]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[41]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[25]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[1]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[13]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_6
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_4
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_26
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_13
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN357_key_q_8_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN308_key_q_56_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1423_key_q_57_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4741_key_q_25_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n999
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n971
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n922
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n921
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n259
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1600
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1586
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1585
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1486
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1483
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1454
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1041
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1019
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n101
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1000
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5827_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5796_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_537_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3689_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3688_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3687_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3460_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3459_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3457_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3456_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2433_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2432_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_21
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1948_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1799_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1481_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1472_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1455_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_143_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_142_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1383_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1382_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1268_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1037_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1033_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1032_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1027_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1026_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4518_n971
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4403_n993
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4270_n1487
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4219_q_temp_119_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4198_q_temp_127_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3949_q_temp_111_
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2592_FE_RN_1383_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2591_FE_RN_1383_0
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2554_n1486
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2019_FE_RN_61
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_84
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_74
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_72
[03/09 21:13:20   4063] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_61
[03/09 21:13:20   4063] 	mac_array_instance/FE_OCPN3860_q_temp_407_
[03/09 21:13:20   4063] 	array_out[77]
[03/09 21:13:20   4063] 	array_out[60]
[03/09 21:13:20   4063] 	array_out[57]
[03/09 21:13:20   4063] 	array_out[40]
[03/09 21:13:20   4063] 	array_out[3]
[03/09 21:13:20   4063] 	array_out[38]
[03/09 21:13:20   4063] 	array_out[37]
[03/09 21:13:20   4063] 	array_out[36]
[03/09 21:13:20   4063] 	array_out[2]
[03/09 21:13:20   4063] 	array_out[23]
[03/09 21:13:20   4063] 	array_out[22]
[03/09 21:13:20   4063] 	array_out[21]
[03/09 21:13:20   4063] 	array_out[20]
[03/09 21:13:20   4063] 	array_out[1]
[03/09 21:13:20   4063] 	array_out[18]
[03/09 21:13:20   4063] 	array_out[17]
[03/09 21:13:20   4063] 	array_out[158]
[03/09 21:13:20   4063] 	array_out[157]
[03/09 21:13:20   4063] 	array_out[156]
[03/09 21:13:20   4063] 	array_out[154]
[03/09 21:13:20   4063] 	array_out[152]
[03/09 21:13:20   4063] 	array_out[150]
[03/09 21:13:20   4063] 	array_out[149]
[03/09 21:13:20   4063] 	array_out[146]
[03/09 21:13:20   4063] 	array_out[145]
[03/09 21:13:20   4063] 	array_out[144]
[03/09 21:13:20   4063] 	array_out[141]
[03/09 21:13:20   4063] 	array_out[140]
[03/09 21:13:20   4063] 	array_out[120]
[03/09 21:13:20   4063] 	array_out[119]
[03/09 21:13:20   4063] 	array_out[117]
[03/09 21:13:20   4063] 	array_out[108]
[03/09 21:13:20   4063] 	array_out[107]
[03/09 21:13:20   4063] 	array_out[103]
[03/09 21:13:20   4063] 	array_out[102]
[03/09 21:13:20   4063] 	array_out[101]
[03/09 21:13:20   4063] 	array_out[100]
[03/09 21:13:20   4063] 	FE_OFN525_array_out_20_
[03/09 21:13:20   4063] 	FE_OFN406_array_out_119_
[03/09 21:13:20   4063] 	FE_OCPN5201_array_out_21_
[03/09 21:13:20   4063] 	FE_OCPN5193_array_out_102_
[03/09 21:13:20   4063] 	FE_OCPN5184_array_out_22_
[03/09 21:13:20   4063] 	FE_OCPN5183_array_out_23_
[03/09 21:13:20   4063] 	FE_OCPN5182_array_out_2_
[03/09 21:13:20   4063] 	FE_OCPN5179_array_out_3_
[03/09 21:13:20   4063] 	FE_OCPN5177_array_out_144_
[03/09 21:13:20   4063] 	FE_OCPN5171_array_out_103_
[03/09 21:13:20   4063] 	FE_OCPN4750_array_out_145_
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] *info: net names were printed out to logv file
[03/09 21:13:20   4063] 
[03/09 21:13:20   4063] *** Finish Post CTS Hold Fixing (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=1:07:44 mem=1636.2M density=98.695%) ***
[03/09 21:13:21   4064] <optDesign CMD> Restore Using all VT Cells
[03/09 21:13:21   4064] Reported timing to dir ./timingReports
[03/09 21:13:21   4064] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1478.2M, totSessionCpu=1:07:44 **
[03/09 21:13:21   4064] ** Profile ** Start :  cpu=0:00:00.0, mem=1478.2M
[03/09 21:13:21   4064] ** Profile ** Other data :  cpu=0:00:00.1, mem=1478.2M
[03/09 21:13:21   4064] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:13:21   4064]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:13:21   4064] #################################################################################
[03/09 21:13:21   4064] # Design Stage: PreRoute
[03/09 21:13:21   4064] # Design Name: core
[03/09 21:13:21   4064] # Design Mode: 65nm
[03/09 21:13:21   4064] # Analysis Mode: MMMC Non-OCV 
[03/09 21:13:21   4064] # Parasitics Mode: No SPEF/RCDB
[03/09 21:13:21   4064] # Signoff Settings: SI Off 
[03/09 21:13:21   4064] #################################################################################
[03/09 21:13:21   4064] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:13:21   4064] Calculate delays in BcWc mode...
[03/09 21:13:21   4064] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 21:13:21   4064] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:13:21   4064] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:13:21   4064] End delay calculation. (MEM=6.18359 CPU=0:00:03.9 REAL=0:00:04.0)
[03/09 21:13:21   4064] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 6.2M) ***
[03/09 21:13:21   4064] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:20.5 mem=6.2M)
[03/09 21:13:21   4064] ** Profile ** Overall slacks :  cpu=-1:0-7:0-3.-4, mem=6.2M
[03/09 21:13:21   4064] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/09 21:13:28   4070]  
_______________________________________________________________________
[03/09 21:13:28   4070] ** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1488.2M
[03/09 21:13:29   4071] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1480.2M
[03/09 21:13:30   4072] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1480.2M
[03/09 21:13:30   4072] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.276  | -0.529  |
|           TNS (ns):|-253.387 |-202.637 | -50.750 |
|    Violating Paths:|  1779   |  1619   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.000  |
|           TNS (ns):| -8.302  | -8.302  |  0.000  |
|    Violating Paths:|   217   |   217   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1480.2M
[03/09 21:13:30   4072] *** Final Summary (holdfix) CPU=0:00:08.0, REAL=0:00:09.0, MEM=1480.2M
[03/09 21:13:30   4072] **optDesign ... cpu = 0:00:24, real = 0:00:26, mem = 1478.2M, totSessionCpu=1:07:52 **
[03/09 21:13:30   4072] *** Finished optDesign ***
[03/09 21:13:30   4072] 
[03/09 21:13:30   4072] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:25.2 real=0:00:27.0)
[03/09 21:13:30   4072] Info: pop threads available for lower-level modules during optimization.
[03/09 21:13:30   4072] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 21:13:30   4072] <CMD> saveDesign cts.enc
[03/09 21:13:30   4072] Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
[03/09 21:13:30   4072] Saving AAE Data ...
[03/09 21:13:31   4072] Saving scheduling_file.cts.18281 in cts.enc.dat/scheduling_file.cts
[03/09 21:13:31   4072] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/09 21:13:31   4073] Saving mode setting ...
[03/09 21:13:31   4073] Saving global file ...
[03/09 21:13:31   4073] Saving floorplan file ...
[03/09 21:13:31   4073] Saving Drc markers ...
[03/09 21:13:31   4073] ... No Drc file written since there is no markers found.
[03/09 21:13:31   4073] Saving placement file ...
[03/09 21:13:31   4073] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1478.2M) ***
[03/09 21:13:31   4073] Saving route file ...
[03/09 21:13:32   4073] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1478.2M) ***
[03/09 21:13:32   4073] Saving DEF file ...
[03/09 21:13:32   4073] Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
[03/09 21:13:32   4073] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 21:13:32   4073] 
[03/09 21:13:32   4073] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 21:13:32   4073] 
[03/09 21:13:32   4073] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 21:13:34   4075] Generated self-contained design cts.enc.dat.tmp
[03/09 21:13:34   4075] 
[03/09 21:13:34   4075] *** Summary of all messages that are not suppressed in this session:
[03/09 21:13:34   4075] Severity  ID               Count  Summary                                  
[03/09 21:13:34   4075] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 21:13:34   4075] ERROR     IMPOAX-142           2  %s                                       
[03/09 21:13:34   4075] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 21:13:34   4075] 
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/09 21:13:34   4075] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/09 21:13:34   4075] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/09 21:13:34   4075] <CMD> routeDesign
[03/09 21:13:34   4075] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.74 (MB), peak = 1353.05 (MB)
[03/09 21:13:34   4075] #**INFO: setDesignMode -flowEffort standard
[03/09 21:13:34   4075] #**INFO: multi-cut via swapping  will be performed after routing.
[03/09 21:13:34   4075] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/09 21:13:34   4075] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/09 21:13:34   4075] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/09 21:13:34   4075] #spOpts: N=65 
[03/09 21:13:34   4075] Core basic site is core
[03/09 21:13:34   4075] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:13:34   4075] Begin checking placement ... (start mem=1420.4M, init mem=1420.4M)
[03/09 21:13:34   4075] *info: Placed = 59618          (Fixed = 93)
[03/09 21:13:34   4075] *info: Unplaced = 0           
[03/09 21:13:34   4075] Placement Density:98.70%(207117/209855)
[03/09 21:13:34   4075] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1420.4M)
[03/09 21:13:34   4075] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/09 21:13:34   4075] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/09 21:13:34   4075] 
[03/09 21:13:34   4075] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/09 21:13:34   4075] *** Changed status on (96) nets in Clock.
[03/09 21:13:34   4075] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1420.4M) ***
[03/09 21:13:34   4075] #Start route 209 clock nets...
[03/09 21:13:34   4075] 
[03/09 21:13:34   4075] globalDetailRoute
[03/09 21:13:34   4075] 
[03/09 21:13:34   4075] #setNanoRouteMode -drouteAutoStop true
[03/09 21:13:34   4075] #setNanoRouteMode -drouteEndIteration 5
[03/09 21:13:34   4075] #setNanoRouteMode -drouteFixAntenna true
[03/09 21:13:34   4075] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/09 21:13:34   4075] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/09 21:13:34   4075] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 21:13:34   4075] #setNanoRouteMode -routeWithEco true
[03/09 21:13:34   4075] #setNanoRouteMode -routeWithSiDriven true
[03/09 21:13:34   4075] #setNanoRouteMode -routeWithTimingDriven true
[03/09 21:13:34   4075] #Start globalDetailRoute on Sun Mar  9 21:13:34 2025
[03/09 21:13:34   4075] #
[03/09 21:13:34   4075] Initializing multi-corner capacitance tables ... 
[03/09 21:13:35   4075] Initializing multi-corner resistance tables ...
[03/09 21:13:35   4076] ### Net info: total nets: 33694
[03/09 21:13:35   4076] ### Net info: dirty nets: 371
[03/09 21:13:35   4076] ### Net info: marked as disconnected nets: 0
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 441.700 311.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 438.500 313.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 448.100 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 445.700 309.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 440.500 307.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 440.100 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 433.900 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 432.900 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 429.300 288.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 426.500 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 425.700 289.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 421.900 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 413.100 291.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 420.300 288.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 411.900 286.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 405.700 286.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 406.500 281.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 405.100 275.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 377.500 302.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 380.300 297.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:13:35   4076] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/09 21:13:35   4076] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_199 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_196 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET kmem_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_190 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_188 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:13:35   4076] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/09 21:13:35   4076] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:13:35   4076] ### Net info: fully routed nets: 3
[03/09 21:13:35   4076] ### Net info: trivial (single pin) nets: 0
[03/09 21:13:35   4076] ### Net info: unrouted nets: 33598
[03/09 21:13:35   4076] ### Net info: re-extraction nets: 93
[03/09 21:13:35   4076] ### Net info: ignored nets: 0
[03/09 21:13:35   4076] ### Net info: skip routing nets: 33485
[03/09 21:13:35   4076] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 21:13:35   4076] #Start routing data preparation.
[03/09 21:13:35   4076] #Minimum voltage of a net in the design = 0.000.
[03/09 21:13:35   4076] #Maximum voltage of a net in the design = 1.100.
[03/09 21:13:35   4076] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 21:13:35   4076] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 21:13:35   4076] #Voltage range [0.000 - 1.100] has 33692 nets.
[03/09 21:13:39   4080] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 21:13:39   4080] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:13:39   4080] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:13:39   4080] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:13:39   4080] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:13:39   4080] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:13:39   4080] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:13:39   4080] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:13:40   4081] #Regenerating Ggrids automatically.
[03/09 21:13:40   4081] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 21:13:40   4081] #Using automatically generated G-grids.
[03/09 21:13:40   4081] #Done routing data preparation.
[03/09 21:13:40   4081] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1222.62 (MB), peak = 1353.05 (MB)
[03/09 21:13:40   4081] #Merging special wires...
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.675 404.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.475 389.090 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.275 399.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.475 396.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.075 396.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.675 399.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.475 399.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.075 408.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.475 390.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.075 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.475 390.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.475 390.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 58.075 404.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.675 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.875 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.475 392.690 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 23.875 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 34.075 394.110 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 56.075 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.675 401.310 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:13:40   4081] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/09 21:13:40   4081] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:13:40   4081] #
[03/09 21:13:40   4081] #Connectivity extraction summary:
[03/09 21:13:40   4081] #93 routed nets are extracted.
[03/09 21:13:40   4081] #    91 (0.27%) extracted nets are partially routed.
[03/09 21:13:40   4081] #3 routed nets are imported.
[03/09 21:13:40   4081] #113 (0.34%) nets are without wires.
[03/09 21:13:40   4081] #33485 nets are fixed|skipped|trivial (not extracted).
[03/09 21:13:40   4081] #Total number of nets = 33694.
[03/09 21:13:40   4081] #
[03/09 21:13:40   4081] #Number of eco nets is 91
[03/09 21:13:40   4081] #
[03/09 21:13:40   4081] #Start data preparation...
[03/09 21:13:40   4081] #
[03/09 21:13:40   4081] #Data preparation is done on Sun Mar  9 21:13:40 2025
[03/09 21:13:40   4081] #
[03/09 21:13:40   4081] #Analyzing routing resource...
[03/09 21:13:41   4082] #Routing resource analysis is done on Sun Mar  9 21:13:41 2025
[03/09 21:13:41   4082] #
[03/09 21:13:41   4082] #  Resource Analysis:
[03/09 21:13:41   4082] #
[03/09 21:13:41   4082] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 21:13:41   4082] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 21:13:41   4082] #  --------------------------------------------------------------
[03/09 21:13:41   4082] #  Metal 1        H        2306          79       25440    92.58%
[03/09 21:13:41   4082] #  Metal 2        V        2311          84       25440     0.71%
[03/09 21:13:41   4082] #  Metal 3        H        2385           0       25440     0.38%
[03/09 21:13:41   4082] #  Metal 4        V        1699         696       25440     3.10%
[03/09 21:13:41   4082] #  Metal 5        H        2385           0       25440     0.00%
[03/09 21:13:41   4082] #  Metal 6        V        2395           0       25440     0.00%
[03/09 21:13:41   4082] #  Metal 7        H         596           0       25440     0.00%
[03/09 21:13:41   4082] #  Metal 8        V         599           0       25440     0.00%
[03/09 21:13:41   4082] #  --------------------------------------------------------------
[03/09 21:13:41   4082] #  Total                  14676       4.48%  203520    12.10%
[03/09 21:13:41   4082] #
[03/09 21:13:41   4082] #  209 nets (0.62%) with 1 preferred extra spacing.
[03/09 21:13:41   4082] #
[03/09 21:13:41   4082] #
[03/09 21:13:41   4082] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1227.26 (MB), peak = 1353.05 (MB)
[03/09 21:13:41   4082] #
[03/09 21:13:41   4082] #start global routing iteration 1...
[03/09 21:13:42   4083] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1263.87 (MB), peak = 1353.05 (MB)
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #start global routing iteration 2...
[03/09 21:13:42   4083] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.95 (MB), peak = 1353.05 (MB)
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
[03/09 21:13:42   4083] #Total number of nets with skipped attribute = 33228 (skipped).
[03/09 21:13:42   4083] #Total number of routable nets = 209.
[03/09 21:13:42   4083] #Total number of nets in the design = 33694.
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #204 routable nets have only global wires.
[03/09 21:13:42   4083] #5 routable nets have only detail routed wires.
[03/09 21:13:42   4083] #33228 skipped nets have only detail routed wires.
[03/09 21:13:42   4083] #204 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:13:42   4083] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #Routed net constraints summary:
[03/09 21:13:42   4083] #------------------------------------------------
[03/09 21:13:42   4083] #        Rules   Pref Extra Space   Unconstrained  
[03/09 21:13:42   4083] #------------------------------------------------
[03/09 21:13:42   4083] #      Default                204               0  
[03/09 21:13:42   4083] #------------------------------------------------
[03/09 21:13:42   4083] #        Total                204               0  
[03/09 21:13:42   4083] #------------------------------------------------
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #Routing constraints summary of the whole design:
[03/09 21:13:42   4083] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:13:42   4083] #-------------------------------------------------------------------
[03/09 21:13:42   4083] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:13:42   4083] #-------------------------------------------------------------------
[03/09 21:13:42   4083] #      Default                209                313           32915  
[03/09 21:13:42   4083] #-------------------------------------------------------------------
[03/09 21:13:42   4083] #        Total                209                313           32915  
[03/09 21:13:42   4083] #-------------------------------------------------------------------
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #                 OverCon          
[03/09 21:13:42   4083] #                  #Gcell    %Gcell
[03/09 21:13:42   4083] #     Layer           (1)   OverCon
[03/09 21:13:42   4083] #  --------------------------------
[03/09 21:13:42   4083] #   Metal 1      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 2      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 3      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 4      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 5      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 6      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 7      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #   Metal 8      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #  --------------------------------
[03/09 21:13:42   4083] #     Total      0(0.00%)   (0.00%)
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/09 21:13:42   4083] #  Overflow after GR: 0.00% H + 0.00% V
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #Complete Global Routing.
[03/09 21:13:42   4083] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:13:42   4083] #Total wire length = 35300 um.
[03/09 21:13:42   4083] #Total half perimeter of net bounding box = 11237 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M1 = 1 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M2 = 591 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M3 = 20531 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M4 = 14049 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M5 = 123 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M6 = 6 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M7 = 0 um.
[03/09 21:13:42   4083] #Total wire length on LAYER M8 = 0 um.
[03/09 21:13:42   4083] #Total number of vias = 15391
[03/09 21:13:42   4083] #Total number of multi-cut vias = 66 (  0.4%)
[03/09 21:13:42   4083] #Total number of single cut vias = 15325 ( 99.6%)
[03/09 21:13:42   4083] #Up-Via Summary (total 15391):
[03/09 21:13:42   4083] #                   single-cut          multi-cut      Total
[03/09 21:13:42   4083] #-----------------------------------------------------------
[03/09 21:13:42   4083] #  Metal 1        5322 ( 98.8%)        66 (  1.2%)       5388
[03/09 21:13:42   4083] #  Metal 2        4821 (100.0%)         0 (  0.0%)       4821
[03/09 21:13:42   4083] #  Metal 3        5100 (100.0%)         0 (  0.0%)       5100
[03/09 21:13:42   4083] #  Metal 4          78 (100.0%)         0 (  0.0%)         78
[03/09 21:13:42   4083] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/09 21:13:42   4083] #-----------------------------------------------------------
[03/09 21:13:42   4083] #                15325 ( 99.6%)        66 (  0.4%)      15391 
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #Total number of involved priority nets 204
[03/09 21:13:42   4083] #Maximum src to sink distance for priority net 387.8
[03/09 21:13:42   4083] #Average of max src_to_sink distance for priority net 52.6
[03/09 21:13:42   4083] #Average of ave src_to_sink distance for priority net 30.6
[03/09 21:13:42   4083] #Max overcon = 0 track.
[03/09 21:13:42   4083] #Total overcon = 0.00%.
[03/09 21:13:42   4083] #Worst layer Gcell overcon rate = 0.00%.
[03/09 21:13:42   4083] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1264.21 (MB), peak = 1353.05 (MB)
[03/09 21:13:42   4083] #
[03/09 21:13:42   4083] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.23 (MB), peak = 1353.05 (MB)
[03/09 21:13:42   4083] #Start Track Assignment.
[03/09 21:13:43   4083] #Done with 2161 horizontal wires in 2 hboxes and 1039 vertical wires in 2 hboxes.
[03/09 21:13:43   4084] #Done with 50 horizontal wires in 2 hboxes and 19 vertical wires in 2 hboxes.
[03/09 21:13:43   4084] #Complete Track Assignment.
[03/09 21:13:43   4084] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:13:43   4084] #Total wire length = 36935 um.
[03/09 21:13:43   4084] #Total half perimeter of net bounding box = 11237 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M1 = 1564 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M2 = 591 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M3 = 20553 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M4 = 14067 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M5 = 155 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M6 = 5 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M7 = 0 um.
[03/09 21:13:43   4084] #Total wire length on LAYER M8 = 0 um.
[03/09 21:13:43   4084] #Total number of vias = 15026
[03/09 21:13:43   4084] #Total number of multi-cut vias = 66 (  0.4%)
[03/09 21:13:43   4084] #Total number of single cut vias = 14960 ( 99.6%)
[03/09 21:13:43   4084] #Up-Via Summary (total 15026):
[03/09 21:13:43   4084] #                   single-cut          multi-cut      Total
[03/09 21:13:43   4084] #-----------------------------------------------------------
[03/09 21:13:43   4084] #  Metal 1        5152 ( 98.7%)        66 (  1.3%)       5218
[03/09 21:13:43   4084] #  Metal 2        4650 (100.0%)         0 (  0.0%)       4650
[03/09 21:13:43   4084] #  Metal 3        5083 (100.0%)         0 (  0.0%)       5083
[03/09 21:13:43   4084] #  Metal 4          71 (100.0%)         0 (  0.0%)         71
[03/09 21:13:43   4084] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/09 21:13:43   4084] #-----------------------------------------------------------
[03/09 21:13:43   4084] #                14960 ( 99.6%)        66 (  0.4%)      15026 
[03/09 21:13:43   4084] #
[03/09 21:13:43   4084] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1254.95 (MB), peak = 1353.05 (MB)
[03/09 21:13:43   4084] #
[03/09 21:13:43   4084] #Cpu time = 00:00:08
[03/09 21:13:43   4084] #Elapsed time = 00:00:08
[03/09 21:13:43   4084] #Increased memory = 39.29 (MB)
[03/09 21:13:43   4084] #Total memory = 1254.95 (MB)
[03/09 21:13:43   4084] #Peak memory = 1353.05 (MB)
[03/09 21:13:44   4085] #
[03/09 21:13:44   4085] #Start Detail Routing..
[03/09 21:13:44   4085] #start initial detail routing ...
[03/09 21:14:31   4132] # ECO: 6.3% of the total area was rechecked for DRC, and 66.0% required routing.
[03/09 21:14:31   4132] #    number of violations = 0
[03/09 21:14:31   4132] #57886 out of 59618 instances need to be verified(marked ipoed).
[03/09 21:14:39   4139] #    number of violations = 0
[03/09 21:14:39   4139] #cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1282.26 (MB), peak = 1353.05 (MB)
[03/09 21:14:39   4139] #start 1st optimization iteration ...
[03/09 21:14:39   4139] #    number of violations = 0
[03/09 21:14:39   4139] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.96 (MB), peak = 1353.05 (MB)
[03/09 21:14:39   4140] #Complete Detail Routing.
[03/09 21:14:39   4140] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:14:39   4140] #Total wire length = 30164 um.
[03/09 21:14:39   4140] #Total half perimeter of net bounding box = 11237 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M1 = 4 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M2 = 4239 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M3 = 16511 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M4 = 9410 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M5 = 0 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M6 = 0 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M7 = 0 um.
[03/09 21:14:39   4140] #Total wire length on LAYER M8 = 0 um.
[03/09 21:14:39   4140] #Total number of vias = 13325
[03/09 21:14:39   4140] #Total number of multi-cut vias = 196 (  1.5%)
[03/09 21:14:39   4140] #Total number of single cut vias = 13129 ( 98.5%)
[03/09 21:14:39   4140] #Up-Via Summary (total 13325):
[03/09 21:14:39   4140] #                   single-cut          multi-cut      Total
[03/09 21:14:39   4140] #-----------------------------------------------------------
[03/09 21:14:39   4140] #  Metal 1        5244 ( 96.4%)       196 (  3.6%)       5440
[03/09 21:14:39   4140] #  Metal 2        4832 (100.0%)         0 (  0.0%)       4832
[03/09 21:14:39   4140] #  Metal 3        3053 (100.0%)         0 (  0.0%)       3053
[03/09 21:14:39   4140] #-----------------------------------------------------------
[03/09 21:14:39   4140] #                13129 ( 98.5%)       196 (  1.5%)      13325 
[03/09 21:14:39   4140] #
[03/09 21:14:39   4140] #Total number of DRC violations = 0
[03/09 21:14:39   4140] #Cpu time = 00:00:56
[03/09 21:14:39   4140] #Elapsed time = 00:00:56
[03/09 21:14:39   4140] #Increased memory = -7.72 (MB)
[03/09 21:14:39   4140] #Total memory = 1247.23 (MB)
[03/09 21:14:39   4140] #Peak memory = 1353.05 (MB)
[03/09 21:14:39   4140] #detailRoute Statistics:
[03/09 21:14:39   4140] #Cpu time = 00:00:56
[03/09 21:14:39   4140] #Elapsed time = 00:00:56
[03/09 21:14:39   4140] #Increased memory = -7.72 (MB)
[03/09 21:14:39   4140] #Total memory = 1247.23 (MB)
[03/09 21:14:39   4140] #Peak memory = 1353.05 (MB)
[03/09 21:14:39   4140] #
[03/09 21:14:39   4140] #globalDetailRoute statistics:
[03/09 21:14:39   4140] #Cpu time = 00:01:05
[03/09 21:14:39   4140] #Elapsed time = 00:01:05
[03/09 21:14:39   4140] #Increased memory = -4.55 (MB)
[03/09 21:14:39   4140] #Total memory = 1211.23 (MB)
[03/09 21:14:39   4140] #Peak memory = 1353.05 (MB)
[03/09 21:14:39   4140] #Number of warnings = 63
[03/09 21:14:39   4140] #Total number of warnings = 92
[03/09 21:14:39   4140] #Number of fails = 0
[03/09 21:14:39   4140] #Total number of fails = 0
[03/09 21:14:39   4140] #Complete globalDetailRoute on Sun Mar  9 21:14:39 2025
[03/09 21:14:39   4140] #
[03/09 21:14:39   4140] 
[03/09 21:14:39   4140] globalDetailRoute
[03/09 21:14:39   4140] 
[03/09 21:14:39   4140] #setNanoRouteMode -drouteAutoStop true
[03/09 21:14:39   4140] #setNanoRouteMode -drouteFixAntenna true
[03/09 21:14:39   4140] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/09 21:14:39   4140] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/09 21:14:39   4140] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 21:14:39   4140] #setNanoRouteMode -routeWithSiDriven true
[03/09 21:14:39   4140] #setNanoRouteMode -routeWithTimingDriven true
[03/09 21:14:39   4140] #Start globalDetailRoute on Sun Mar  9 21:14:39 2025
[03/09 21:14:39   4140] #
[03/09 21:14:39   4140] #Generating timing data, please wait...
[03/09 21:14:39   4140] #33437 total nets, 209 already routed, 209 will ignore in trialRoute
[03/09 21:14:39   4140] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 21:14:40   4141] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:14:41   4142] #Dump tif for version 2.1
[03/09 21:14:46   4147] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 21:14:46   4147] End delay calculation. (MEM=1497.86 CPU=0:00:03.9 REAL=0:00:04.0)
[03/09 21:14:50   4151] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/09 21:14:50   4151] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1178.90 (MB), peak = 1353.05 (MB)
[03/09 21:14:50   4151] #Done generating timing data.
[03/09 21:14:50   4151] ### Net info: total nets: 33694
[03/09 21:14:50   4151] ### Net info: dirty nets: 0
[03/09 21:14:50   4151] ### Net info: marked as disconnected nets: 0
[03/09 21:14:50   4151] ### Net info: fully routed nets: 209
[03/09 21:14:50   4151] ### Net info: trivial (single pin) nets: 0
[03/09 21:14:50   4151] ### Net info: unrouted nets: 33485
[03/09 21:14:50   4151] ### Net info: re-extraction nets: 0
[03/09 21:14:50   4151] ### Net info: ignored nets: 0
[03/09 21:14:50   4151] ### Net info: skip routing nets: 0
[03/09 21:14:51   4151] #Start reading timing information from file .timing_file_18281.tif.gz ...
[03/09 21:14:51   4152] #Read in timing information for 403 ports, 31489 instances from timing file .timing_file_18281.tif.gz.
[03/09 21:14:51   4152] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 21:14:51   4152] #Start routing data preparation.
[03/09 21:14:51   4152] #Minimum voltage of a net in the design = 0.000.
[03/09 21:14:51   4152] #Maximum voltage of a net in the design = 1.100.
[03/09 21:14:51   4152] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 21:14:51   4152] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 21:14:51   4152] #Voltage range [0.000 - 1.100] has 33692 nets.
[03/09 21:14:52   4152] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 21:14:52   4152] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:14:52   4152] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:14:52   4152] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:14:52   4152] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:14:52   4152] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:14:52   4152] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:14:52   4152] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:14:53   4153] #308/33437 = 0% of signal nets have been set as priority nets
[03/09 21:14:53   4153] #Regenerating Ggrids automatically.
[03/09 21:14:53   4153] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 21:14:53   4153] #Using automatically generated G-grids.
[03/09 21:14:53   4153] #Done routing data preparation.
[03/09 21:14:53   4153] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1128.50 (MB), peak = 1353.05 (MB)
[03/09 21:14:53   4153] #Merging special wires...
[03/09 21:14:53   4153] #Number of eco nets is 0
[03/09 21:14:53   4153] #
[03/09 21:14:53   4153] #Start data preparation...
[03/09 21:14:53   4153] #
[03/09 21:14:53   4153] #Data preparation is done on Sun Mar  9 21:14:53 2025
[03/09 21:14:53   4153] #
[03/09 21:14:53   4153] #Analyzing routing resource...
[03/09 21:14:53   4154] #Routing resource analysis is done on Sun Mar  9 21:14:53 2025
[03/09 21:14:53   4154] #
[03/09 21:14:53   4154] #  Resource Analysis:
[03/09 21:14:53   4154] #
[03/09 21:14:53   4154] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 21:14:53   4154] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 21:14:53   4154] #  --------------------------------------------------------------
[03/09 21:14:53   4154] #  Metal 1        H        2306          79       25440    92.58%
[03/09 21:14:53   4154] #  Metal 2        V        2311          84       25440     0.71%
[03/09 21:14:53   4154] #  Metal 3        H        2385           0       25440     0.38%
[03/09 21:14:53   4154] #  Metal 4        V        1699         696       25440     3.10%
[03/09 21:14:53   4154] #  Metal 5        H        2385           0       25440     0.00%
[03/09 21:14:53   4154] #  Metal 6        V        2395           0       25440     0.00%
[03/09 21:14:53   4154] #  Metal 7        H         596           0       25440     0.00%
[03/09 21:14:53   4154] #  Metal 8        V         599           0       25440     0.00%
[03/09 21:14:53   4154] #  --------------------------------------------------------------
[03/09 21:14:53   4154] #  Total                  14676       4.48%  203520    12.10%
[03/09 21:14:53   4154] #
[03/09 21:14:53   4154] #  209 nets (0.62%) with 1 preferred extra spacing.
[03/09 21:14:53   4154] #
[03/09 21:14:53   4154] #
[03/09 21:14:53   4154] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1131.85 (MB), peak = 1353.05 (MB)
[03/09 21:14:53   4154] #
[03/09 21:14:53   4154] #start global routing iteration 1...
[03/09 21:15:11   4172] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1249.91 (MB), peak = 1353.05 (MB)
[03/09 21:15:11   4172] #
[03/09 21:15:11   4172] #start global routing iteration 2...
[03/09 21:15:17   4177] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1270.11 (MB), peak = 1353.05 (MB)
[03/09 21:15:17   4177] #
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
[03/09 21:15:17   4178] #Total number of routable nets = 33437.
[03/09 21:15:17   4178] #Total number of nets in the design = 33694.
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #33228 routable nets have only global wires.
[03/09 21:15:17   4178] #209 routable nets have only detail routed wires.
[03/09 21:15:17   4178] #313 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:15:17   4178] #209 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #Routed nets constraints summary:
[03/09 21:15:17   4178] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:15:17   4178] #------------------------------------------------
[03/09 21:15:17   4178] #        Rules   Misc Constraints   Unconstrained  
[03/09 21:15:17   4178] #------------------------------------------------
[03/09 21:15:17   4178] #      Default                313           32915  
[03/09 21:15:17   4178] #------------------------------------------------
[03/09 21:15:17   4178] #        Total                313           32915  
[03/09 21:15:17   4178] #------------------------------------------------
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #Routing constraints summary of the whole design:
[03/09 21:15:17   4178] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:15:17   4178] #-------------------------------------------------------------------
[03/09 21:15:17   4178] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:15:17   4178] #-------------------------------------------------------------------
[03/09 21:15:17   4178] #      Default                209                313           32915  
[03/09 21:15:17   4178] #-------------------------------------------------------------------
[03/09 21:15:17   4178] #        Total                209                313           32915  
[03/09 21:15:17   4178] #-------------------------------------------------------------------
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #                 OverCon       OverCon       OverCon       OverCon          
[03/09 21:15:17   4178] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/09 21:15:17   4178] #     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
[03/09 21:15:17   4178] #  --------------------------------------------------------------------------
[03/09 21:15:17   4178] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 21:15:17   4178] #   Metal 2   1171(4.63%)    329(1.30%)     50(0.20%)     10(0.04%)   (6.17%)
[03/09 21:15:17   4178] #   Metal 3      7(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
[03/09 21:15:17   4178] #   Metal 4     16(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
[03/09 21:15:17   4178] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 21:15:17   4178] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 21:15:17   4178] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 21:15:17   4178] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 21:15:17   4178] #  --------------------------------------------------------------------------
[03/09 21:15:17   4178] #     Total   1194(0.67%)    329(0.18%)     50(0.03%)     10(0.01%)   (0.88%)
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
[03/09 21:15:17   4178] #  Overflow after GR: 0.01% H + 1.56% V
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #Complete Global Routing.
[03/09 21:15:17   4178] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:15:17   4178] #Total wire length = 588404 um.
[03/09 21:15:17   4178] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M1 = 265 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M2 = 133513 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M3 = 224003 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M4 = 136681 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M5 = 63336 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M6 = 4572 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M7 = 12567 um.
[03/09 21:15:17   4178] #Total wire length on LAYER M8 = 13467 um.
[03/09 21:15:17   4178] #Total number of vias = 213155
[03/09 21:15:17   4178] #Total number of multi-cut vias = 196 (  0.1%)
[03/09 21:15:17   4178] #Total number of single cut vias = 212959 ( 99.9%)
[03/09 21:15:17   4178] #Up-Via Summary (total 213155):
[03/09 21:15:17   4178] #                   single-cut          multi-cut      Total
[03/09 21:15:17   4178] #-----------------------------------------------------------
[03/09 21:15:17   4178] #  Metal 1      105008 ( 99.8%)       196 (  0.2%)     105204
[03/09 21:15:17   4178] #  Metal 2       77058 (100.0%)         0 (  0.0%)      77058
[03/09 21:15:17   4178] #  Metal 3       18778 (100.0%)         0 (  0.0%)      18778
[03/09 21:15:17   4178] #  Metal 4        6076 (100.0%)         0 (  0.0%)       6076
[03/09 21:15:17   4178] #  Metal 5        2304 (100.0%)         0 (  0.0%)       2304
[03/09 21:15:17   4178] #  Metal 6        2138 (100.0%)         0 (  0.0%)       2138
[03/09 21:15:17   4178] #  Metal 7        1597 (100.0%)         0 (  0.0%)       1597
[03/09 21:15:17   4178] #-----------------------------------------------------------
[03/09 21:15:17   4178] #               212959 ( 99.9%)       196 (  0.1%)     213155 
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #Max overcon = 12 tracks.
[03/09 21:15:17   4178] #Total overcon = 0.88%.
[03/09 21:15:17   4178] #Worst layer Gcell overcon rate = 0.06%.
[03/09 21:15:17   4178] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1270.20 (MB), peak = 1353.05 (MB)
[03/09 21:15:17   4178] #
[03/09 21:15:17   4178] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.63 (MB), peak = 1353.05 (MB)
[03/09 21:15:17   4178] #Start Track Assignment.
[03/09 21:15:21   4182] #Done with 50948 horizontal wires in 2 hboxes and 42142 vertical wires in 2 hboxes.
[03/09 21:15:25   4186] #Done with 10684 horizontal wires in 2 hboxes and 8342 vertical wires in 2 hboxes.
[03/09 21:15:26   4186] #Complete Track Assignment.
[03/09 21:15:26   4186] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:15:26   4186] #Total wire length = 623857 um.
[03/09 21:15:26   4186] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M1 = 25216 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M2 = 130631 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M3 = 235805 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M4 = 137032 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M5 = 64211 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M6 = 4635 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M7 = 12777 um.
[03/09 21:15:26   4186] #Total wire length on LAYER M8 = 13549 um.
[03/09 21:15:26   4186] #Total number of vias = 213155
[03/09 21:15:26   4186] #Total number of multi-cut vias = 196 (  0.1%)
[03/09 21:15:26   4186] #Total number of single cut vias = 212959 ( 99.9%)
[03/09 21:15:26   4186] #Up-Via Summary (total 213155):
[03/09 21:15:26   4186] #                   single-cut          multi-cut      Total
[03/09 21:15:26   4186] #-----------------------------------------------------------
[03/09 21:15:26   4186] #  Metal 1      105008 ( 99.8%)       196 (  0.2%)     105204
[03/09 21:15:26   4186] #  Metal 2       77058 (100.0%)         0 (  0.0%)      77058
[03/09 21:15:26   4186] #  Metal 3       18778 (100.0%)         0 (  0.0%)      18778
[03/09 21:15:26   4186] #  Metal 4        6076 (100.0%)         0 (  0.0%)       6076
[03/09 21:15:26   4186] #  Metal 5        2304 (100.0%)         0 (  0.0%)       2304
[03/09 21:15:26   4186] #  Metal 6        2138 (100.0%)         0 (  0.0%)       2138
[03/09 21:15:26   4186] #  Metal 7        1597 (100.0%)         0 (  0.0%)       1597
[03/09 21:15:26   4186] #-----------------------------------------------------------
[03/09 21:15:26   4186] #               212959 ( 99.9%)       196 (  0.1%)     213155 
[03/09 21:15:26   4186] #
[03/09 21:15:26   4186] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1191.71 (MB), peak = 1353.05 (MB)
[03/09 21:15:26   4186] #
[03/09 21:15:26   4186] #Cpu time = 00:00:35
[03/09 21:15:26   4186] #Elapsed time = 00:00:35
[03/09 21:15:26   4186] #Increased memory = 67.99 (MB)
[03/09 21:15:26   4186] #Total memory = 1191.71 (MB)
[03/09 21:15:26   4186] #Peak memory = 1353.05 (MB)
[03/09 21:15:27   4187] #routeSiEffort set to medium
[03/09 21:15:27   4187] #
[03/09 21:15:27   4187] #Start Detail Routing..
[03/09 21:15:27   4187] #start initial detail routing ...
[03/09 21:20:22   4482] #    number of violations = 346
[03/09 21:20:22   4482] #
[03/09 21:20:22   4482] #    By Layer and Type :
[03/09 21:20:22   4482] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
[03/09 21:20:22   4482] #	M1          112       18       41       19        5        0        0      195
[03/09 21:20:22   4482] #	M2           70       40       39        0        0        0        1      150
[03/09 21:20:22   4482] #	M3            0        0        0        0        0        0        0        0
[03/09 21:20:22   4482] #	M4            0        0        0        0        0        0        0        0
[03/09 21:20:22   4482] #	M5            0        0        0        0        0        1        0        1
[03/09 21:20:22   4482] #	Totals      182       58       80       19        5        1        1      346
[03/09 21:20:22   4482] #cpu time = 00:04:55, elapsed time = 00:04:55, memory = 1247.99 (MB), peak = 1353.05 (MB)
[03/09 21:20:22   4482] #start 1st optimization iteration ...
[03/09 21:20:32   4492] #    number of violations = 249
[03/09 21:20:32   4492] #
[03/09 21:20:32   4492] #    By Layer and Type :
[03/09 21:20:32   4492] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/09 21:20:32   4492] #	M1           40        8       25        0        1        0       74
[03/09 21:20:32   4492] #	M2           56       39       66        6        0        8      175
[03/09 21:20:32   4492] #	Totals       96       47       91        6        1        8      249
[03/09 21:20:32   4492] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1201.11 (MB), peak = 1353.05 (MB)
[03/09 21:20:32   4492] #start 2nd optimization iteration ...
[03/09 21:20:39   4500] #    number of violations = 232
[03/09 21:20:39   4500] #
[03/09 21:20:39   4500] #    By Layer and Type :
[03/09 21:20:39   4500] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/09 21:20:39   4500] #	M1           27        6       22        0        2        0       57
[03/09 21:20:39   4500] #	M2           52       20       73       20        0       10      175
[03/09 21:20:39   4500] #	Totals       79       26       95       20        2       10      232
[03/09 21:20:39   4500] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1202.12 (MB), peak = 1353.05 (MB)
[03/09 21:20:39   4500] #start 3rd optimization iteration ...
[03/09 21:20:47   4508] #    number of violations = 34
[03/09 21:20:47   4508] #
[03/09 21:20:47   4508] #    By Layer and Type :
[03/09 21:20:47   4508] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/09 21:20:47   4508] #	M1            0        0        0        0        0        0
[03/09 21:20:47   4508] #	M2            5        1       19        6        3       34
[03/09 21:20:47   4508] #	Totals        5        1       19        6        3       34
[03/09 21:20:47   4508] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1200.71 (MB), peak = 1353.05 (MB)
[03/09 21:20:47   4508] #start 4th optimization iteration ...
[03/09 21:20:48   4509] #    number of violations = 0
[03/09 21:20:48   4509] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1200.74 (MB), peak = 1353.05 (MB)
[03/09 21:20:48   4509] #Complete Detail Routing.
[03/09 21:20:48   4509] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:20:48   4509] #Total wire length = 627449 um.
[03/09 21:20:48   4509] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M1 = 884 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M2 = 156146 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M3 = 229782 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M4 = 147481 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M5 = 65953 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M6 = 6369 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M7 = 9624 um.
[03/09 21:20:48   4509] #Total wire length on LAYER M8 = 11210 um.
[03/09 21:20:48   4509] #Total number of vias = 235719
[03/09 21:20:48   4509] #Total number of multi-cut vias = 1928 (  0.8%)
[03/09 21:20:48   4509] #Total number of single cut vias = 233791 ( 99.2%)
[03/09 21:20:48   4509] #Up-Via Summary (total 235719):
[03/09 21:20:48   4509] #                   single-cut          multi-cut      Total
[03/09 21:20:48   4509] #-----------------------------------------------------------
[03/09 21:20:48   4509] #  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
[03/09 21:20:48   4509] #  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
[03/09 21:20:48   4509] #  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
[03/09 21:20:48   4509] #  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
[03/09 21:20:48   4509] #  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
[03/09 21:20:48   4509] #  Metal 6         880 (100.0%)         0 (  0.0%)        880
[03/09 21:20:48   4509] #  Metal 7         610 (100.0%)         0 (  0.0%)        610
[03/09 21:20:48   4509] #-----------------------------------------------------------
[03/09 21:20:48   4509] #               233791 ( 99.2%)      1928 (  0.8%)     235719 
[03/09 21:20:48   4509] #
[03/09 21:20:48   4509] #Total number of DRC violations = 0
[03/09 21:20:48   4509] #Cpu time = 00:05:23
[03/09 21:20:48   4509] #Elapsed time = 00:05:23
[03/09 21:20:48   4509] #Increased memory = -15.40 (MB)
[03/09 21:20:48   4509] #Total memory = 1176.31 (MB)
[03/09 21:20:48   4509] #Peak memory = 1353.05 (MB)
[03/09 21:20:48   4509] #
[03/09 21:20:48   4509] #start routing for process antenna violation fix ...
[03/09 21:20:50   4511] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1178.07 (MB), peak = 1353.05 (MB)
[03/09 21:20:50   4511] #
[03/09 21:20:50   4511] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:20:50   4511] #Total wire length = 627449 um.
[03/09 21:20:50   4511] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M1 = 884 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M2 = 156146 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M3 = 229782 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M4 = 147481 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M5 = 65953 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M6 = 6369 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M7 = 9624 um.
[03/09 21:20:50   4511] #Total wire length on LAYER M8 = 11210 um.
[03/09 21:20:50   4511] #Total number of vias = 235719
[03/09 21:20:50   4511] #Total number of multi-cut vias = 1928 (  0.8%)
[03/09 21:20:50   4511] #Total number of single cut vias = 233791 ( 99.2%)
[03/09 21:20:50   4511] #Up-Via Summary (total 235719):
[03/09 21:20:50   4511] #                   single-cut          multi-cut      Total
[03/09 21:20:50   4511] #-----------------------------------------------------------
[03/09 21:20:50   4511] #  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
[03/09 21:20:50   4511] #  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
[03/09 21:20:50   4511] #  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
[03/09 21:20:50   4511] #  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
[03/09 21:20:50   4511] #  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
[03/09 21:20:50   4511] #  Metal 6         880 (100.0%)         0 (  0.0%)        880
[03/09 21:20:50   4511] #  Metal 7         610 (100.0%)         0 (  0.0%)        610
[03/09 21:20:50   4511] #-----------------------------------------------------------
[03/09 21:20:50   4511] #               233791 ( 99.2%)      1928 (  0.8%)     235719 
[03/09 21:20:50   4511] #
[03/09 21:20:50   4511] #Total number of DRC violations = 0
[03/09 21:20:50   4511] #Total number of net violated process antenna rule = 0
[03/09 21:20:50   4511] #
[03/09 21:20:52   4513] #
[03/09 21:20:52   4513] #Start Post Route wire spreading..
[03/09 21:20:52   4513] #
[03/09 21:20:52   4513] #Start data preparation for wire spreading...
[03/09 21:20:52   4513] #
[03/09 21:20:52   4513] #Data preparation is done on Sun Mar  9 21:20:52 2025
[03/09 21:20:52   4513] #
[03/09 21:20:52   4513] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.08 (MB), peak = 1353.05 (MB)
[03/09 21:20:52   4513] #
[03/09 21:20:52   4513] #Start Post Route Wire Spread.
[03/09 21:20:55   4516] #Done with 6589 horizontal wires in 3 hboxes and 5148 vertical wires in 3 hboxes.
[03/09 21:20:55   4516] #Complete Post Route Wire Spread.
[03/09 21:20:55   4516] #
[03/09 21:20:55   4516] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:20:55   4516] #Total wire length = 632037 um.
[03/09 21:20:55   4516] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M1 = 884 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M2 = 156779 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M3 = 231815 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M4 = 148942 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M5 = 66275 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M6 = 6379 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M7 = 9680 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M8 = 11282 um.
[03/09 21:20:55   4516] #Total number of vias = 235719
[03/09 21:20:55   4516] #Total number of multi-cut vias = 1928 (  0.8%)
[03/09 21:20:55   4516] #Total number of single cut vias = 233791 ( 99.2%)
[03/09 21:20:55   4516] #Up-Via Summary (total 235719):
[03/09 21:20:55   4516] #                   single-cut          multi-cut      Total
[03/09 21:20:55   4516] #-----------------------------------------------------------
[03/09 21:20:55   4516] #  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
[03/09 21:20:55   4516] #  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
[03/09 21:20:55   4516] #  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
[03/09 21:20:55   4516] #  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
[03/09 21:20:55   4516] #  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
[03/09 21:20:55   4516] #  Metal 6         880 (100.0%)         0 (  0.0%)        880
[03/09 21:20:55   4516] #  Metal 7         610 (100.0%)         0 (  0.0%)        610
[03/09 21:20:55   4516] #-----------------------------------------------------------
[03/09 21:20:55   4516] #               233791 ( 99.2%)      1928 (  0.8%)     235719 
[03/09 21:20:55   4516] #
[03/09 21:20:55   4516] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1224.00 (MB), peak = 1353.05 (MB)
[03/09 21:20:55   4516] #
[03/09 21:20:55   4516] #Post Route wire spread is done.
[03/09 21:20:55   4516] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:20:55   4516] #Total wire length = 632037 um.
[03/09 21:20:55   4516] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M1 = 884 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M2 = 156779 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M3 = 231815 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M4 = 148942 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M5 = 66275 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M6 = 6379 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M7 = 9680 um.
[03/09 21:20:55   4516] #Total wire length on LAYER M8 = 11282 um.
[03/09 21:20:55   4516] #Total number of vias = 235719
[03/09 21:20:55   4516] #Total number of multi-cut vias = 1928 (  0.8%)
[03/09 21:20:55   4516] #Total number of single cut vias = 233791 ( 99.2%)
[03/09 21:20:55   4516] #Up-Via Summary (total 235719):
[03/09 21:20:55   4516] #                   single-cut          multi-cut      Total
[03/09 21:20:55   4516] #-----------------------------------------------------------
[03/09 21:20:55   4516] #  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
[03/09 21:20:55   4516] #  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
[03/09 21:20:55   4516] #  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
[03/09 21:20:55   4516] #  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
[03/09 21:20:55   4516] #  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
[03/09 21:20:55   4516] #  Metal 6         880 (100.0%)         0 (  0.0%)        880
[03/09 21:20:55   4516] #  Metal 7         610 (100.0%)         0 (  0.0%)        610
[03/09 21:20:55   4516] #-----------------------------------------------------------
[03/09 21:20:55   4516] #               233791 ( 99.2%)      1928 (  0.8%)     235719 
[03/09 21:20:55   4516] #
[03/09 21:20:56   4517] #
[03/09 21:20:56   4517] #Start DRC checking..
[03/09 21:21:16   4537] #    number of violations = 0
[03/09 21:21:16   4537] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1225.74 (MB), peak = 1353.05 (MB)
[03/09 21:21:16   4537] #CELL_VIEW core,init has no DRC violation.
[03/09 21:21:16   4537] #Total number of DRC violations = 0
[03/09 21:21:16   4537] #Total number of net violated process antenna rule = 0
[03/09 21:21:17   4538] #
[03/09 21:21:17   4538] #Start Post Route via swapping..
[03/09 21:21:55   4576] #    number of violations = 0
[03/09 21:21:55   4576] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1191.04 (MB), peak = 1353.05 (MB)
[03/09 21:21:57   4578] #    number of violations = 0
[03/09 21:21:57   4578] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1191.40 (MB), peak = 1353.05 (MB)
[03/09 21:21:57   4578] #CELL_VIEW core,init has no DRC violation.
[03/09 21:21:57   4578] #Total number of DRC violations = 0
[03/09 21:21:57   4578] #Total number of net violated process antenna rule = 0
[03/09 21:21:57   4578] #Post Route via swapping is done.
[03/09 21:21:57   4578] #Total number of nets with non-default rule or having extra spacing = 209
[03/09 21:21:57   4578] #Total wire length = 632037 um.
[03/09 21:21:57   4578] #Total half perimeter of net bounding box = 556957 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M1 = 884 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M2 = 156779 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M3 = 231815 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M4 = 148942 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M5 = 66275 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M6 = 6379 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M7 = 9680 um.
[03/09 21:21:57   4578] #Total wire length on LAYER M8 = 11282 um.
[03/09 21:21:57   4578] #Total number of vias = 235719
[03/09 21:21:57   4578] #Total number of multi-cut vias = 163815 ( 69.5%)
[03/09 21:21:57   4578] #Total number of single cut vias = 71904 ( 30.5%)
[03/09 21:21:57   4578] #Up-Via Summary (total 235719):
[03/09 21:21:57   4578] #                   single-cut          multi-cut      Total
[03/09 21:21:57   4578] #-----------------------------------------------------------
[03/09 21:21:57   4578] #  Metal 1       70259 ( 64.2%)     39256 ( 35.8%)     109515
[03/09 21:21:57   4578] #  Metal 2        1554 (  1.6%)     93188 ( 98.4%)      94742
[03/09 21:21:57   4578] #  Metal 3          65 (  0.3%)     22512 ( 99.7%)      22577
[03/09 21:21:57   4578] #  Metal 4           9 (  0.1%)      6202 ( 99.9%)       6211
[03/09 21:21:57   4578] #  Metal 5           1 (  0.1%)      1183 ( 99.9%)       1184
[03/09 21:21:57   4578] #  Metal 6          12 (  1.4%)       868 ( 98.6%)        880
[03/09 21:21:57   4578] #  Metal 7           4 (  0.7%)       606 ( 99.3%)        610
[03/09 21:21:57   4578] #-----------------------------------------------------------
[03/09 21:21:57   4578] #                71904 ( 30.5%)    163815 ( 69.5%)     235719 
[03/09 21:21:57   4578] #
[03/09 21:21:57   4578] #detailRoute Statistics:
[03/09 21:21:57   4578] #Cpu time = 00:06:32
[03/09 21:21:57   4578] #Elapsed time = 00:06:31
[03/09 21:21:57   4578] #Increased memory = -2.04 (MB)
[03/09 21:21:57   4578] #Total memory = 1189.67 (MB)
[03/09 21:21:57   4578] #Peak memory = 1353.05 (MB)
[03/09 21:21:58   4579] #
[03/09 21:21:58   4579] #globalDetailRoute statistics:
[03/09 21:21:58   4579] #Cpu time = 00:07:19
[03/09 21:21:58   4579] #Elapsed time = 00:07:19
[03/09 21:21:58   4579] #Increased memory = -67.91 (MB)
[03/09 21:21:58   4579] #Total memory = 1143.32 (MB)
[03/09 21:21:58   4579] #Peak memory = 1353.05 (MB)
[03/09 21:21:58   4579] #Number of warnings = 0
[03/09 21:21:58   4579] #Total number of warnings = 92
[03/09 21:21:58   4579] #Number of fails = 0
[03/09 21:21:58   4579] #Total number of fails = 0
[03/09 21:21:58   4579] #Complete globalDetailRoute on Sun Mar  9 21:21:58 2025
[03/09 21:21:58   4579] #
[03/09 21:21:58   4579] #routeDesign: cpu time = 00:08:24, elapsed time = 00:08:24, memory = 1143.32 (MB), peak = 1353.05 (MB)
[03/09 21:21:58   4579] 
[03/09 21:21:58   4579] *** Summary of all messages that are not suppressed in this session:
[03/09 21:21:58   4579] Severity  ID               Count  Summary                                  
[03/09 21:21:58   4579] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/09 21:21:58   4579] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/09 21:21:58   4579] *** Message Summary: 2 warning(s), 0 error(s)
[03/09 21:21:58   4579] 
[03/09 21:21:58   4579] <CMD> setExtractRCMode -engine postRoute
[03/09 21:21:58   4579] <CMD> extractRC
[03/09 21:21:58   4579] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:21:58   4579] Extraction called for design 'core' of instances=59618 and nets=33694 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:21:58   4579] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:21:58   4579] RC Extraction called in multi-corner(2) mode.
[03/09 21:21:58   4579] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:21:58   4579] Process corner(s) are loaded.
[03/09 21:21:58   4579]  Corner: Cmax
[03/09 21:21:58   4579]  Corner: Cmin
[03/09 21:21:58   4579] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d  -extended
[03/09 21:21:58   4579] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:21:58   4579]       RC Corner Indexes            0       1   
[03/09 21:21:58   4579] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:21:58   4579] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:21:58   4579] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:21:58   4579] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:21:58   4579] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:21:58   4579] Shrink Factor                : 1.00000
[03/09 21:21:59   4579] Initializing multi-corner capacitance tables ... 
[03/09 21:21:59   4579] Initializing multi-corner resistance tables ...
[03/09 21:21:59   4580] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1397.1M)
[03/09 21:21:59   4580] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:21:59   4580] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1463.0M)
[03/09 21:22:00   4581] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1463.0M)
[03/09 21:22:00   4581] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1463.0M)
[03/09 21:22:00   4581] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1463.0M)
[03/09 21:22:00   4581] Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1463.0M)
[03/09 21:22:01   4582] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1467.0M)
[03/09 21:22:01   4582] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1467.0M)
[03/09 21:22:02   4583] Extracted 80.0004% (CPU Time= 0:00:03.6  MEM= 1467.0M)
[03/09 21:22:03   4584] Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 1467.0M)
[03/09 21:22:04   4585] Extracted 100% (CPU Time= 0:00:05.4  MEM= 1467.0M)
[03/09 21:22:04   4585] Number of Extracted Resistors     : 590870
[03/09 21:22:04   4585] Number of Extracted Ground Cap.   : 582864
[03/09 21:22:04   4585] Number of Extracted Coupling Cap. : 961336
[03/09 21:22:04   4585] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:22:04   4585] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:22:04   4585]  Corner: Cmax
[03/09 21:22:04   4585]  Corner: Cmin
[03/09 21:22:04   4585] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1432.0M)
[03/09 21:22:04   4585] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:22:04   4585] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33437 times net's RC data read were performed.
[03/09 21:22:04   4586] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1431.980M)
[03/09 21:22:04   4586] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:22:05   4586] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1431.980M)
[03/09 21:22:05   4586] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1431.980M)
[03/09 21:22:05   4586] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/09 21:22:05   4586] <CMD> optDesign -postRoute -setup -hold
[03/09 21:22:05   4586] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 21:22:05   4586] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 21:22:05   4586] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:22:05   4586] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:22:05   4586] -setupDynamicPowerViewAsDefaultView false
[03/09 21:22:05   4586]                                            # bool, default=false, private
[03/09 21:22:05   4586] #spOpts: N=65 
[03/09 21:22:05   4586] Core basic site is core
[03/09 21:22:05   4586] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:22:06   4587] Summary for sequential cells idenfication: 
[03/09 21:22:06   4587] Identified SBFF number: 199
[03/09 21:22:06   4587] Identified MBFF number: 0
[03/09 21:22:06   4587] Not identified SBFF number: 0
[03/09 21:22:06   4587] Not identified MBFF number: 0
[03/09 21:22:06   4587] Number of sequential cells which are not FFs: 104
[03/09 21:22:06   4587] 
[03/09 21:22:06   4587] #spOpts: N=65 mergeVia=F 
[03/09 21:22:06   4587] Switching SI Aware to true by default in postroute mode   
[03/09 21:22:06   4587] GigaOpt running with 1 threads.
[03/09 21:22:06   4587] Info: 1 threads available for lower-level modules during optimization.
[03/09 21:22:06   4587] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 21:22:06   4587] 	Cell FILL1_LL, site bcore.
[03/09 21:22:06   4587] 	Cell FILL_NW_HH, site bcore.
[03/09 21:22:06   4587] 	Cell FILL_NW_LL, site bcore.
[03/09 21:22:06   4587] 	Cell GFILL, site gacore.
[03/09 21:22:06   4587] 	Cell GFILL10, site gacore.
[03/09 21:22:06   4587] 	Cell GFILL2, site gacore.
[03/09 21:22:06   4587] 	Cell GFILL3, site gacore.
[03/09 21:22:06   4587] 	Cell GFILL4, site gacore.
[03/09 21:22:06   4587] 	Cell LVLLHCD1, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHCD2, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHCD4, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHCD8, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHD1, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHD2, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHD4, site bcore.
[03/09 21:22:06   4587] 	Cell LVLLHD8, site bcore.
[03/09 21:22:06   4587] .
[03/09 21:22:06   4587] Initializing multi-corner capacitance tables ... 
[03/09 21:22:06   4587] Initializing multi-corner resistance tables ...
[03/09 21:22:06   4587] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/09 21:22:06   4587] Type 'man IMPOPT-7077' for more detail.
[03/09 21:22:07   4589] Effort level <high> specified for reg2reg path_group
[03/09 21:22:08   4589] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1429.2M, totSessionCpu=1:16:29 **
[03/09 21:22:08   4589] #Created 847 library cell signatures
[03/09 21:22:08   4589] #Created 33694 NETS and 0 SPECIALNETS signatures
[03/09 21:22:08   4589] #Created 59619 instance signatures
[03/09 21:22:08   4589] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.75 (MB), peak = 1353.05 (MB)
[03/09 21:22:08   4589] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.76 (MB), peak = 1353.05 (MB)
[03/09 21:22:08   4589] #spOpts: N=65 
[03/09 21:22:08   4589] Begin checking placement ... (start mem=1430.4M, init mem=1430.4M)
[03/09 21:22:08   4590] *info: Placed = 59618          (Fixed = 93)
[03/09 21:22:08   4590] *info: Unplaced = 0           
[03/09 21:22:08   4590] Placement Density:98.70%(207117/209855)
[03/09 21:22:08   4590] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1430.4M)
[03/09 21:22:08   4590]  Initial DC engine is -> aae
[03/09 21:22:08   4590]  
[03/09 21:22:08   4590]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 21:22:08   4590]  
[03/09 21:22:08   4590]  
[03/09 21:22:08   4590]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 21:22:08   4590]  
[03/09 21:22:08   4590] Reset EOS DB
[03/09 21:22:08   4590] Ignoring AAE DB Resetting ...
[03/09 21:22:08   4590]  Set Options for AAE Based Opt flow 
[03/09 21:22:08   4590] *** optDesign -postRoute ***
[03/09 21:22:08   4590] DRC Margin: user margin 0.0; extra margin 0
[03/09 21:22:08   4590] Setup Target Slack: user slack 0
[03/09 21:22:08   4590] Hold Target Slack: user slack 0
[03/09 21:22:08   4590] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 21:22:08   4590] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:22:08   4590] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:22:08   4590] -setupDynamicPowerViewAsDefaultView false
[03/09 21:22:08   4590]                                            # bool, default=false, private
[03/09 21:22:09   4590] Include MVT Delays for Hold Opt
[03/09 21:22:09   4590] ** INFO : this run is activating 'postRoute' automaton
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590] Type 'man IMPOPT-3663' for more detail.
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590] Power view               = WC_VIEW
[03/09 21:22:09   4590] Number of VT partitions  = 2
[03/09 21:22:09   4590] Standard cells in design = 811
[03/09 21:22:09   4590] Instances in design      = 31489
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590] Instance distribution across the VT partitions:
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590]  LVT : inst = 15025 (47.7%), cells = 335 (41%)
[03/09 21:22:09   4590]    Lib tcbn65gpluswc        : inst = 15025 (47.7%)
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590]  HVT : inst = 16464 (52.3%), cells = 457 (56%)
[03/09 21:22:09   4590]    Lib tcbn65gpluswc        : inst = 16464 (52.3%)
[03/09 21:22:09   4590] 
[03/09 21:22:09   4590] Reporting took 0 sec
[03/09 21:22:09   4590] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:22:09   4590] Extraction called for design 'core' of instances=59618 and nets=33694 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:22:09   4590] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:22:09   4590] RC Extraction called in multi-corner(2) mode.
[03/09 21:22:09   4590] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:22:09   4590] Process corner(s) are loaded.
[03/09 21:22:09   4590]  Corner: Cmax
[03/09 21:22:09   4590]  Corner: Cmin
[03/09 21:22:09   4590] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:22:09   4590] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:22:09   4590]       RC Corner Indexes            0       1   
[03/09 21:22:09   4590] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:22:09   4590] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:22:09   4590] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:22:09   4590] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:22:09   4590] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:22:09   4590] Shrink Factor                : 1.00000
[03/09 21:22:10   4591] Initializing multi-corner capacitance tables ... 
[03/09 21:22:10   4591] Initializing multi-corner resistance tables ...
[03/09 21:22:10   4591] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1422.4M)
[03/09 21:22:10   4591] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:22:11   4592] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1473.3M)
[03/09 21:22:11   4592] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1473.3M)
[03/09 21:22:11   4592] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1473.3M)
[03/09 21:22:11   4593] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1473.3M)
[03/09 21:22:12   4593] Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1473.3M)
[03/09 21:22:12   4593] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1477.3M)
[03/09 21:22:12   4594] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1477.3M)
[03/09 21:22:13   4595] Extracted 80.0004% (CPU Time= 0:00:03.7  MEM= 1477.3M)
[03/09 21:22:14   4596] Extracted 90.0005% (CPU Time= 0:00:04.7  MEM= 1477.3M)
[03/09 21:22:15   4596] Extracted 100% (CPU Time= 0:00:05.5  MEM= 1477.3M)
[03/09 21:22:15   4596] Number of Extracted Resistors     : 590870
[03/09 21:22:15   4596] Number of Extracted Ground Cap.   : 582864
[03/09 21:22:15   4596] Number of Extracted Coupling Cap. : 961336
[03/09 21:22:15   4596] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:22:15   4596] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:22:15   4596]  Corner: Cmax
[03/09 21:22:15   4596]  Corner: Cmin
[03/09 21:22:15   4597] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1458.3M)
[03/09 21:22:15   4597] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:22:16   4597] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33437 times net's RC data read were performed.
[03/09 21:22:16   4597] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1458.277M)
[03/09 21:22:16   4597] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:22:16   4597] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1458.277M)
[03/09 21:22:16   4597] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1458.277M)
[03/09 21:22:16   4597] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:22:16   4597] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1458.3M)
[03/09 21:22:16   4597] Initializing multi-corner capacitance tables ... 
[03/09 21:22:16   4597] Initializing multi-corner resistance tables ...
[03/09 21:22:18   4599] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:22:18   4599]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:22:18   4599] #################################################################################
[03/09 21:22:18   4599] # Design Stage: PostRoute
[03/09 21:22:18   4599] # Design Name: core
[03/09 21:22:18   4599] # Design Mode: 65nm
[03/09 21:22:18   4599] # Analysis Mode: MMMC OCV 
[03/09 21:22:18   4599] # Parasitics Mode: SPEF/RCDB
[03/09 21:22:18   4599] # Signoff Settings: SI Off 
[03/09 21:22:18   4599] #################################################################################
[03/09 21:22:18   4599] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:22:18   4599] Calculate late delays in OCV mode...
[03/09 21:22:18   4599] Calculate early delays in OCV mode...
[03/09 21:22:18   4599] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 21:22:18   4599] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:22:18   4599] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:22:18   4599] End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
[03/09 21:22:18   4599] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 0.0M) ***
[03/09 21:22:18   4599] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:00:26.9 mem=0.0M)
[03/09 21:22:18   4599] Done building cte hold timing graph (HoldAware) cpu=0:00:06.9 real=0:00:06.0 totSessionCpu=0:00:26.9 mem=0.0M ***
[03/09 21:22:26   4606]  
_______________________________________________________________________
[03/09 21:22:26   4606] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:22:26   4606] Begin IPO call back ...
[03/09 21:22:26   4606] End IPO call back ...
[03/09 21:22:26   4606] #################################################################################
[03/09 21:22:26   4606] # Design Stage: PostRoute
[03/09 21:22:26   4606] # Design Name: core
[03/09 21:22:26   4606] # Design Mode: 65nm
[03/09 21:22:26   4606] # Analysis Mode: MMMC OCV 
[03/09 21:22:26   4606] # Parasitics Mode: SPEF/RCDB
[03/09 21:22:26   4606] # Signoff Settings: SI On 
[03/09 21:22:26   4606] #################################################################################
[03/09 21:22:26   4606] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:22:26   4606] Setting infinite Tws ...
[03/09 21:22:26   4606] First Iteration Infinite Tw... 
[03/09 21:22:26   4606] Calculate early delays in OCV mode...
[03/09 21:22:26   4606] Calculate late delays in OCV mode...
[03/09 21:22:26   4607] Topological Sorting (CPU = 0:00:00.1, MEM = 1532.6M, InitMEM = 1532.6M)
[03/09 21:22:34   4615] AAE_INFO-618: Total number of nets in the design is 33694,  99.2 percent of the nets selected for SI analysis
[03/09 21:22:35   4615] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/09 21:22:35   4615] End delay calculation. (MEM=1549.27 CPU=0:00:08.0 REAL=0:00:08.0)
[03/09 21:22:35   4615] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:22:35   4615] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1549.3M) ***
[03/09 21:22:36   4616] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1549.3M)
[03/09 21:22:36   4616] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:22:36   4616] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1549.3M)
[03/09 21:22:36   4616] 
[03/09 21:22:36   4616] Executing IPO callback for view pruning ..
[03/09 21:22:36   4616] Starting SI iteration 2
[03/09 21:22:36   4617] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:22:36   4617] Calculate early delays in OCV mode...
[03/09 21:22:36   4617] Calculate late delays in OCV mode...
[03/09 21:22:38   4619] AAE_INFO-618: Total number of nets in the design is 33694,  6.7 percent of the nets selected for SI analysis
[03/09 21:22:38   4619] End delay calculation. (MEM=1525.31 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 21:22:38   4619] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1525.3M) ***
[03/09 21:22:40   4620] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=1:17:01 mem=1525.3M)
[03/09 21:22:40   4620] ** Profile ** Start :  cpu=0:00:00.0, mem=1525.3M
[03/09 21:22:40   4620] ** Profile ** Other data :  cpu=0:00:00.1, mem=1525.3M
[03/09 21:22:40   4621] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1525.3M
[03/09 21:22:41   4621] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1525.3M
[03/09 21:22:41   4621] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.490  | -0.379  | -0.490  |
|           TNS (ns):|-262.224 |-217.259 | -44.965 |
|    Violating Paths:|  1937   |  1776   |   161   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1445.4M, totSessionCpu=1:17:02 **
[03/09 21:22:41   4621] Setting latch borrow mode to budget during optimization.
[03/09 21:22:43   4623] Glitch fixing enabled
[03/09 21:22:43   4623] <optDesign CMD> fixdrv  all VT Cells
[03/09 21:22:43   4623] Leakage Power Opt: re-selecting buf/inv list 
[03/09 21:22:43   4623] Summary for sequential cells idenfication: 
[03/09 21:22:43   4623] Identified SBFF number: 199
[03/09 21:22:43   4623] Identified MBFF number: 0
[03/09 21:22:43   4623] Not identified SBFF number: 0
[03/09 21:22:43   4623] Not identified MBFF number: 0
[03/09 21:22:43   4623] Number of sequential cells which are not FFs: 104
[03/09 21:22:43   4623] 
[03/09 21:22:43   4623] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:22:43   4623] optDesignOneStep: Leakage Power Flow
[03/09 21:22:43   4623] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:22:43   4623] **INFO: Start fixing DRV (Mem = 1512.20M) ...
[03/09 21:22:43   4623] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/09 21:22:43   4623] **INFO: Start fixing DRV iteration 1 ...
[03/09 21:22:43   4623] Begin: GigaOpt DRV Optimization
[03/09 21:22:43   4623] Glitch fixing enabled
[03/09 21:22:43   4623] Info: 209 clock nets excluded from IPO operation.
[03/09 21:22:43   4623] Summary for sequential cells idenfication: 
[03/09 21:22:43   4623] Identified SBFF number: 199
[03/09 21:22:43   4623] Identified MBFF number: 0
[03/09 21:22:43   4623] Not identified SBFF number: 0
[03/09 21:22:43   4623] Not identified MBFF number: 0
[03/09 21:22:43   4623] Number of sequential cells which are not FFs: 104
[03/09 21:22:43   4623] 
[03/09 21:22:43   4623] DRV pessimism of 5.00% is used.
[03/09 21:22:43   4623] PhyDesignGrid: maxLocalDensity 0.96
[03/09 21:22:43   4623] #spOpts: N=65 mergeVia=F 
[03/09 21:22:47   4627] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:22:47   4627] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/09 21:22:47   4627] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:22:47   4627] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 21:22:47   4627] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:22:47   4627] DEBUG: @coeDRVCandCache::init.
[03/09 21:22:47   4627] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 21:22:47   4628] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          0|  98.70  |            |           |
[03/09 21:22:47   4628] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 21:22:47   4628] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          0|  98.70  |   0:00:00.0|    1760.2M|
[03/09 21:22:47   4628] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:22:47   4628] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:22:47   4628] Layer 3 has 209 constrained nets 
[03/09 21:22:47   4628] Layer 7 has 230 constrained nets 
[03/09 21:22:47   4628] **** End NDR-Layer Usage Statistics ****
[03/09 21:22:47   4628] 
[03/09 21:22:47   4628] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1760.2M) ***
[03/09 21:22:47   4628] 
[03/09 21:22:47   4628] Begin: glitch net info
[03/09 21:22:48   4628] glitch slack range: number of glitch nets
[03/09 21:22:48   4628] glitch slack < -0.32 : 0
[03/09 21:22:48   4628] -0.32 < glitch slack < -0.28 : 0
[03/09 21:22:48   4628] -0.28 < glitch slack < -0.24 : 0
[03/09 21:22:48   4628] -0.24 < glitch slack < -0.2 : 0
[03/09 21:22:48   4628] -0.2 < glitch slack < -0.16 : 0
[03/09 21:22:48   4628] -0.16 < glitch slack < -0.12 : 0
[03/09 21:22:48   4628] -0.12 < glitch slack < -0.08 : 0
[03/09 21:22:48   4628] -0.08 < glitch slack < -0.04 : 0
[03/09 21:22:48   4628] -0.04 < glitch slack : 0
[03/09 21:22:48   4628] End: glitch net info
[03/09 21:22:48   4628] DEBUG: @coeDRVCandCache::cleanup.
[03/09 21:22:48   4628] drv optimizer changes nothing and skips refinePlace
[03/09 21:22:48   4628] End: GigaOpt DRV Optimization
[03/09 21:22:48   4628] **optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1624.5M, totSessionCpu=1:17:09 **
[03/09 21:22:48   4628] *info:
[03/09 21:22:48   4628] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1624.54M).
[03/09 21:22:48   4628] Leakage Power Opt: resetting the buf/inv selection
[03/09 21:22:48   4628] ** Profile ** Start :  cpu=0:00:00.0, mem=1624.5M
[03/09 21:22:48   4628] ** Profile ** Other data :  cpu=0:00:00.1, mem=1624.5M
[03/09 21:22:48   4629] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1632.6M
[03/09 21:22:49   4629] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1632.6M
[03/09 21:22:49   4629] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1624.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.490  | -0.379  | -0.490  |
|           TNS (ns):|-262.224 |-217.259 | -44.965 |
|    Violating Paths:|  1937   |  1776   |   161   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1632.6M
[03/09 21:22:49   4629] **optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1622.5M, totSessionCpu=1:17:10 **
[03/09 21:22:49   4630]   Timing Snapshot: (REF)
[03/09 21:22:49   4630]      Weighted WNS: 0.000
[03/09 21:22:49   4630]       All  PG WNS: 0.000
[03/09 21:22:49   4630]       High PG WNS: 0.000
[03/09 21:22:49   4630]       All  PG TNS: 0.000
[03/09 21:22:49   4630]       High PG TNS: 0.000
[03/09 21:22:49   4630]          Tran DRV: 0
[03/09 21:22:49   4630]           Cap DRV: 0
[03/09 21:22:49   4630]        Fanout DRV: 0
[03/09 21:22:49   4630]            Glitch: 0
[03/09 21:22:49   4630] *** Timing NOT met, worst failing slack is -0.490
[03/09 21:22:49   4630] *** Check timing (0:00:00.0)
[03/09 21:22:49   4630] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:22:49   4630] optDesignOneStep: Leakage Power Flow
[03/09 21:22:49   4630] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:22:49   4630] Begin: GigaOpt Optimization in WNS mode
[03/09 21:22:49   4630] Info: 209 clock nets excluded from IPO operation.
[03/09 21:22:49   4630] PhyDesignGrid: maxLocalDensity 0.96
[03/09 21:22:49   4630] #spOpts: N=65 mergeVia=F 
[03/09 21:22:53   4633] *info: 209 clock nets excluded
[03/09 21:22:53   4633] *info: 2 special nets excluded.
[03/09 21:22:53   4633] *info: 257 no-driver nets excluded.
[03/09 21:22:54   4635] ** GigaOpt Optimizer WNS Slack -0.490 TNS Slack -262.224 Density 98.70
[03/09 21:22:54   4635] Optimizer WNS Pass 0
[03/09 21:22:55   4635] Active Path Group: reg2reg  
[03/09 21:22:55   4635] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:22:55   4635] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:22:55   4635] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:22:55   4635] |  -0.379|   -0.490|-217.260| -262.224|    98.70%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D   |
[03/09 21:22:55   4636] |  -0.364|   -0.490|-216.867| -261.832|    98.69%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/09 21:22:55   4636] |  -0.364|   -0.490|-216.598| -261.563|    98.69%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/09 21:22:55   4636] |  -0.357|   -0.490|-216.279| -261.244|    98.69%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/09 21:22:56   4636] |  -0.357|   -0.490|-213.443| -258.408|    98.69%|   0:00:01.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/09 21:22:56   4636] |  -0.357|   -0.490|-213.267| -258.232|    98.70%|   0:00:00.0| 1698.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
[03/09 21:22:56   4636] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:04   4644] skewClock has sized FE_USKC5301_CTS_202 (BUFFD8)
[03/09 21:23:04   4644] skewClock has sized FE_USKC5280_CTS_177 (BUFFD8)
[03/09 21:23:04   4644] skewClock has sized CTS_ccl_BUF_clk_G0_L4_14 (CKBD8)
[03/09 21:23:04   4644] skewClock has sized FE_USKC5311_CTS_201 (BUFFD8)
[03/09 21:23:04   4644] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5391_CTS_176 (CKBD4)
[03/09 21:23:04   4644] skewClock has inserted FE_USKC5392_CTS_177 (BUFFD4)
[03/09 21:23:04   4644] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5393_CTS_176 (CKBD4)
[03/09 21:23:04   4644] skewClock sized 4 and inserted 3 insts
[03/09 21:23:05   4646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:05   4646] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:05   4646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:05   4646] |  -0.287|   -0.529|-239.490| -290.834|    98.69%|   0:00:09.0| 1718.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 21:23:05   4646] |        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
[03/09 21:23:06   4646] |  -0.286|   -0.529|-237.348| -288.692|    98.69%|   0:00:01.0| 1718.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:23:06   4646] |        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
[03/09 21:23:06   4646] |  -0.280|   -0.529|-236.964| -288.308|    98.69%|   0:00:00.0| 1718.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 21:23:06   4646] |        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
[03/09 21:23:06   4646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:11   4651] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_24 (CKBD8)
[03/09 21:23:11   4651] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 (CKBD12)
[03/09 21:23:11   4651] skewClock has inserted mac_array_instance/col_idx_5__mac_col_inst/FE_USKC5394_CTS_66 (BUFFD2)
[03/09 21:23:11   4651] skewClock sized 2 and inserted 1 insts
[03/09 21:23:11   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:11   4652] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:11   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:11   4652] |  -0.279|   -0.529|-238.820| -290.164|    98.69%|   0:00:05.0| 1719.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/09 21:23:12   4652] |  -0.279|   -0.529|-238.821| -290.165|    98.69%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/09 21:23:12   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:12   4652] 
[03/09 21:23:12   4652] *** Finish Core Optimize Step (cpu=0:00:16.9 real=0:00:17.0 mem=1721.0M) ***
[03/09 21:23:12   4652] Active Path Group: default 
[03/09 21:23:12   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:12   4652] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:12   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:12   4652] |  -0.529|   -0.529| -51.344| -290.165|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:23:12   4652] |  -0.529|   -0.529| -51.344| -290.165|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:23:12   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:12   4652] 
[03/09 21:23:12   4652] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1721.0M) ***
[03/09 21:23:12   4652] 
[03/09 21:23:12   4652] *** Finished Optimize Step Cumulative (cpu=0:00:17.2 real=0:00:17.0 mem=1721.0M) ***
[03/09 21:23:12   4652] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -290.165 Density 98.69
[03/09 21:23:12   4652] Update Timing Windows (Threshold 0.014) ...
[03/09 21:23:12   4652] Re Calculate Delays on 3 Nets
[03/09 21:23:12   4652] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:23:12   4652] Layer 3 has 213 constrained nets 
[03/09 21:23:12   4652] Layer 7 has 230 constrained nets 
[03/09 21:23:12   4652] **** End NDR-Layer Usage Statistics ****
[03/09 21:23:12   4652] 
[03/09 21:23:12   4652] *** Finish Post Route Setup Fixing (cpu=0:00:17.7 real=0:00:18.0 mem=1721.0M) ***
[03/09 21:23:12   4653] #spOpts: N=65 
[03/09 21:23:12   4653] *** Starting refinePlace (1:17:33 mem=1702.0M) ***
[03/09 21:23:12   4653] Total net bbox length = 5.190e+05 (2.631e+05 2.559e+05) (ext = 2.506e+04)
[03/09 21:23:12   4653] Starting refinePlace ...
[03/09 21:23:12   4653] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:23:12   4653] Density distribution unevenness ratio = 0.803%
[03/09 21:23:12   4653]   Spread Effort: high, post-route mode, useDDP on.
[03/09 21:23:12   4653] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1702.0MB) @(1:17:33 - 1:17:33).
[03/09 21:23:12   4653] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:23:12   4653] wireLenOptFixPriorityInst 5029 inst fixed
[03/09 21:23:13   4653] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:23:13   4653] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1702.0MB) @(1:17:33 - 1:17:34).
[03/09 21:23:13   4653] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:23:13   4653] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1702.0MB
[03/09 21:23:13   4653] Statistics of distance of Instance movement in refine placement:
[03/09 21:23:13   4653]   maximum (X+Y) =         0.00 um
[03/09 21:23:13   4653]   mean    (X+Y) =         0.00 um
[03/09 21:23:13   4653] Summary Report:
[03/09 21:23:13   4653] Instances move: 0 (out of 31403 movable)
[03/09 21:23:13   4653] Mean displacement: 0.00 um
[03/09 21:23:13   4653] Max displacement: 0.00 um 
[03/09 21:23:13   4653] Total instances moved : 0
[03/09 21:23:13   4653] Total net bbox length = 5.190e+05 (2.631e+05 2.559e+05) (ext = 2.506e+04)
[03/09 21:23:13   4653] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1702.0MB
[03/09 21:23:13   4653] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1702.0MB) @(1:17:33 - 1:17:34).
[03/09 21:23:13   4653] *** Finished refinePlace (1:17:34 mem=1702.0M) ***
[03/09 21:23:13   4654] #spOpts: N=65 
[03/09 21:23:13   4654] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:23:13   4654] Density distribution unevenness ratio = 0.801%
[03/09 21:23:13   4654] End: GigaOpt Optimization in WNS mode
[03/09 21:23:13   4654] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:23:13   4654] optDesignOneStep: Leakage Power Flow
[03/09 21:23:13   4654] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:23:14   4654] Begin: GigaOpt Optimization in TNS mode
[03/09 21:23:14   4654] Info: 213 clock nets excluded from IPO operation.
[03/09 21:23:14   4654] PhyDesignGrid: maxLocalDensity 0.96
[03/09 21:23:14   4654] #spOpts: N=65 
[03/09 21:23:17   4658] *info: 213 clock nets excluded
[03/09 21:23:17   4658] *info: 2 special nets excluded.
[03/09 21:23:17   4658] *info: 257 no-driver nets excluded.
[03/09 21:23:19   4659] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -290.165 Density 98.69
[03/09 21:23:19   4660] Optimizer TNS Opt
[03/09 21:23:19   4660] Active Path Group: reg2reg  
[03/09 21:23:19   4660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:19   4660] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:19   4660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:19   4660] |  -0.279|   -0.529|-238.821| -290.165|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/09 21:23:21   4662] |  -0.279|   -0.529|-236.687| -288.031|    98.69%|   0:00:02.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/09 21:23:22   4662] |  -0.279|   -0.529|-236.663| -288.007|    98.69%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_/D   |
[03/09 21:23:22   4663] |  -0.279|   -0.529|-235.320| -286.665|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/09 21:23:22   4663] |        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
[03/09 21:23:23   4664] |  -0.279|   -0.529|-235.277| -286.621|    98.69%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 21:23:23   4664] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 21:23:23   4664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_10 (CKBD3)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_5 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_2 (CKBD12)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_3 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 (CKBD3)
[03/09 21:23:30   4671] skewClock has sized CTS_ccl_BUF_clk_G0_L4_45 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized FE_USKC5318_CTS_187 (BUFFD8)
[03/09 21:23:30   4671] skewClock has sized CTS_ccl_BUF_clk_G0_L4_48 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/col_idx_6__mac_col_inst/FE_USKC5359_CTS_4 (BUFFD8)
[03/09 21:23:30   4671] skewClock has sized FE_USKC5307_CTS_167 (BUFFD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_20 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/FE_USKC5305_CTS_56 (CKBD12)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/FE_USKC5345_CTS_62 (BUFFD8)
[03/09 21:23:30   4671] skewClock has sized CTS_ccl_BUF_clk_G0_L4_12 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized CTS_ccl_BUF_clk_G0_L4_17 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_7 (CKBD8)
[03/09 21:23:30   4671] skewClock has sized FE_USKC5346_CTS_175 (CKBD12)
[03/09 21:23:30   4671] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 (CKBD8)
[03/09 21:23:30   4671] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5395_CTS_11 (CKBD8)
[03/09 21:23:30   4671] skewClock has inserted FE_USKC5396_CTS_162 (BUFFD12)
[03/09 21:23:30   4671] skewClock has inserted FE_USKC5397_CTS_187 (BUFFD6)
[03/09 21:23:30   4671] skewClock has inserted FE_USKC5398_CTS_162 (BUFFD12)
[03/09 21:23:30   4671] skewClock sized 19 and inserted 4 insts
[03/09 21:23:31   4672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:31   4672] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:31   4672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:31   4672] |  -0.279|   -0.529|-228.148| -279.684|    98.69%|   0:00:08.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/09 21:23:32   4673] |  -0.279|   -0.529|-228.066| -279.602|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/09 21:23:32   4673] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/09 21:23:32   4673] |  -0.279|   -0.529|-228.001| -279.537|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 21:23:32   4673] |        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
[03/09 21:23:33   4674] |  -0.279|   -0.529|-227.977| -279.512|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 21:23:33   4674] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 21:23:33   4674] |  -0.279|   -0.529|-227.937| -279.472|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/09 21:23:34   4675] |  -0.279|   -0.529|-221.458| -272.994|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 21:23:34   4675] |        |         |        |         |          |            |        |          |         | _reg_37_/D                                         |
[03/09 21:23:34   4675] |  -0.279|   -0.529|-221.438| -272.973|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 21:23:34   4675] |        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
[03/09 21:23:35   4676] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:40   4681] skewClock has sized mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_12 (CKBD8)
[03/09 21:23:40   4681] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_2 (CKBD8)
[03/09 21:23:40   4681] skewClock has sized FE_USKC5346_CTS_175 (CKBD8)
[03/09 21:23:40   4681] skewClock has sized FE_USKC5398_CTS_162 (BUFFD8)
[03/09 21:23:40   4681] skewClock has inserted mac_array_instance/FE_USKC5400_CTS_61 (CKND4)
[03/09 21:23:40   4681] skewClock has inserted mac_array_instance/FE_USKC5401_CTS_61 (CKND4)
[03/09 21:23:40   4681] skewClock has inserted FE_USKC5402_CTS_162 (CKND6)
[03/09 21:23:40   4681] skewClock has inserted FE_USKC5403_CTS_162 (CKND6)
[03/09 21:23:40   4681] skewClock sized 4 and inserted 4 insts
[03/09 21:23:42   4683] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:42   4683] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:42   4683] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:42   4683] |  -0.280|   -0.528|-217.914| -269.321|    98.69%|   0:00:08.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_6_/D    |
[03/09 21:23:42   4683] |  -0.280|   -0.528|-217.834| -269.241|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/09 21:23:43   4683] |  -0.280|   -0.528|-217.775| -269.182|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 21:23:43   4683] |        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
[03/09 21:23:43   4684] |  -0.280|   -0.528|-217.749| -269.156|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 21:23:43   4684] |        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
[03/09 21:23:43   4684] |  -0.280|   -0.528|-217.563| -268.971|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 21:23:43   4684] |        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
[03/09 21:23:43   4684] |  -0.280|   -0.528|-217.441| -268.849|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 21:23:44   4685] |  -0.280|   -0.528|-217.423| -268.830|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 21:23:44   4685] |        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
[03/09 21:23:44   4685] |  -0.280|   -0.528|-217.421| -268.829|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 21:23:44   4685] |        |         |        |         |          |            |        |          |         | _reg_39_/D                                         |
[03/09 21:23:44   4685] |  -0.280|   -0.528|-217.422| -268.829|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/09 21:23:44   4685] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:44   4685] 
[03/09 21:23:44   4685] *** Finish Core Optimize Step (cpu=0:00:25.2 real=0:00:25.0 mem=1742.2M) ***
[03/09 21:23:44   4685] Active Path Group: default 
[03/09 21:23:44   4685] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:44   4685] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:23:44   4685] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:44   4685] |  -0.528|   -0.528| -51.407| -268.829|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:23:44   4685] |  -0.528|   -0.528| -51.276| -268.698|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[1]                                         |
[03/09 21:23:45   4685] |  -0.528|   -0.528| -51.206| -268.627|    98.70%|   0:00:01.0| 1742.2M|   WC_VIEW|  default| sum_out[157]                                       |
[03/09 21:23:45   4686] |  -0.528|   -0.528| -51.206| -268.627|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[44]                                        |
[03/09 21:23:45   4686] |  -0.528|   -0.528| -51.206| -268.627|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[121]                                       |
[03/09 21:23:45   4686] |  -0.528|   -0.528| -51.156| -268.578|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[120]                                       |
[03/09 21:23:45   4686] |  -0.528|   -0.528| -51.133| -268.555|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[120]                                       |
[03/09 21:23:45   4686] |  -0.528|   -0.528| -51.133| -268.555|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:23:45   4686] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:23:45   4686] 
[03/09 21:23:45   4686] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1742.2M) ***
[03/09 21:23:45   4686] 
[03/09 21:23:45   4686] *** Finished Optimize Step Cumulative (cpu=0:00:26.0 real=0:00:26.0 mem=1742.2M) ***
[03/09 21:23:45   4686] ** GigaOpt Optimizer WNS Slack -0.528 TNS Slack -268.555 Density 98.70
[03/09 21:23:45   4686] Update Timing Windows (Threshold 0.014) ...
[03/09 21:23:45   4686] Re Calculate Delays on 20 Nets
[03/09 21:23:45   4686] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:23:45   4686] Layer 3 has 221 constrained nets 
[03/09 21:23:45   4686] Layer 7 has 231 constrained nets 
[03/09 21:23:45   4686] **** End NDR-Layer Usage Statistics ****
[03/09 21:23:45   4686] 
[03/09 21:23:45   4686] *** Finish Post Route Setup Fixing (cpu=0:00:26.6 real=0:00:27.0 mem=1742.2M) ***
[03/09 21:23:45   4686] #spOpts: N=65 
[03/09 21:23:45   4686] *** Starting refinePlace (1:18:07 mem=1723.1M) ***
[03/09 21:23:45   4686] Total net bbox length = 5.192e+05 (2.632e+05 2.560e+05) (ext = 2.505e+04)
[03/09 21:23:45   4686] Starting refinePlace ...
[03/09 21:23:45   4686] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:23:45   4686] Density distribution unevenness ratio = 0.784%
[03/09 21:23:45   4686]   Spread Effort: high, post-route mode, useDDP on.
[03/09 21:23:45   4686] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1723.1MB) @(1:18:07 - 1:18:07).
[03/09 21:23:45   4686] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:23:45   4686] wireLenOptFixPriorityInst 5043 inst fixed
[03/09 21:23:46   4687] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:23:46   4687] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1723.1MB) @(1:18:07 - 1:18:07).
[03/09 21:23:46   4687] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:23:46   4687] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1723.1MB
[03/09 21:23:46   4687] Statistics of distance of Instance movement in refine placement:
[03/09 21:23:46   4687]   maximum (X+Y) =         0.00 um
[03/09 21:23:46   4687]   mean    (X+Y) =         0.00 um
[03/09 21:23:46   4687] Summary Report:
[03/09 21:23:46   4687] Instances move: 0 (out of 31426 movable)
[03/09 21:23:46   4687] Mean displacement: 0.00 um
[03/09 21:23:46   4687] Max displacement: 0.00 um 
[03/09 21:23:46   4687] Total instances moved : 0
[03/09 21:23:46   4687] Total net bbox length = 5.192e+05 (2.632e+05 2.560e+05) (ext = 2.505e+04)
[03/09 21:23:46   4687] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1723.1MB
[03/09 21:23:46   4687] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1723.1MB) @(1:18:07 - 1:18:07).
[03/09 21:23:46   4687] *** Finished refinePlace (1:18:07 mem=1723.1M) ***
[03/09 21:23:46   4687] #spOpts: N=65 
[03/09 21:23:46   4687] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:23:46   4687] Density distribution unevenness ratio = 0.782%
[03/09 21:23:46   4687] End: GigaOpt Optimization in TNS mode
[03/09 21:23:46   4688]   Timing Snapshot: (REF)
[03/09 21:23:46   4688]      Weighted WNS: -0.304
[03/09 21:23:46   4688]       All  PG WNS: -0.528
[03/09 21:23:46   4688]       High PG WNS: -0.280
[03/09 21:23:46   4688]       All  PG TNS: -268.572
[03/09 21:23:46   4688]       High PG TNS: -217.421
[03/09 21:23:46   4688]          Tran DRV: 0
[03/09 21:23:46   4688]           Cap DRV: 0
[03/09 21:23:46   4688]        Fanout DRV: 0
[03/09 21:23:46   4688]            Glitch: 0
[03/09 21:23:46   4688]    Category Slack: { [L, -0.528] [H, -0.280] }
[03/09 21:23:46   4688] 
[03/09 21:23:47   4688] ** Profile ** Start :  cpu=0:00:00.0, mem=1606.7M
[03/09 21:23:47   4688] ** Profile ** Other data :  cpu=0:00:00.1, mem=1606.7M
[03/09 21:23:47   4689] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1614.7M
[03/09 21:23:48   4689] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1614.7M
[03/09 21:23:48   4689] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.528  | -0.280  | -0.528  |
|           TNS (ns):|-268.571 |-217.420 | -51.151 |
|    Violating Paths:|  1723   |  1563   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.989%
       (98.687% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1614.7M
[03/09 21:23:48   4689] Info: 221 clock nets excluded from IPO operation.
[03/09 21:23:48   4689] 
[03/09 21:23:48   4689] Begin Power Analysis
[03/09 21:23:48   4689] 
[03/09 21:23:48   4689]     0.00V	    VSS
[03/09 21:23:48   4689]     0.90V	    VDD
[03/09 21:23:49   4690] Begin Processing Timing Library for Power Calculation
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Begin Processing Timing Library for Power Calculation
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.32MB/1380.32MB)
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Begin Processing Timing Window Data for Power Calculation
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.32MB/1380.32MB)
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Begin Processing User Attributes
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.32MB/1380.32MB)
[03/09 21:23:49   4690] 
[03/09 21:23:49   4690] Begin Processing Signal Activity
[03/09 21:23:49   4690] 
[03/09 21:23:51   4692] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1380.86MB/1380.86MB)
[03/09 21:23:51   4692] 
[03/09 21:23:51   4692] Begin Power Computation
[03/09 21:23:51   4692] 
[03/09 21:23:51   4692]       ----------------------------------------------------------
[03/09 21:23:51   4692]       # of cell(s) missing both power/leakage table: 0
[03/09 21:23:51   4692]       # of cell(s) missing power table: 0
[03/09 21:23:51   4692]       # of cell(s) missing leakage table: 0
[03/09 21:23:51   4692]       # of MSMV cell(s) missing power_level: 0
[03/09 21:23:51   4692]       ----------------------------------------------------------
[03/09 21:23:51   4692] 
[03/09 21:23:51   4692] 
[03/09 21:23:54   4695] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1381.02MB/1381.02MB)
[03/09 21:23:54   4695] 
[03/09 21:23:54   4695] Begin Processing User Attributes
[03/09 21:23:54   4695] 
[03/09 21:23:54   4695] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1381.02MB/1381.02MB)
[03/09 21:23:54   4695] 
[03/09 21:23:54   4695] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1381.02MB/1381.02MB)
[03/09 21:23:54   4695] 
[03/09 21:23:54   4696] Begin: Power Optimization
[03/09 21:23:54   4696] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:23:54   4696] #spOpts: N=65 mergeVia=F 
[03/09 21:23:56   4697] Reclaim Optimization WNS Slack -0.528  TNS Slack -268.572 Density 98.69
[03/09 21:23:56   4697] +----------+---------+--------+--------+------------+--------+
[03/09 21:23:56   4697] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 21:23:56   4697] +----------+---------+--------+--------+------------+--------+
[03/09 21:23:56   4697] |    98.69%|        -|  -0.528|-268.572|   0:00:00.0| 1887.5M|
[03/09 21:24:00   4701] Info: Power reclaim will skip 2969 instances with hold cells
[03/09 21:24:13   4714] |    98.55%|      660|  -0.528|-267.279|   0:00:17.0| 1887.5M|
[03/09 21:24:13   4714] +----------+---------+--------+--------+------------+--------+
[03/09 21:24:13   4714] Reclaim Optimization End WNS Slack -0.528  TNS Slack -267.279 Density 98.55
[03/09 21:24:13   4714] 
[03/09 21:24:13   4714] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 673 **
[03/09 21:24:13   4714] --------------------------------------------------------------
[03/09 21:24:13   4714] |                                   | Total     | Sequential |
[03/09 21:24:13   4714] --------------------------------------------------------------
[03/09 21:24:13   4714] | Num insts resized                 |     610  |       0    |
[03/09 21:24:13   4714] | Num insts undone                  |      15  |       0    |
[03/09 21:24:13   4714] | Num insts Downsized               |     214  |       0    |
[03/09 21:24:13   4714] | Num insts Samesized               |     396  |       0    |
[03/09 21:24:13   4714] | Num insts Upsized                 |       0  |       0    |
[03/09 21:24:13   4714] | Num multiple commits+uncommits    |      35  |       -    |
[03/09 21:24:13   4714] --------------------------------------------------------------
[03/09 21:24:13   4714] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:24:13   4714] Layer 3 has 221 constrained nets 
[03/09 21:24:13   4714] Layer 7 has 231 constrained nets 
[03/09 21:24:13   4714] **** End NDR-Layer Usage Statistics ****
[03/09 21:24:13   4714] ** Finished Core Power Optimization (cpu = 0:00:18.2) (real = 0:00:19.0) **
[03/09 21:24:13   4714] #spOpts: N=65 
[03/09 21:24:13   4714] *** Starting refinePlace (1:18:34 mem=1843.6M) ***
[03/09 21:24:13   4714] Total net bbox length = 5.192e+05 (2.632e+05 2.560e+05) (ext = 2.505e+04)
[03/09 21:24:13   4714] Starting refinePlace ...
[03/09 21:24:13   4714] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:24:13   4714] Density distribution unevenness ratio = 0.796%
[03/09 21:24:13   4714]   Spread Effort: high, post-route mode, useDDP on.
[03/09 21:24:13   4714] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1843.6MB) @(1:18:35 - 1:18:35).
[03/09 21:24:13   4714] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:24:13   4714] wireLenOptFixPriorityInst 5043 inst fixed
[03/09 21:24:13   4715] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:24:13   4715] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1843.6MB) @(1:18:35 - 1:18:35).
[03/09 21:24:13   4715] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:24:13   4715] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1843.6MB
[03/09 21:24:13   4715] Statistics of distance of Instance movement in refine placement:
[03/09 21:24:13   4715]   maximum (X+Y) =         0.00 um
[03/09 21:24:13   4715]   mean    (X+Y) =         0.00 um
[03/09 21:24:13   4715] Summary Report:
[03/09 21:24:13   4715] Instances move: 0 (out of 31426 movable)
[03/09 21:24:13   4715] Mean displacement: 0.00 um
[03/09 21:24:13   4715] Max displacement: 0.00 um 
[03/09 21:24:13   4715] Total instances moved : 0
[03/09 21:24:13   4715] Total net bbox length = 5.192e+05 (2.632e+05 2.560e+05) (ext = 2.505e+04)
[03/09 21:24:13   4715] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1843.6MB
[03/09 21:24:13   4715] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1843.6MB) @(1:18:34 - 1:18:35).
[03/09 21:24:13   4715] *** Finished refinePlace (1:18:35 mem=1843.6M) ***
[03/09 21:24:14   4715] #spOpts: N=65 
[03/09 21:24:14   4715] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:24:14   4715] Density distribution unevenness ratio = 0.794%
[03/09 21:24:14   4715] Running setup recovery post routing.
[03/09 21:24:14   4715] **optDesign ... cpu = 0:02:07, real = 0:02:06, mem = 1609.0M, totSessionCpu=1:18:36 **
[03/09 21:24:15   4716]   Timing Snapshot: (TGT)
[03/09 21:24:15   4716]      Weighted WNS: -0.302
[03/09 21:24:15   4716]       All  PG WNS: -0.528
[03/09 21:24:15   4716]       High PG WNS: -0.277
[03/09 21:24:15   4716]       All  PG TNS: -267.279
[03/09 21:24:15   4716]       High PG TNS: -216.128
[03/09 21:24:15   4716]          Tran DRV: 0
[03/09 21:24:15   4716]           Cap DRV: 0
[03/09 21:24:15   4716]        Fanout DRV: 0
[03/09 21:24:15   4716]            Glitch: 0
[03/09 21:24:15   4716]    Category Slack: { [L, -0.528] [H, -0.277] }
[03/09 21:24:15   4716] 
[03/09 21:24:15   4716] Checking setup slack degradation ...
[03/09 21:24:15   4716] 
[03/09 21:24:15   4716] Recovery Manager:
[03/09 21:24:15   4716]   Low  Effort WNS Jump: 0.000 (REF: -0.528, TGT: -0.528, Threshold: 0.000) - Skip
[03/09 21:24:15   4716]   High Effort WNS Jump: 0.000 (REF: -0.280, TGT: -0.277, Threshold: 0.000) - Skip
[03/09 21:24:15   4716]   Low  Effort TNS Jump: 0.000 (REF: -268.572, TGT: -267.279, Threshold: 26.857) - Skip
[03/09 21:24:15   4716]   High Effort TNS Jump: 0.000 (REF: -217.421, TGT: -216.128, Threshold: 25.000) - Skip
[03/09 21:24:15   4716] 
[03/09 21:24:15   4716] Checking DRV degradation...
[03/09 21:24:15   4716] 
[03/09 21:24:15   4716] Recovery Manager:
[03/09 21:24:15   4716]     Tran DRV degradation : 0 (0 -> 0)
[03/09 21:24:15   4716]      Cap DRV degradation : 0 (0 -> 0)
[03/09 21:24:15   4716]   Fanout DRV degradation : 0 (0 -> 0)
[03/09 21:24:15   4716]       Glitch degradation : 0 (0 -> 0)
[03/09 21:24:15   4716]   DRV Recovery (Margin: 100) - Skip
[03/09 21:24:15   4716] 
[03/09 21:24:15   4716] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/09 21:24:15   4716] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1608.96M, totSessionCpu=1:18:37 .
[03/09 21:24:15   4716] **optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1609.0M, totSessionCpu=1:18:37 **
[03/09 21:24:15   4716] 
[03/09 21:24:15   4716] Info: 221 clock nets excluded from IPO operation.
[03/09 21:24:15   4716] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:24:15   4716] #spOpts: N=65 
[03/09 21:24:17   4719] Info: 221 clock nets excluded from IPO operation.
[03/09 21:24:19   4720] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:24:19   4720] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:24:19   4720] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:24:19   4720] |  -0.528|   -0.528|-267.279| -267.279|    98.55%|   0:00:00.0| 1757.8M|   WC_VIEW|  default| sum_out[79]                                        |
[03/09 21:24:19   4720] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:24:19   4720] 
[03/09 21:24:19   4720] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1757.8M) ***
[03/09 21:24:19   4720] 
[03/09 21:24:19   4720] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1757.8M) ***
[03/09 21:24:19   4720] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:24:19   4720] Layer 3 has 221 constrained nets 
[03/09 21:24:19   4720] Layer 7 has 231 constrained nets 
[03/09 21:24:19   4720] **** End NDR-Layer Usage Statistics ****
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] Begin Power Analysis
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721]     0.00V	    VSS
[03/09 21:24:19   4721]     0.90V	    VDD
[03/09 21:24:19   4721] Begin Processing Timing Library for Power Calculation
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] Begin Processing Timing Library for Power Calculation
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.83MB/1416.83MB)
[03/09 21:24:19   4721] 
[03/09 21:24:19   4721] Begin Processing Timing Window Data for Power Calculation
[03/09 21:24:19   4721] 
[03/09 21:24:20   4721] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.83MB/1416.83MB)
[03/09 21:24:20   4721] 
[03/09 21:24:20   4721] Begin Processing User Attributes
[03/09 21:24:20   4721] 
[03/09 21:24:20   4721] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.83MB/1416.83MB)
[03/09 21:24:20   4721] 
[03/09 21:24:20   4721] Begin Processing Signal Activity
[03/09 21:24:20   4721] 
[03/09 21:24:21   4723] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1417.38MB/1417.38MB)
[03/09 21:24:21   4723] 
[03/09 21:24:21   4723] Begin Power Computation
[03/09 21:24:21   4723] 
[03/09 21:24:21   4723]       ----------------------------------------------------------
[03/09 21:24:21   4723]       # of cell(s) missing both power/leakage table: 0
[03/09 21:24:21   4723]       # of cell(s) missing power table: 0
[03/09 21:24:21   4723]       # of cell(s) missing leakage table: 0
[03/09 21:24:21   4723]       # of MSMV cell(s) missing power_level: 0
[03/09 21:24:21   4723]       ----------------------------------------------------------
[03/09 21:24:21   4723] 
[03/09 21:24:21   4723] 
[03/09 21:24:24   4726] Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1417.38MB/1417.38MB)
[03/09 21:24:24   4726] 
[03/09 21:24:24   4726] Begin Processing User Attributes
[03/09 21:24:24   4726] 
[03/09 21:24:24   4726] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1417.38MB/1417.38MB)
[03/09 21:24:24   4726] 
[03/09 21:24:24   4726] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1417.38MB/1417.38MB)
[03/09 21:24:24   4726] 
[03/09 21:24:25   4726] *** Finished Leakage Power Optimization (cpu=0:00:31, real=0:00:31, mem=1606.95M, totSessionCpu=1:18:47).
[03/09 21:24:25   4726] *info: All cells identified as Buffer and Delay cells:
[03/09 21:24:25   4726] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/09 21:24:25   4726] *info: ------------------------------------------------------------------
[03/09 21:24:25   4726] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 21:24:25   4726] Summary for sequential cells idenfication: 
[03/09 21:24:25   4726] Identified SBFF number: 199
[03/09 21:24:25   4726] Identified MBFF number: 0
[03/09 21:24:25   4726] Not identified SBFF number: 0
[03/09 21:24:25   4726] Not identified MBFF number: 0
[03/09 21:24:25   4726] Number of sequential cells which are not FFs: 104
[03/09 21:24:25   4726] 
[03/09 21:24:25   4727] **ERROR: (IMPOPT-310):	Design density (98.55%) exceeds/equals limit (95.00%).
[03/09 21:24:25   4727] GigaOpt Hold Optimizer is used
[03/09 21:24:25   4727] Include MVT Delays for Hold Opt
[03/09 21:24:25   4727] <optDesign CMD> fixhold  no -lvt Cells
[03/09 21:24:25   4727] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 21:24:25   4727] optDesignOneStep: Leakage Power Flow
[03/09 21:24:25   4727] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 21:24:25   4727] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:18:47 mem=1606.9M ***
[03/09 21:24:25   4727] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:24:25   4727]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:24:25   4727] Latch borrow mode reset to max_borrow
[03/09 21:24:25   4727] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:24:25   4727] Begin IPO call back ...
[03/09 21:24:25   4727] End IPO call back ...
[03/09 21:24:25   4727] #################################################################################
[03/09 21:24:25   4727] # Design Stage: PostRoute
[03/09 21:24:25   4727] # Design Name: core
[03/09 21:24:25   4727] # Design Mode: 65nm
[03/09 21:24:25   4727] # Analysis Mode: MMMC OCV 
[03/09 21:24:25   4727] # Parasitics Mode: SPEF/RCDB
[03/09 21:24:25   4727] # Signoff Settings: SI On 
[03/09 21:24:25   4727] #################################################################################
[03/09 21:24:25   4727] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:24:25   4727] Setting infinite Tws ...
[03/09 21:24:25   4727] First Iteration Infinite Tw... 
[03/09 21:24:25   4727] Calculate late delays in OCV mode...
[03/09 21:24:25   4727] Calculate early delays in OCV mode...
[03/09 21:24:25   4727] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 21:24:25   4727] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:24:25   4727] AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
[03/09 21:24:25   4727] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:24:25   4727] End delay calculation. (MEM=3.63672 CPU=0:00:07.6 REAL=0:00:08.0)
[03/09 21:24:25   4727] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:24:25   4727] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 3.6M) ***
[03/09 21:24:25   4727] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3.6M)
[03/09 21:24:25   4727] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:24:25   4727] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3.6M)
[03/09 21:24:25   4727] 
[03/09 21:24:25   4727] Executing IPO callback for view pruning ..
[03/09 21:24:25   4727] Starting SI iteration 2
[03/09 21:24:25   4727] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:24:25   4727] Calculate late delays in OCV mode...
[03/09 21:24:25   4727] Calculate early delays in OCV mode...
[03/09 21:24:25   4727] AAE_INFO-618: Total number of nets in the design is 33707,  0.6 percent of the nets selected for SI analysis
[03/09 21:24:25   4727] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[03/09 21:24:25   4727] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
[03/09 21:24:25   4727] *** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:00:40.3 mem=0.0M)
[03/09 21:24:25   4727] Done building cte hold timing graph (fixHold) cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=0:00:40.3 mem=0.0M ***
[03/09 21:24:25   4727] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/09 21:24:25   4727] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/09 21:24:25   4727] Done building hold timer [54594 node(s), 74112 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=0:00:42.4 mem=0.0M ***
[03/09 21:24:25   4727] Timing Data dump into file /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/coe_eosdata_4eHyk1/BC_VIEW.twf, for view: BC_VIEW 
[03/09 21:24:25   4727] 	 Dumping view 1 BC_VIEW 
[03/09 21:24:41   4742]  
_______________________________________________________________________
[03/09 21:24:41   4742] Done building cte setup timing graph (fixHold) cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=1:19:03 mem=1606.9M ***
[03/09 21:24:41   4742] ** Profile ** Start :  cpu=0:00:00.0, mem=1606.9M
[03/09 21:24:41   4742] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1615.0M
[03/09 21:24:41   4743] *info: category slack lower bound [L -527.8] default
[03/09 21:24:41   4743] *info: category slack lower bound [H -277.3] reg2reg 
[03/09 21:24:41   4743] --------------------------------------------------- 
[03/09 21:24:41   4743]    Setup Violation Summary with Target Slack (0.000 ns)
[03/09 21:24:41   4743] --------------------------------------------------- 
[03/09 21:24:41   4743]          WNS    reg2regWNS
[03/09 21:24:41   4743]    -0.528 ns     -0.277 ns
[03/09 21:24:41   4743] --------------------------------------------------- 
[03/09 21:24:42   4743] Loading timing data from /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/coe_eosdata_4eHyk1/BC_VIEW.twf 
[03/09 21:24:42   4743] 	 Loading view 1 BC_VIEW 
[03/09 21:24:42   4743] ** Profile ** Start :  cpu=0:00:00.0, mem=1615.0M
[03/09 21:24:42   4743] ** Profile ** Other data :  cpu=0:00:00.1, mem=1615.0M
[03/09 21:24:42   4743] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1615.0M
[03/09 21:24:42   4743] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.528  | -0.277  | -0.528  |
|           TNS (ns):|-267.278 |-216.127 | -51.151 |
|    Violating Paths:|  1712   |  1552   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.000  |
|           TNS (ns):| -11.103 | -11.103 |  0.000  |
|    Violating Paths:|   296   |   296   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/09 21:24:42   4743] Identified SBFF number: 199
[03/09 21:24:42   4743] Identified MBFF number: 0
[03/09 21:24:42   4743] Not identified SBFF number: 0
[03/09 21:24:42   4743] Not identified MBFF number: 0
[03/09 21:24:42   4743] Number of sequential cells which are not FFs: 104
[03/09 21:24:42   4743] 
[03/09 21:24:42   4743] Summary for sequential cells idenfication: 
[03/09 21:24:42   4743] Identified SBFF number: 199
[03/09 21:24:42   4743] Identified MBFF number: 0
[03/09 21:24:42   4743] Not identified SBFF number: 0
[03/09 21:24:42   4743] Not identified MBFF number: 0
[03/09 21:24:42   4743] Number of sequential cells which are not FFs: 104
[03/09 21:24:42   4743] 
[03/09 21:24:43   4744] 
[03/09 21:24:43   4744] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/09 21:24:43   4744] *Info: worst delay setup view: WC_VIEW
[03/09 21:24:43   4744] Footprint list for hold buffering (delay unit: ps)
[03/09 21:24:43   4744] =================================================================
[03/09 21:24:43   4744] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/09 21:24:43   4744] ------------------------------------------------------------------
[03/09 21:24:43   4744] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/09 21:24:43   4744] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/09 21:24:43   4744] =================================================================
[03/09 21:24:44   4745] **optDesign ... cpu = 0:02:36, real = 0:02:36, mem = 1615.0M, totSessionCpu=1:19:05 **
[03/09 21:24:44   4745] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/09 21:24:44   4745] *info: Run optDesign holdfix with 1 thread.
[03/09 21:24:44   4745] Info: 221 clock nets excluded from IPO operation.
[03/09 21:24:44   4745] --------------------------------------------------- 
[03/09 21:24:44   4745]    Hold Timing Summary  - Initial 
[03/09 21:24:44   4745] --------------------------------------------------- 
[03/09 21:24:44   4745]  Target slack: 0.000 ns
[03/09 21:24:44   4745] View: BC_VIEW 
[03/09 21:24:44   4745] 	WNS: -0.121 
[03/09 21:24:44   4745] 	TNS: -11.104 
[03/09 21:24:44   4745] 	VP: 296 
[03/09 21:24:44   4745] 	Worst hold path end point: ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D 
[03/09 21:24:44   4745] --------------------------------------------------- 
[03/09 21:24:44   4745]    Setup Timing Summary  - Initial 
[03/09 21:24:44   4745] --------------------------------------------------- 
[03/09 21:24:44   4745]  Target slack: 0.000 ns
[03/09 21:24:44   4745] View: WC_VIEW 
[03/09 21:24:44   4745] 	WNS: -0.528 
[03/09 21:24:44   4745] 	TNS: -267.279 
[03/09 21:24:44   4745] 	VP: 1712 
[03/09 21:24:44   4745] 	Worst setup path end point:sum_out[79] 
[03/09 21:24:44   4745] --------------------------------------------------- 
[03/09 21:24:44   4745] PhyDesignGrid: maxLocalDensity 0.98
[03/09 21:24:44   4745] #spOpts: N=65 mergeVia=F 
[03/09 21:24:44   4745] 
[03/09 21:24:44   4745] *** Starting Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=1:19:06 mem=1748.5M density=98.551% ***
[03/09 21:24:44   4745] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] Phase I ......
[03/09 21:24:45   4746] *info: Multithread Hold Batch Commit is enabled
[03/09 21:24:45   4746] *info: Levelized Batch Commit is enabled
[03/09 21:24:45   4746] Executing transform: ECO Safe Resize
[03/09 21:24:45   4746] Worst hold path end point:
[03/09 21:24:45   4746]   ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D
[03/09 21:24:45   4746]     net: array_out[157] (nrTerm=9)
[03/09 21:24:45   4746] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 21:24:45   4746] ===========================================================================================
[03/09 21:24:45   4746]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/09 21:24:45   4746] ------------------------------------------------------------------------------------------
[03/09 21:24:45   4746]  Hold WNS :      -0.1207
[03/09 21:24:45   4746]       TNS :     -11.1041
[03/09 21:24:45   4746]       #VP :          296
[03/09 21:24:45   4746]   Density :      98.551%
[03/09 21:24:45   4746] ------------------------------------------------------------------------------------------
[03/09 21:24:45   4746]  cpu=0:00:19.0 real=0:00:20.0 totSessionCpu=1:19:06 mem=1748.5M
[03/09 21:24:45   4746] ===========================================================================================
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] Executing transform: AddBuffer + LegalResize
[03/09 21:24:45   4746] Worst hold path end point:
[03/09 21:24:45   4746]   ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D
[03/09 21:24:45   4746]     net: array_out[157] (nrTerm=9)
[03/09 21:24:45   4746] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 21:24:45   4746] ===========================================================================================
[03/09 21:24:45   4746]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/09 21:24:45   4746] ------------------------------------------------------------------------------------------
[03/09 21:24:45   4746]  Hold WNS :      -0.1207
[03/09 21:24:45   4746]       TNS :     -11.1041
[03/09 21:24:45   4746]       #VP :          296
[03/09 21:24:45   4746]   Density :      98.551%
[03/09 21:24:45   4746] ------------------------------------------------------------------------------------------
[03/09 21:24:45   4746]  cpu=0:00:19.1 real=0:00:20.0 totSessionCpu=1:19:06 mem=1748.5M
[03/09 21:24:45   4746] ===========================================================================================
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] --------------------------------------------------- 
[03/09 21:24:45   4746]    Hold Timing Summary  - Phase I 
[03/09 21:24:45   4746] --------------------------------------------------- 
[03/09 21:24:45   4746]  Target slack: 0.000 ns
[03/09 21:24:45   4746] View: BC_VIEW 
[03/09 21:24:45   4746] 	WNS: -0.121 
[03/09 21:24:45   4746] 	TNS: -11.104 
[03/09 21:24:45   4746] 	VP: 296 
[03/09 21:24:45   4746] 	Worst hold path end point: ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D 
[03/09 21:24:45   4746] --------------------------------------------------- 
[03/09 21:24:45   4746]    Setup Timing Summary  - Phase I 
[03/09 21:24:45   4746] --------------------------------------------------- 
[03/09 21:24:45   4746]  Target slack: 0.000 ns
[03/09 21:24:45   4746] View: WC_VIEW 
[03/09 21:24:45   4746] 	WNS: -0.528 
[03/09 21:24:45   4746] 	TNS: -267.279 
[03/09 21:24:45   4746] 	VP: 1712 
[03/09 21:24:45   4746] 	Worst setup path end point:sum_out[79] 
[03/09 21:24:45   4746] --------------------------------------------------- 
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] *** Finished Core Fixing (fixHold) cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=1:19:07 mem=1748.5M density=98.551% ***
[03/09 21:24:45   4746] *info:
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] =======================================================================
[03/09 21:24:45   4746]                 Reasons for remaining hold violations
[03/09 21:24:45   4746] =======================================================================
[03/09 21:24:45   4746] *info: Total 1914 net(s) have violated hold timing slacks.
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] Buffering failure reasons
[03/09 21:24:45   4746] ------------------------------------------------
[03/09 21:24:45   4746] *info:  1914 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 21:24:45   4746] 	psum_mem_instance/n847
[03/09 21:24:45   4746] 	psum_mem_instance/n758
[03/09 21:24:45   4746] 	psum_mem_instance/n756
[03/09 21:24:45   4746] 	psum_mem_instance/n755
[03/09 21:24:45   4746] 	psum_mem_instance/memory7[142]
[03/09 21:24:45   4746] 	psum_mem_instance/memory5[142]
[03/09 21:24:45   4746] 	psum_mem_instance/memory1[142]
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[1]
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[0]
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n62
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n60
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n227
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n226
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n225
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n219
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n216
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n215
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n205
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n204
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n196
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n194
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n186
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n185
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n175
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n174
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n165
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n164
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n155
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n150
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n147
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n146
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n144
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n141
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n138
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n123
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_5773_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_5738_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN78_n227
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN77_n226
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN76_n225
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN75_n165
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n201
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n185
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n174
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n64
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n204
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n203
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n197
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n196
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n193
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n192
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n181
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n180
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n177
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n176
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n170
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n167
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n165
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n159
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_252_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n219
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n212
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n205
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n193
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n186
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n175
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n106
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_428_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_258_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_1509_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_675_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n97
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n96
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n95
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n94
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n93
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n91
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n80
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n77
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n74
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n73
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n71
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n57
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n56
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n155
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n146
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n134
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n133
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n131
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n116
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n115
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n114
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n113
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n112
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n111
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n109
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n106
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n102
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_741_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_5800_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n77
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n76
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n73
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n72
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n68
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n133
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n115
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n113
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_5810_0
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[98]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[96]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[73]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[72]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[471]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[447]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[440]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[439]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[432]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[424]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[423]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[408]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[407]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[400]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[394]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[392]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[384]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[304]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[296]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[288]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[279]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[272]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[264]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[256]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[255]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[247]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[240]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[239]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[224]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[215]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[191]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[184]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[183]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[176]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[175]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[168]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[160]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[153]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[151]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[144]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[136]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[128]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[127]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[119]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[113]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[111]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[104]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[7]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[59]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[52]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[51]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[50]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[42]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[38]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[35]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[34]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[31]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[30]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[2]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[29]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[27]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[26]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[19]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[18]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[11]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[10]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n999
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n998
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n997
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n996
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n992
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n991
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n989
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n988
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n987
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n986
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n985
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n984
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n980
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n974
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n973
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n972
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n970
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n968
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n967
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n966
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n963
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n962
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n961
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n959
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n957
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n948
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n947
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n946
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n944
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n943
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n938
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n933
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n926
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n925
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n924
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n922
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n921
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n920
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n919
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n911
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n905
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n904
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n902
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n901
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n900
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n899
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n898
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n897
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n895
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n894
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n893
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n877
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n869
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n868
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n858
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n854
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n853
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n851
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n850
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n849
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n841
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n839
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n838
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n833
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n832
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n831
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n830
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n83
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n827
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n820
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n819
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n818
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n817
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n816
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n815
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n814
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n804
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n803
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n802
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n801
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n800
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n799
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n797
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n790
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n766
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n748
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n746
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n727
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n726
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n725
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n722
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n721
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n720
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n719
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n717
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n716
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n714
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n700
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n699
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n698
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n679
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n652
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n648
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n640
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n639
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n63
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n624
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n621
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n62
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n598
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n596
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n585
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n560
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n558
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n544
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n543
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n538
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n537
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n531
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n530
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n53
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n515
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n508
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n502
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n501
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n498
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n48
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n471
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n47
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n46
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n440
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n417
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n412
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n41
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n405
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n399
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n398
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n357
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n354
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n35
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n345
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n34
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n33
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n32
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n31
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n309
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n252
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n206
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n198
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n187
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n184
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n182
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n181
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n176
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n167
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n162
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n161
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n16
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1580
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1574
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1573
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1572
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1571
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1570
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n157
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1566
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1565
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1563
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1561
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1560
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n156
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1557
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1556
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1554
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1541
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1539
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1538
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1536
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1535
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1527
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1520
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1519
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1514
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1513
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1512
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1510
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1506
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1500
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n150
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1499
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1498
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1497
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1496
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1494
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1493
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1492
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1491
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1490
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1489
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1488
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1484
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1481
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1480
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1479
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1478
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1477
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1471
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1470
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1465
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1463
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1462
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n145
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1446
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1445
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1443
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1442
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1441
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1434
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1431
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1430
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1429
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1427
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1426
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1419
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1414
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1413
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1409
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1408
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1406
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1405
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1404
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1401
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1393
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1390
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1389
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1388
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1387
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1386
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1385
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1384
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1383
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1381
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1374
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1372
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1371
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1362
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1360
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1356
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1355
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1354
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1352
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1348
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1346
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n134
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1336
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1334
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1333
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1332
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n133
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1327
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1321
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1313
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1312
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1311
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1310
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1308
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1307
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1306
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1305
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1304
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1303
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1292
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1290
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1289
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1288
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1285
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1284
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1283
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1282
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1281
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1280
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1279
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1278
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1276
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1275
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1273
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1272
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1271
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1270
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1269
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1261
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1260
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1259
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1254
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1245
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1244
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1243
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1242
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1241
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1240
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1239
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1238
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1237
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1235
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1234
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1231
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1230
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1217
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1216
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1215
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1213
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1211
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1210
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1207
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1204
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1203
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1202
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1201
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1197
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1196
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1195
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1188
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1184
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1182
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1181
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1179
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1178
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1176
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1175
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1174
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1168
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1167
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1166
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1165
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1163
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1159
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1156
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1155
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1152
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1140
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1138
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1137
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1136
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1134
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1133
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1131
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1130
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1129
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1128
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1126
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1124
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1122
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1121
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1120
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1116
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1114
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1109
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1108
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1106
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1105
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1103
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n11
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1099
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1097
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1094
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1083
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1082
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1076
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1073
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1070
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1067
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1066
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1065
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1063
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1062
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1060
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1059
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1058
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1057
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1054
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1046
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1042
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1040
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1037
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1035
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1034
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1032
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1029
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1028
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1027
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1025
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1024
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1013
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1008
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1007
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1000
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_945_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_944_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_942_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_940_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_939_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_938_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_937_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_936_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_935_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_8
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5695_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5694_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5564_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5528_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5486_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5438_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5215_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5079_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5067_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5066_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5065_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5062_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5059_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4920_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4919_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4918_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4904_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4903_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_478_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4748_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4742_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4566_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4358_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4338_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4337_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4329_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_426_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4265_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_423_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_422_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_421_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_418_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4062_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4058_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4051_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4022_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4021_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4020_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3927_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3462_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3461_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3192_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3191_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3185_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3182_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3180_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3175_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2912_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2766_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2765_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2764_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2440_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2435_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2434_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2225_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2224_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2223_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2222_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2221_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2180_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2179_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2048_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1960_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1955_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1951_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1950_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1884_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1857_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1618_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1551_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1545_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1544_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1543_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1540_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1442_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1422_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1421_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_14
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1395_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1369_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1361_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1360_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1333_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1326_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1316_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1296_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1231_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1230_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1228_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1227_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1226_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1224_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1223_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1222_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1221_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1144_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1143_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1142_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1011_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN500_key_q_37_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_15_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1398_n1570
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1397_n1570
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1149_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1148_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1147_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN5010_n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4983_n898
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4952_n1153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4946_n_49_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4935_n_52_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4929_n1352
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4926_key_q_38_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4889_n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4864_n953
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4807_n817
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4766_key_q_33_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4763_n1119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4760_FE_OFN499_key_q_37_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4759_key_q_53_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4727_key_q_1_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4675_n1135
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4664_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4663_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4655_key_q_16_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4654_key_q_16_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4635_key_q_48_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4523_n_55_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4511_n1059
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4436_n_11_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4407_n_1_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4340_n1131
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4233_key_q_54_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4162_key_q_31_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3970_key_q_31_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3919_key_q_63_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3898_n_50_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3892_n1226
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3762_n_9_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3692_n_57_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3678_n_9_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3668_n_41_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3618_n412
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3577_n951
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3550_n1153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3546_n_41_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3543_n802
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3537_n974
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_11_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3529_n1520
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3528_n1510
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3525_n894
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3523_n1293
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3281_key_q_23_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3193_n1129
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3191_n_33_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3144_n972
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3093_key_q_39_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2993_key_q_38_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2890_n833
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2889_n1353
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2738_n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2677_n_19_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2663_n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2649_n1470
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2422_n977
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2357_n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1877_n979
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1836_n970
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1770_n950
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1749_n398
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1723_n947
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1680_n954
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1659_n801
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1656_n982
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1612_n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1521_n800
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1478_key_q_21_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1434_n1311
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[7]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[6]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[5]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[50]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[44]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[38]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[37]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[36]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[35]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[34]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[33]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[30]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[29]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[28]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[26]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[20]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[1]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[19]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[17]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[13]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[12]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[11]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN925_n_24_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN543_n_64_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN420_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1394_key_q_17_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1278_n_16_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN3499_key_q_55_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2986_n_10_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n237
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1569
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1422
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3404_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1579_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1155_q_temp_471_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1653_n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_8
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n990
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n989
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n958
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n951
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n947
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n946
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n945
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n638
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n62
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n218
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1641
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1624
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1615
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1612
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1611
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1610
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1609
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1608
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1607
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1606
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1599
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1518
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1466
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1151
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1149
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1148
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1132
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1131
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1130
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1129
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1128
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1127
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1122
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1105
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1104
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1103
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1098
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1093
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1092
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1090
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1074
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1071
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1068
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1067
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1066
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1065
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1064
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1063
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1061
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1029
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5660_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3477_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3476_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_20
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1533_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN5126_key_q_55_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4893_n1493
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4459_n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4022_q_temp_384_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3999_FE_OFN307_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3965_key_q_63_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2604_n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2473_n638
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2426_n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[57]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_78
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_69
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_65
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_40
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN307_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1210_q_temp_416_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n873
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n986
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1111
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1106
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1093
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1083
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1059
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5994_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_562_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5119_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_454_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_453_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3907_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3906_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3905_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1496_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1423_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1038_key_q_48_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1004_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN5056_n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN5044_n1449
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4559_FE_OFN432_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3994_FE_OFN1038_key_q_48_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3957_q_temp_256_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3942_FE_RN_94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2629_key_q_23_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1651_n1419
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_90
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_72
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_52
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_45
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN432_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN312_key_q_40_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1312_q_temp_280_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n36
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n283
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n263
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1623
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1600
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1598
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1594
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1587
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1515
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1513
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1483
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1480
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1454
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n127
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n126
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n124
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1130
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1017
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1008
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1005
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5678_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5116_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_444_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_443_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_442_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3879_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3878_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3877_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3394_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3393_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2651_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2650_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1835_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1583_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1582_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1445_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1444_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1338_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1337_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_11
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN719_key_q_13_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4509_key_q_24_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4462_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3807_key_q_23_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3343_n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2790_FE_RN_1445_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2788_FE_RN_1445_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2460_n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2128_q_temp_247_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1860_key_q_62_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1677_n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1662_n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[13]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_89
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_4
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_18
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n984
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n966
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n71
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n70
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n58
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n56
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n55
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n225
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n214
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n203
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n198
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n196
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n194
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n185
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1604
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1598
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1548
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1544
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1472
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1471
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1469
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1468
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1454
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1452
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1451
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1450
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1426
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1425
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1424
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1423
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1422
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1415
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1414
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1413
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1412
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1411
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1410
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1409
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1408
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1407
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1385
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1384
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1383
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1381
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1373
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1372
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1371
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1369
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1363
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1361
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1360
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1358
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1357
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1356
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1355
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1354
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1353
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1350
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1349
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1348
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1347
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1345
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1343
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1323
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1318
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1316
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1314
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n127
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n126
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1089
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1084
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1072
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1063
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1060
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1038
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1037
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1033
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1030
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1029
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1021
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1007
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1006
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5969_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5906_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5840_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5184_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_448_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4283_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4281_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4280_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4278_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4277_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4276_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4275_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4274_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4273_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4061_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4060_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4059_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3686_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3564_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3563_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2744_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2743_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2038_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1889_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1654_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1653_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1633_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1581_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1512_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1441_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1440_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1414_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1279_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN5202_key_q_17_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4740_key_q_49_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4605_n1415
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4538_n1360
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4467_n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4464_n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4074_q_temp_184_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4032_key_q_54_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3918_n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3683_q_temp_183_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3443_q_temp_151_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3279_FE_OFN308_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3190_n144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3005_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3004_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2946_FE_OFN357_key_q_8_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2752_n1011
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2651_n1350
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2525_key_q_6_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1889_n1040
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1843_n351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1502_n1010
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1473_n1030
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[7]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[6]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[5]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[57]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[41]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[25]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[1]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[17]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[13]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_4
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_26
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_13
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN357_key_q_8_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN308_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1423_key_q_57_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4741_key_q_25_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n999
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n922
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n921
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n259
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1600
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1585
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1514
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1486
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1483
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1479
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1058
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1041
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1019
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n101
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1000
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5827_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5796_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_537_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3689_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3688_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3687_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3460_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3459_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3457_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3456_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2433_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2432_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_21
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1948_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1799_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1481_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1472_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1455_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_143_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_142_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1383_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1382_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1268_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1037_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1033_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1032_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1027_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1026_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1162_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4571_FE_RN_80
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4518_n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4469_q_temp_96_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4403_n993
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4270_n1487
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4219_q_temp_119_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4198_q_temp_127_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3949_q_temp_111_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3501_FE_OFN1162_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2591_FE_RN_1383_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2554_n1486
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2019_FE_RN_61
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_84
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_80
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_74
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_72
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_61
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_55
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1161_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OCPN4584_q_temp_104_
[03/09 21:24:45   4746] 	mac_array_instance/FE_OCPN3860_q_temp_407_
[03/09 21:24:45   4746] 	array_out[80]
[03/09 21:24:45   4746] 	array_out[78]
[03/09 21:24:45   4746] 	array_out[77]
[03/09 21:24:45   4746] 	array_out[64]
[03/09 21:24:45   4746] 	array_out[62]
[03/09 21:24:45   4746] 	array_out[61]
[03/09 21:24:45   4746] 	array_out[60]
[03/09 21:24:45   4746] 	array_out[57]
[03/09 21:24:45   4746] 	array_out[47]
[03/09 21:24:45   4746] 	array_out[40]
[03/09 21:24:45   4746] 	array_out[3]
[03/09 21:24:45   4746] 	array_out[38]
[03/09 21:24:45   4746] 	array_out[37]
[03/09 21:24:45   4746] 	array_out[36]
[03/09 21:24:45   4746] 	array_out[2]
[03/09 21:24:45   4746] 	array_out[24]
[03/09 21:24:45   4746] 	array_out[23]
[03/09 21:24:45   4746] 	array_out[22]
[03/09 21:24:45   4746] 	array_out[21]
[03/09 21:24:45   4746] 	array_out[20]
[03/09 21:24:45   4746] 	array_out[1]
[03/09 21:24:45   4746] 	array_out[18]
[03/09 21:24:45   4746] 	array_out[17]
[03/09 21:24:45   4746] 	array_out[158]
[03/09 21:24:45   4746] 	array_out[157]
[03/09 21:24:45   4746] 	array_out[156]
[03/09 21:24:45   4746] 	array_out[154]
[03/09 21:24:45   4746] 	array_out[152]
[03/09 21:24:45   4746] 	array_out[150]
[03/09 21:24:45   4746] 	array_out[149]
[03/09 21:24:45   4746] 	array_out[148]
[03/09 21:24:45   4746] 	array_out[147]
[03/09 21:24:45   4746] 	array_out[146]
[03/09 21:24:45   4746] 	array_out[145]
[03/09 21:24:45   4746] 	array_out[144]
[03/09 21:24:45   4746] 	array_out[141]
[03/09 21:24:45   4746] 	array_out[140]
[03/09 21:24:45   4746] 	array_out[137]
[03/09 21:24:45   4746] 	array_out[122]
[03/09 21:24:45   4746] 	array_out[120]
[03/09 21:24:45   4746] 	array_out[119]
[03/09 21:24:45   4746] 	array_out[117]
[03/09 21:24:45   4746] 	array_out[108]
[03/09 21:24:45   4746] 	array_out[107]
[03/09 21:24:45   4746] 	array_out[103]
[03/09 21:24:45   4746] 	array_out[102]
[03/09 21:24:45   4746] 	array_out[101]
[03/09 21:24:45   4746] 	array_out[100]
[03/09 21:24:45   4746] 	FE_OFN525_array_out_20_
[03/09 21:24:45   4746] 	FE_OFN406_array_out_119_
[03/09 21:24:45   4746] 	FE_OCPN5229_array_out_64_
[03/09 21:24:45   4746] 	FE_OCPN5201_array_out_21_
[03/09 21:24:45   4746] 	FE_OCPN5193_array_out_102_
[03/09 21:24:45   4746] 	FE_OCPN5192_array_out_62_
[03/09 21:24:45   4746] 	FE_OCPN5184_array_out_22_
[03/09 21:24:45   4746] 	FE_OCPN5183_array_out_23_
[03/09 21:24:45   4746] 	FE_OCPN5182_array_out_2_
[03/09 21:24:45   4746] 	FE_OCPN5181_array_out_122_
[03/09 21:24:45   4746] 	FE_OCPN5179_array_out_3_
[03/09 21:24:45   4746] 	FE_OCPN5177_array_out_144_
[03/09 21:24:45   4746] 	FE_OCPN5171_array_out_103_
[03/09 21:24:45   4746] 	FE_OCPN5166_array_out_24_
[03/09 21:24:45   4746] 	FE_OCPN4750_array_out_145_
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] Resizing failure reasons
[03/09 21:24:45   4746] ------------------------------------------------
[03/09 21:24:45   4746] *info:  1914 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 21:24:45   4746] 	psum_mem_instance/n847
[03/09 21:24:45   4746] 	psum_mem_instance/n758
[03/09 21:24:45   4746] 	psum_mem_instance/n756
[03/09 21:24:45   4746] 	psum_mem_instance/n755
[03/09 21:24:45   4746] 	psum_mem_instance/memory7[142]
[03/09 21:24:45   4746] 	psum_mem_instance/memory5[142]
[03/09 21:24:45   4746] 	psum_mem_instance/memory1[142]
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[1]
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/wr_ptr[0]
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n62
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n60
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n227
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n226
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n225
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n219
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n216
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n215
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n205
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n204
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n196
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n194
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n186
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n185
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n175
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n174
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n165
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n164
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n155
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n150
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n147
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n146
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n144
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n141
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n138
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n123
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_5773_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_5738_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN78_n227
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN77_n226
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN76_n225
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_7__fifo_instance/FE_OFN75_n165
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n201
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n185
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n174
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n64
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n204
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n203
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n197
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n196
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n193
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n192
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n181
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n180
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n177
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n176
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n170
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n167
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n165
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n159
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_252_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n219
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n212
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n205
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n193
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n186
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n175
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/n106
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_428_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_258_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_1509_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_675_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n97
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n96
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n95
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n94
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n93
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n91
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n80
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n77
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n74
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n73
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n71
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n57
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n56
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n155
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n146
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n134
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n133
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n131
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n116
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n115
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n114
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n113
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n112
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n111
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n109
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n106
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/n102
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_741_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_5800_0
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n77
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n76
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n73
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n72
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n68
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n133
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n131
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n115
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/n113
[03/09 21:24:45   4746] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_5810_0
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[98]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[96]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[73]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[72]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[471]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[447]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[440]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[439]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[432]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[424]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[423]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[408]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[407]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[400]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[394]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[392]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[384]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[304]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[296]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[288]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[279]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[272]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[264]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[256]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[255]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[247]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[240]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[239]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[224]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[215]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[191]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[184]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[183]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[176]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[175]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[168]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[160]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[153]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[151]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[144]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[136]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[128]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[127]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[119]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[113]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[111]
[03/09 21:24:45   4746] 	mac_array_instance/q_temp[104]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[7]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[59]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[52]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[51]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[50]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[42]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[38]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[35]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[34]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[31]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[30]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[2]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[29]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[27]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[26]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[19]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[18]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[11]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/n[10]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n999
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n998
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n997
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n996
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n992
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n991
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n989
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n988
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n987
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n986
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n985
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n984
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n980
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n974
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n973
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n972
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n970
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n968
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n967
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n966
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n963
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n962
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n961
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n959
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n957
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n948
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n947
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n946
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n944
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n943
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n938
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n933
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n926
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n925
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n924
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n922
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n921
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n920
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n919
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n911
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n905
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n904
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n902
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n901
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n900
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n899
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n898
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n897
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n895
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n894
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n893
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n877
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n869
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n868
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n858
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n854
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n853
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n851
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n850
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n849
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n841
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n839
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n838
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n833
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n832
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n831
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n830
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n83
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n827
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n820
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n819
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n818
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n817
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n816
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n815
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n814
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n804
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n803
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n802
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n801
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n800
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n799
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n797
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n790
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n766
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n748
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n746
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n727
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n726
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n725
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n722
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n721
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n720
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n719
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n717
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n716
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n714
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n700
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n699
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n698
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n679
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n652
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n648
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n640
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n639
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n63
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n624
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n621
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n62
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n598
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n596
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n585
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n560
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n558
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n544
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n543
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n538
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n537
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n531
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n530
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n53
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n515
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n508
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n502
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n501
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n498
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n48
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n471
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n47
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n46
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n440
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n42
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n417
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n412
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n41
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n405
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n399
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n398
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n357
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n354
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n35
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n345
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n34
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n33
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n32
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n31
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n309
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n252
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n206
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n198
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n187
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n184
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n182
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n181
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n176
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n167
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n162
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n161
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n16
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1580
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1574
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1573
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1572
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1571
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1570
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n157
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1566
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1565
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1563
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1561
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1560
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n156
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1557
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1556
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1554
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1541
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1539
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1538
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1536
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1535
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1527
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1520
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1519
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1514
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1513
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1512
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1510
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1506
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1500
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n150
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1499
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1498
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1497
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1496
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1494
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1493
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1492
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1491
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1490
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1489
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1488
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1484
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1481
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1480
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1479
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1478
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1477
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1471
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1470
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1465
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1463
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1462
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n145
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1446
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1445
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1443
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1442
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1441
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1434
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1431
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1430
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1429
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1427
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1426
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1419
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1414
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1413
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1409
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1408
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1406
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1405
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1404
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1401
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1393
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1390
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1389
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1388
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1387
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1386
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1385
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1384
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1383
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1381
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1374
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1372
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1371
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1362
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1360
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1356
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1355
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1354
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1352
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1348
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1346
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n134
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1336
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1334
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1333
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1332
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n133
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1327
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1321
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1313
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1312
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1311
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1310
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1308
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1307
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1306
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1305
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1304
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1303
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1292
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1290
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1289
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1288
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1285
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1284
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1283
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1282
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1281
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1280
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1279
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1278
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1276
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1275
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1273
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1272
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1271
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1270
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1269
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1261
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1260
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1259
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1254
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1245
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1244
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1243
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1242
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1241
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1240
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1239
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1238
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1237
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1235
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1234
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1231
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1230
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1217
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1216
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1215
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1213
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1211
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1210
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1207
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1204
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1203
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1202
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1201
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1197
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1196
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1195
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1188
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1184
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1182
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1181
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1179
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1178
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1176
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1175
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1174
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1168
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1167
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1166
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1165
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1163
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1159
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1156
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1155
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1152
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1140
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1138
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1137
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1136
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1134
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1133
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1131
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1130
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1129
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1128
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1126
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1124
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1122
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1121
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1120
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1116
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1114
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1109
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1108
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1106
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1105
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1103
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n11
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1099
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1097
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1094
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1083
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1082
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1076
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1073
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1070
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1067
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1066
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1065
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1063
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1062
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1060
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1059
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1058
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1057
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1054
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1046
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1042
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1040
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1037
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1035
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1034
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1032
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1029
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1028
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1027
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1025
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1024
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1013
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1008
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1007
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1000
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_945_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_944_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_942_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_940_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_939_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_938_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_937_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_936_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_935_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_8
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5695_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5694_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5564_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5528_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5486_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5438_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5215_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5079_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5067_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5066_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5065_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5062_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5059_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4920_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4919_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4918_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4904_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4903_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_478_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4748_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4742_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4566_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4358_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4338_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4337_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4329_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_426_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4265_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_423_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_422_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_421_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_418_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4062_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4058_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4051_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4022_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4021_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4020_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3927_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3462_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3461_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3192_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3191_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3185_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3182_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3180_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3175_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2912_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2766_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2765_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2764_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2440_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2435_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2434_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2225_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2224_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2223_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2222_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2221_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2180_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2179_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2048_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1960_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1955_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1951_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1950_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1884_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1857_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1618_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1617_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1551_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1545_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1544_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1543_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1540_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1442_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1422_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1421_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_14
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1395_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1369_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1361_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1360_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1333_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1326_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1316_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1296_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1231_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1230_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1228_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1227_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1226_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1224_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1223_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1222_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1221_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1144_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1143_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1142_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1011_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1009_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN500_key_q_37_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN477_key_q_15_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1398_n1570
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1397_n1570
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1149_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1148_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1147_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN5010_n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4983_n898
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4952_n1153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4946_n_49_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4935_n_52_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4929_n1352
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4926_key_q_38_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4889_n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4864_n953
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4807_n817
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4766_key_q_33_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4763_n1119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4760_FE_OFN499_key_q_37_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4759_key_q_53_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4727_key_q_1_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4675_n1135
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4664_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4663_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4655_key_q_16_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4654_key_q_16_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4635_key_q_48_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4523_n_55_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4511_n1059
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4436_n_11_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4407_n_1_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4340_n1131
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4233_key_q_54_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4162_key_q_31_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3970_key_q_31_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3919_key_q_63_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3898_n_50_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3892_n1226
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3762_n_9_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3692_n_57_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3678_n_9_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3668_n_41_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3618_n412
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3577_n951
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3550_n1153
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3546_n_41_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3543_n802
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3537_n974
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3533_n_11_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3529_n1520
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3528_n1510
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3525_n894
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3523_n1293
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3281_key_q_23_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3193_n1129
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3191_n_33_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3144_n972
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3093_key_q_39_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2993_key_q_38_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2890_n833
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2889_n1353
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2738_n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2677_n_19_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2663_n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2649_n1470
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2422_n977
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2357_n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1877_n979
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1836_n970
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1770_n950
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1749_n398
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1723_n947
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1680_n954
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1659_n801
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1656_n982
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1612_n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1521_n800
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1478_key_q_21_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1434_n1311
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[7]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[6]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[5]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[50]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[44]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[38]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[37]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[36]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[35]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[34]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[33]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[30]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[29]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[28]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[26]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[20]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[1]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[19]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[17]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[13]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[12]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[11]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN925_n_24_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN543_n_64_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN420_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1394_key_q_17_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1278_n_16_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN3499_key_q_55_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN2986_n_10_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n237
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1569
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1422
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3404_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1579_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1155_q_temp_471_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1653_n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_8
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n990
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n989
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n986
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n958
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n951
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n947
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n946
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n945
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n638
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n62
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n218
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1641
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1624
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1615
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1612
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1611
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1610
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1609
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1608
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1607
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1606
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1599
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1518
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1466
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1151
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1149
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1148
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1132
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1131
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1130
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1129
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1128
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1127
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1122
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1105
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1104
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1103
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1098
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1093
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1092
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1090
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1074
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1071
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1068
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1067
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1066
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1065
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1064
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1063
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1061
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1029
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5660_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3477_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3476_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_20
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1533_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN5126_key_q_55_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4893_n1493
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4459_n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4022_q_temp_384_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3999_FE_OFN307_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3965_key_q_63_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2604_n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2473_n638
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2426_n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[57]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_78
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_69
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_65
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_40
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN307_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1210_q_temp_416_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n873
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n986
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1111
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1106
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1093
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1083
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1059
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5994_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_562_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5119_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_454_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_453_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3907_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3906_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3905_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1496_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1423_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1038_key_q_48_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1004_key_q_0_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN5056_n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN5044_n1449
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4559_FE_OFN432_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3994_FE_OFN1038_key_q_48_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3957_q_temp_256_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3942_FE_RN_94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2629_key_q_23_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1651_n1419
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_90
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_72
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_52
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_45
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN432_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN312_key_q_40_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1312_q_temp_280_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n94
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n36
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n283
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n263
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1623
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1600
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1598
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1594
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1587
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1515
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1513
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1483
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1480
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1454
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n127
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n126
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n124
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1130
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1017
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1008
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1005
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5678_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5116_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_444_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_443_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_442_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3879_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3878_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3877_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3394_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3393_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2651_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2650_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1835_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1583_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1582_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1445_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1444_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1338_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1337_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_11
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN719_key_q_13_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4509_key_q_24_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4462_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3807_key_q_23_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3343_n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2790_FE_RN_1445_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2788_FE_RN_1445_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2460_n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2128_q_temp_247_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1860_key_q_62_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1677_n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1662_n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[13]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_89
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_4
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_18
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n984
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n966
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n71
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n70
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n58
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n56
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n55
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n225
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n214
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n203
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n198
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n196
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n194
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n185
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1604
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1598
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1548
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1544
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1542
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1472
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1471
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1469
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1468
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1454
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1452
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1451
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1450
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1448
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1426
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1425
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1424
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1423
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1422
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1421
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1415
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1414
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1413
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1412
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1411
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1410
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1409
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1408
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1407
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1385
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1384
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1383
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1381
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1373
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1372
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1371
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1369
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1363
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1361
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1360
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1358
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1357
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1356
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1355
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1354
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1353
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1350
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1349
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1348
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1347
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1345
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1343
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1323
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1318
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1316
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1314
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n127
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n126
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n125
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1089
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1084
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1072
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1063
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1060
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1038
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1037
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1033
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1031
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1030
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1029
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1021
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1007
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1006
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5969_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5906_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5840_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5184_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_448_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4283_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4281_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4280_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4278_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4277_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4276_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4275_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4274_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4273_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4061_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4060_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4059_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3686_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3564_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3563_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2744_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2743_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2038_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1889_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1654_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1653_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1633_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1581_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1512_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1441_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1440_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1414_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1279_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN5202_key_q_17_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4740_key_q_49_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4605_n1415
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4538_n1360
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4467_n983
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4464_n1420
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4074_q_temp_184_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN4032_key_q_54_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3918_n82
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3683_q_temp_183_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3443_q_temp_151_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3279_FE_OFN308_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3190_n144
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3005_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3004_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2946_FE_OFN357_key_q_8_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2752_n1011
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2651_n1350
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2525_key_q_6_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1889_n1040
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1843_n351
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1502_n1010
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1473_n1030
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[9]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[7]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[6]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[5]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[57]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[41]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[25]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[1]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[17]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[13]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_6
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_4
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_26
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_13
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN357_key_q_8_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN308_key_q_56_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1423_key_q_57_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4741_key_q_25_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n999
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n998
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n922
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n921
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n259
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n244
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n196
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1607
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1600
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1586
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1585
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1547
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1517
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1516
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1514
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1513
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1486
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1485
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1483
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1482
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1479
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1058
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1041
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1019
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1016
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n101
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1008
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1000
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5827_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5796_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_537_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3689_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3688_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3687_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3460_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3459_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3457_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3456_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2433_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2432_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_21
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1948_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_18
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1799_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1481_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1472_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1455_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_143_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_142_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1383_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1382_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1268_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1037_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1033_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1032_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1027_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1026_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1162_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4571_FE_RN_80
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4518_n971
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4469_q_temp_96_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4403_n993
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4270_n1487
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4219_q_temp_119_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4198_q_temp_127_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3949_q_temp_111_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3501_FE_OFN1162_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2591_FE_RN_1383_0
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2554_n1486
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2019_FE_RN_61
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_84
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_80
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_74
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_72
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_61
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_55
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1161_key_q_32_
[03/09 21:24:45   4746] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OCPN4584_q_temp_104_
[03/09 21:24:45   4746] 	mac_array_instance/FE_OCPN3860_q_temp_407_
[03/09 21:24:45   4746] 	array_out[80]
[03/09 21:24:45   4746] 	array_out[78]
[03/09 21:24:45   4746] 	array_out[77]
[03/09 21:24:45   4746] 	array_out[64]
[03/09 21:24:45   4746] 	array_out[62]
[03/09 21:24:45   4746] 	array_out[61]
[03/09 21:24:45   4746] 	array_out[60]
[03/09 21:24:45   4746] 	array_out[57]
[03/09 21:24:45   4746] 	array_out[47]
[03/09 21:24:45   4746] 	array_out[40]
[03/09 21:24:45   4746] 	array_out[3]
[03/09 21:24:45   4746] 	array_out[38]
[03/09 21:24:45   4746] 	array_out[37]
[03/09 21:24:45   4746] 	array_out[36]
[03/09 21:24:45   4746] 	array_out[2]
[03/09 21:24:45   4746] 	array_out[24]
[03/09 21:24:45   4746] 	array_out[23]
[03/09 21:24:45   4746] 	array_out[22]
[03/09 21:24:45   4746] 	array_out[21]
[03/09 21:24:45   4746] 	array_out[20]
[03/09 21:24:45   4746] 	array_out[1]
[03/09 21:24:45   4746] 	array_out[18]
[03/09 21:24:45   4746] 	array_out[17]
[03/09 21:24:45   4746] 	array_out[158]
[03/09 21:24:45   4746] 	array_out[157]
[03/09 21:24:45   4746] 	array_out[156]
[03/09 21:24:45   4746] 	array_out[154]
[03/09 21:24:45   4746] 	array_out[152]
[03/09 21:24:45   4746] 	array_out[150]
[03/09 21:24:45   4746] 	array_out[149]
[03/09 21:24:45   4746] 	array_out[148]
[03/09 21:24:45   4746] 	array_out[147]
[03/09 21:24:45   4746] 	array_out[146]
[03/09 21:24:45   4746] 	array_out[145]
[03/09 21:24:45   4746] 	array_out[144]
[03/09 21:24:45   4746] 	array_out[141]
[03/09 21:24:45   4746] 	array_out[140]
[03/09 21:24:45   4746] 	array_out[137]
[03/09 21:24:45   4746] 	array_out[122]
[03/09 21:24:45   4746] 	array_out[120]
[03/09 21:24:45   4746] 	array_out[119]
[03/09 21:24:45   4746] 	array_out[117]
[03/09 21:24:45   4746] 	array_out[108]
[03/09 21:24:45   4746] 	array_out[107]
[03/09 21:24:45   4746] 	array_out[103]
[03/09 21:24:45   4746] 	array_out[102]
[03/09 21:24:45   4746] 	array_out[101]
[03/09 21:24:45   4746] 	array_out[100]
[03/09 21:24:45   4746] 	FE_OFN525_array_out_20_
[03/09 21:24:45   4746] 	FE_OFN406_array_out_119_
[03/09 21:24:45   4746] 	FE_OCPN5229_array_out_64_
[03/09 21:24:45   4746] 	FE_OCPN5201_array_out_21_
[03/09 21:24:45   4746] 	FE_OCPN5193_array_out_102_
[03/09 21:24:45   4746] 	FE_OCPN5192_array_out_62_
[03/09 21:24:45   4746] 	FE_OCPN5184_array_out_22_
[03/09 21:24:45   4746] 	FE_OCPN5183_array_out_23_
[03/09 21:24:45   4746] 	FE_OCPN5182_array_out_2_
[03/09 21:24:45   4746] 	FE_OCPN5181_array_out_122_
[03/09 21:24:45   4746] 	FE_OCPN5179_array_out_3_
[03/09 21:24:45   4746] 	FE_OCPN5177_array_out_144_
[03/09 21:24:45   4746] 	FE_OCPN5171_array_out_103_
[03/09 21:24:45   4746] 	FE_OCPN5166_array_out_24_
[03/09 21:24:45   4746] 	FE_OCPN4750_array_out_145_
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] *info: net names were printed out to logv file
[03/09 21:24:45   4746] 
[03/09 21:24:45   4746] *** Finish Post Route Hold Fixing (cpu=0:00:19.5 real=0:00:20.0 totSessionCpu=1:19:07 mem=1748.5M density=98.551%) ***
[03/09 21:24:45   4747] Summary for sequential cells idenfication: 
[03/09 21:24:45   4747] Identified SBFF number: 199
[03/09 21:24:45   4747] Identified MBFF number: 0
[03/09 21:24:45   4747] Not identified SBFF number: 0
[03/09 21:24:45   4747] Not identified MBFF number: 0
[03/09 21:24:45   4747] Number of sequential cells which are not FFs: 104
[03/09 21:24:45   4747] 
[03/09 21:24:47   4748] Default Rule : ""
[03/09 21:24:47   4748] Non Default Rules :
[03/09 21:24:47   4748] Worst Slack : -0.277 ns
[03/09 21:24:47   4748] Total 0 nets layer assigned (1.6).
[03/09 21:24:48   4749] GigaOpt: setting up router preferences
[03/09 21:24:48   4749]         design wns: -0.2773
[03/09 21:24:48   4749]         slack threshold: 1.1427
[03/09 21:24:48   4750] GigaOpt: 4 nets assigned router directives
[03/09 21:24:48   4750] 
[03/09 21:24:48   4750] Start Assign Priority Nets ...
[03/09 21:24:48   4750] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 21:24:49   4750] Existing Priority Nets 0 (0.0%)
[03/09 21:24:49   4750] Total Assign Priority Nets 1004 (3.0%)
[03/09 21:24:49   4750] Default Rule : ""
[03/09 21:24:49   4750] Non Default Rules :
[03/09 21:24:49   4750] Worst Slack : -0.528 ns
[03/09 21:24:49   4750] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[03/09 21:24:49   4750] Total 9 nets layer assigned (0.4).
[03/09 21:24:49   4750] GigaOpt: setting up router preferences
[03/09 21:24:49   4750]         design wns: -0.5278
[03/09 21:24:49   4750]         slack threshold: 0.8922
[03/09 21:24:49   4750] GigaOpt: 0 nets assigned router directives
[03/09 21:24:49   4750] 
[03/09 21:24:49   4750] Start Assign Priority Nets ...
[03/09 21:24:49   4750] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 21:24:49   4750] Existing Priority Nets 0 (0.0%)
[03/09 21:24:49   4750] Total Assign Priority Nets 1004 (3.0%)
[03/09 21:24:49   4750] ** Profile ** Start :  cpu=0:00:00.0, mem=1726.4M
[03/09 21:24:49   4751] ** Profile ** Other data :  cpu=0:00:00.1, mem=1726.4M
[03/09 21:24:50   4751] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1726.4M
[03/09 21:24:50   4751] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1726.4M
[03/09 21:24:50   4751] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.528  | -0.277  | -0.528  |
|           TNS (ns):|-267.278 |-216.127 | -51.151 |
|    Violating Paths:|  1712   |  1552   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1726.4M
[03/09 21:24:50   4751] **optDesign ... cpu = 0:02:43, real = 0:02:42, mem = 1551.3M, totSessionCpu=1:19:12 **
[03/09 21:24:50   4751] -routeWithEco false                      # bool, default=false
[03/09 21:24:50   4751] -routeWithEco true                       # bool, default=false, user setting
[03/09 21:24:50   4751] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 21:24:50   4751] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 21:24:50   4751] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 21:24:50   4751] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 21:24:50   4751] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 21:24:50   4751] 
[03/09 21:24:50   4751] globalDetailRoute
[03/09 21:24:50   4751] 
[03/09 21:24:50   4751] #setNanoRouteMode -drouteAutoStop true
[03/09 21:24:50   4751] #setNanoRouteMode -drouteFixAntenna true
[03/09 21:24:50   4751] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 21:24:50   4751] #setNanoRouteMode -routeWithEco true
[03/09 21:24:50   4751] #setNanoRouteMode -routeWithSiDriven false
[03/09 21:24:50   4751] #setNanoRouteMode -routeWithTimingDriven false
[03/09 21:24:50   4751] #Start globalDetailRoute on Sun Mar  9 21:24:50 2025
[03/09 21:24:50   4751] #
[03/09 21:24:50   4752] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 39233 times net's RC data read were performed.
[03/09 21:24:51   4752] ### Net info: total nets: 33707
[03/09 21:24:51   4752] ### Net info: dirty nets: 54
[03/09 21:24:51   4752] ### Net info: marked as disconnected nets: 0
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11595_0 connects to NET ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6005_0 at location ( 254.300 41.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6005_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11593_0 connects to NET ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6004_0 at location ( 346.300 50.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6004_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 connects to NET mac_array_instance/FE_USKN5376_CTS_56 at location ( 363.300 135.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN5376_CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC5346_CTS_175 connects to NET FE_USKN5346_CTS_175 at location ( 268.900 228.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET FE_USKN5346_CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_10 connects to NET mac_array_instance/FE_USKN5345_CTS_62 at location ( 230.900 380.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN5345_CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_20 connects to NET mac_array_instance/CTS_70 at location ( 373.900 394.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_24 connects to NET mac_array_instance/CTS_70 at location ( 373.700 246.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_12 connects to NET CTS_202 at location ( 176.500 246.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_48 connects to NET CTS_189 at location ( 221.300 192.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_45 connects to NET CTS_189 at location ( 275.300 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5280_CTS_177 connects to NET CTS_177 at location ( 253.300 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5346_CTS_175 connects to NET CTS_175 at location ( 271.900 229.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_12 connects to NET CTS_169 at location ( 282.500 39.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_17 connects to NET CTS_169 at location ( 282.300 76.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_14 connects to NET CTS_169 at location ( 260.100 73.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_126_ connects to NET psum_mem_instance/CTS_34 at location ( 255.100 14.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6 connects to NET mac_array_instance/CTS_64 at location ( 248.300 422.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 connects to NET mac_array_instance/CTS_64 at location ( 250.700 385.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_7 connects to NET mac_array_instance/CTS_64 at location ( 246.500 376.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6 connects to NET mac_array_instance/CTS_59 at location ( 250.700 423.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/09 21:24:51   4752] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5977_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET FE_OCPN5243_array_out_44_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN5238_n1622 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5957_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:24:51   4752] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/09 21:24:51   4752] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:24:52   4753] ### Net info: fully routed nets: 31427
[03/09 21:24:52   4753] ### Net info: trivial (single pin) nets: 0
[03/09 21:24:52   4753] ### Net info: unrouted nets: 269
[03/09 21:24:52   4753] ### Net info: re-extraction nets: 2011
[03/09 21:24:52   4753] ### Net info: ignored nets: 0
[03/09 21:24:52   4753] ### Net info: skip routing nets: 0
[03/09 21:24:52   4753] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 21:24:52   4753] #Loading the last recorded routing design signature
[03/09 21:24:52   4754] #Created 18 NETS and 0 SPECIALNETS new signatures
[03/09 21:24:53   4754] #Summary of the placement changes since last routing:
[03/09 21:24:53   4754] #  Number of instances added (including moved) = 30
[03/09 21:24:53   4754] #  Number of instances deleted (including moved) = 17
[03/09 21:24:53   4754] #  Number of instances resized = 662
[03/09 21:24:53   4754] #  Number of instances with same cell size swap = 27
[03/09 21:24:53   4754] #  Number of instances with pin swaps = 11
[03/09 21:24:53   4754] #  Total number of placement changes (moved instances are counted twice) = 709
[03/09 21:24:53   4754] #Start routing data preparation.
[03/09 21:24:53   4754] #Minimum voltage of a net in the design = 0.000.
[03/09 21:24:53   4754] #Maximum voltage of a net in the design = 1.100.
[03/09 21:24:53   4754] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 21:24:53   4754] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 21:24:53   4754] #Voltage range [0.000 - 1.100] has 33705 nets.
[03/09 21:24:54   4755] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 21:24:54   4755] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:24:54   4755] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:24:54   4755] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:24:54   4755] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:24:54   4755] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:24:54   4755] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:24:54   4755] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:24:55   4756] #1004/33450 = 3% of signal nets have been set as priority nets
[03/09 21:24:55   4756] #Regenerating Ggrids automatically.
[03/09 21:24:55   4756] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 21:24:55   4756] #Using automatically generated G-grids.
[03/09 21:24:55   4756] #Done routing data preparation.
[03/09 21:24:55   4756] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1282.72 (MB), peak = 1468.79 (MB)
[03/09 21:24:55   4756] #Merging special wires...
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 377.175 28.900 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 278.250 76.000 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 260.250 73.595 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 278.450 40.000 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 270.800 228.700 ) on M1 for NET CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 311.600 246.615 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 326.000 246.615 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 252.575 234.100 ) on M1 for NET CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 221.450 192.395 ) on M1 for NET CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 271.250 194.800 ) on M1 for NET CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 176.650 246.395 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 240.305 316.900 ) on M1 for NET FE_OCPN5243_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 247.305 315.100 ) on M1 for NET FE_OCPN5243_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 131.705 93.700 ) on M1 for NET FE_OFN1306_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 125.505 95.500 ) on M1 for NET FE_OFN1306_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 150.600 187.385 ) on M1 for NET FE_PSN5404_sum_out_77_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 250.545 244.925 ) on M1 for NET FE_USKN5316_CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 223.660 225.100 ) on M1 for NET FE_USKN5318_CTS_187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 269.050 228.395 ) on M1 for NET FE_USKN5346_CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 310.055 55.900 ) on M1 for NET array_out[126]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:24:55   4756] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/09 21:24:55   4756] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:24:55   4757] #
[03/09 21:24:55   4757] #Connectivity extraction summary:
[03/09 21:24:55   4757] #2014 routed nets are extracted.
[03/09 21:24:55   4757] #    842 (2.50%) extracted nets are partially routed.
[03/09 21:24:55   4757] #31424 routed nets are imported.
[03/09 21:24:55   4757] #12 (0.04%) nets are without wires.
[03/09 21:24:55   4757] #257 nets are fixed|skipped|trivial (not extracted).
[03/09 21:24:55   4757] #Total number of nets = 33707.
[03/09 21:24:55   4757] #
[03/09 21:24:55   4757] #Found 0 nets for post-route si or timing fixing.
[03/09 21:24:55   4757] #Number of eco nets is 842
[03/09 21:24:55   4757] #
[03/09 21:24:55   4757] #Start data preparation...
[03/09 21:24:56   4757] #
[03/09 21:24:56   4757] #Data preparation is done on Sun Mar  9 21:24:56 2025
[03/09 21:24:56   4757] #
[03/09 21:24:56   4757] #Analyzing routing resource...
[03/09 21:24:57   4759] #Routing resource analysis is done on Sun Mar  9 21:24:57 2025
[03/09 21:24:57   4759] #
[03/09 21:24:57   4759] #  Resource Analysis:
[03/09 21:24:57   4759] #
[03/09 21:24:57   4759] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 21:24:57   4759] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 21:24:57   4759] #  --------------------------------------------------------------
[03/09 21:24:57   4759] #  Metal 1        H        2306          79       25440    92.59%
[03/09 21:24:57   4759] #  Metal 2        V        2311          84       25440     0.71%
[03/09 21:24:57   4759] #  Metal 3        H        2385           0       25440     0.38%
[03/09 21:24:57   4759] #  Metal 4        V        1699         696       25440     3.10%
[03/09 21:24:57   4759] #  Metal 5        H        2385           0       25440     0.00%
[03/09 21:24:57   4759] #  Metal 6        V        2395           0       25440     0.00%
[03/09 21:24:57   4759] #  Metal 7        H         596           0       25440     0.00%
[03/09 21:24:57   4759] #  Metal 8        V         599           0       25440     0.00%
[03/09 21:24:57   4759] #  --------------------------------------------------------------
[03/09 21:24:57   4759] #  Total                  14676       4.48%  203520    12.10%
[03/09 21:24:57   4759] #
[03/09 21:24:57   4759] #  234 nets (0.69%) with 1 preferred extra spacing.
[03/09 21:24:57   4759] #
[03/09 21:24:57   4759] #
[03/09 21:24:57   4759] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1284.30 (MB), peak = 1468.79 (MB)
[03/09 21:24:57   4759] #
[03/09 21:24:58   4759] #start global routing iteration 1...
[03/09 21:24:58   4759] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.51 (MB), peak = 1468.79 (MB)
[03/09 21:24:58   4759] #
[03/09 21:24:58   4759] #start global routing iteration 2...
[03/09 21:24:58   4760] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.59 (MB), peak = 1468.79 (MB)
[03/09 21:24:58   4760] #
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
[03/09 21:24:59   4760] #Total number of routable nets = 33450.
[03/09 21:24:59   4760] #Total number of nets in the design = 33707.
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #854 routable nets have only global wires.
[03/09 21:24:59   4760] #32596 routable nets have only detail routed wires.
[03/09 21:24:59   4760] #79 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:24:59   4760] #469 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #Routed nets constraints summary:
[03/09 21:24:59   4760] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #      Default                 44                 35             775  
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #        Total                 44                 35             775  
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #Routing constraints summary of the whole design:
[03/09 21:24:59   4760] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #      Default                234                314           32902  
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #        Total                234                314           32902  
[03/09 21:24:59   4760] #-------------------------------------------------------------------
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #                 OverCon          
[03/09 21:24:59   4760] #                  #Gcell    %Gcell
[03/09 21:24:59   4760] #     Layer           (1)   OverCon
[03/09 21:24:59   4760] #  --------------------------------
[03/09 21:24:59   4760] #   Metal 1      0(0.00%)   (0.00%)
[03/09 21:24:59   4760] #   Metal 2     14(0.06%)   (0.06%)
[03/09 21:24:59   4760] #   Metal 3      1(0.00%)   (0.00%)
[03/09 21:24:59   4760] #   Metal 4      1(0.00%)   (0.00%)
[03/09 21:24:59   4760] #   Metal 5      0(0.00%)   (0.00%)
[03/09 21:24:59   4760] #   Metal 6      0(0.00%)   (0.00%)
[03/09 21:24:59   4760] #   Metal 7      1(0.00%)   (0.00%)
[03/09 21:24:59   4760] #   Metal 8      0(0.00%)   (0.00%)
[03/09 21:24:59   4760] #  --------------------------------
[03/09 21:24:59   4760] #     Total     17(0.01%)   (0.01%)
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/09 21:24:59   4760] #  Overflow after GR: 0.00% H + 0.01% V
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #Complete Global Routing.
[03/09 21:24:59   4760] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:24:59   4760] #Total wire length = 632366 um.
[03/09 21:24:59   4760] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M1 = 880 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M2 = 156707 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M3 = 231768 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M4 = 147686 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M5 = 66118 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M6 = 6380 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M7 = 10091 um.
[03/09 21:24:59   4760] #Total wire length on LAYER M8 = 12735 um.
[03/09 21:24:59   4760] #Total number of vias = 235721
[03/09 21:24:59   4760] #Total number of multi-cut vias = 163449 ( 69.3%)
[03/09 21:24:59   4760] #Total number of single cut vias = 72272 ( 30.7%)
[03/09 21:24:59   4760] #Up-Via Summary (total 235721):
[03/09 21:24:59   4760] #                   single-cut          multi-cut      Total
[03/09 21:24:59   4760] #-----------------------------------------------------------
[03/09 21:24:59   4760] #  Metal 1       70268 ( 64.3%)     39090 ( 35.7%)     109358
[03/09 21:24:59   4760] #  Metal 2        1712 (  1.8%)     93020 ( 98.2%)      94732
[03/09 21:24:59   4760] #  Metal 3         133 (  0.6%)     22491 ( 99.4%)      22624
[03/09 21:24:59   4760] #  Metal 4          41 (  0.7%)      6195 ( 99.3%)       6236
[03/09 21:24:59   4760] #  Metal 5          33 (  2.7%)      1181 ( 97.3%)       1214
[03/09 21:24:59   4760] #  Metal 6          43 (  4.7%)       867 ( 95.3%)        910
[03/09 21:24:59   4760] #  Metal 7          42 (  6.5%)       605 ( 93.5%)        647
[03/09 21:24:59   4760] #-----------------------------------------------------------
[03/09 21:24:59   4760] #                72272 ( 30.7%)    163449 ( 69.3%)     235721 
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #Total number of involved priority nets 33
[03/09 21:24:59   4760] #Maximum src to sink distance for priority net 475.9
[03/09 21:24:59   4760] #Average of max src_to_sink distance for priority net 90.9
[03/09 21:24:59   4760] #Average of ave src_to_sink distance for priority net 66.2
[03/09 21:24:59   4760] #Max overcon = 1 tracks.
[03/09 21:24:59   4760] #Total overcon = 0.01%.
[03/09 21:24:59   4760] #Worst layer Gcell overcon rate = 0.00%.
[03/09 21:24:59   4760] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1316.64 (MB), peak = 1468.79 (MB)
[03/09 21:24:59   4760] #
[03/09 21:24:59   4760] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.45 (MB), peak = 1468.79 (MB)
[03/09 21:24:59   4760] #Start Track Assignment.
[03/09 21:25:01   4762] #Done with 118 horizontal wires in 2 hboxes and 84 vertical wires in 2 hboxes.
[03/09 21:25:02   4763] #Done with 5 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
[03/09 21:25:02   4764] #Complete Track Assignment.
[03/09 21:25:03   4764] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:25:03   4764] #Total wire length = 632481 um.
[03/09 21:25:03   4764] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M1 = 932 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M2 = 156714 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M3 = 231804 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M4 = 147692 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M5 = 66120 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M6 = 6381 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M7 = 10107 um.
[03/09 21:25:03   4764] #Total wire length on LAYER M8 = 12732 um.
[03/09 21:25:03   4764] #Total number of vias = 235699
[03/09 21:25:03   4764] #Total number of multi-cut vias = 163449 ( 69.3%)
[03/09 21:25:03   4764] #Total number of single cut vias = 72250 ( 30.7%)
[03/09 21:25:03   4764] #Up-Via Summary (total 235699):
[03/09 21:25:03   4764] #                   single-cut          multi-cut      Total
[03/09 21:25:03   4764] #-----------------------------------------------------------
[03/09 21:25:03   4764] #  Metal 1       70259 ( 64.3%)     39090 ( 35.7%)     109349
[03/09 21:25:03   4764] #  Metal 2        1699 (  1.8%)     93020 ( 98.2%)      94719
[03/09 21:25:03   4764] #  Metal 3         133 (  0.6%)     22491 ( 99.4%)      22624
[03/09 21:25:03   4764] #  Metal 4          41 (  0.7%)      6195 ( 99.3%)       6236
[03/09 21:25:03   4764] #  Metal 5          33 (  2.7%)      1181 ( 97.3%)       1214
[03/09 21:25:03   4764] #  Metal 6          43 (  4.7%)       867 ( 95.3%)        910
[03/09 21:25:03   4764] #  Metal 7          42 (  6.5%)       605 ( 93.5%)        647
[03/09 21:25:03   4764] #-----------------------------------------------------------
[03/09 21:25:03   4764] #                72250 ( 30.7%)    163449 ( 69.3%)     235699 
[03/09 21:25:03   4764] #
[03/09 21:25:03   4764] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1352.14 (MB), peak = 1468.79 (MB)
[03/09 21:25:03   4764] #
[03/09 21:25:03   4764] #Cpu time = 00:00:10
[03/09 21:25:03   4764] #Elapsed time = 00:00:10
[03/09 21:25:03   4764] #Increased memory = 68.01 (MB)
[03/09 21:25:03   4764] #Total memory = 1352.14 (MB)
[03/09 21:25:03   4764] #Peak memory = 1468.79 (MB)
[03/09 21:25:04   4765] #
[03/09 21:25:04   4765] #Start Detail Routing..
[03/09 21:25:04   4765] #start initial detail routing ...
[03/09 21:25:54   4815] # ECO: 8.3% of the total area was rechecked for DRC, and 44.9% required routing.
[03/09 21:25:54   4816] #    number of violations = 95
[03/09 21:25:54   4816] #
[03/09 21:25:54   4816] #    By Layer and Type :
[03/09 21:25:54   4816] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/09 21:25:54   4816] #	M1           12        2        9        9       32
[03/09 21:25:54   4816] #	M2           30       29        4        0       63
[03/09 21:25:54   4816] #	Totals       42       31       13        9       95
[03/09 21:25:54   4816] #692 out of 59631 instances need to be verified(marked ipoed).
[03/09 21:25:54   4816] #30.6% of the total area is being checked for drcs
[03/09 21:26:10   4832] #30.6% of the total area was checked
[03/09 21:26:10   4832] #    number of violations = 490
[03/09 21:26:10   4832] #
[03/09 21:26:10   4832] #    By Layer and Type :
[03/09 21:26:10   4832] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   MinCut   Totals
[03/09 21:26:10   4832] #	M1          181       38       59      130        1       10        1      420
[03/09 21:26:10   4832] #	M2           31       32        7        0        0        0        0       70
[03/09 21:26:10   4832] #	Totals      212       70       66      130        1       10        1      490
[03/09 21:26:10   4832] #cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1365.86 (MB), peak = 1468.79 (MB)
[03/09 21:26:10   4832] #start 1st optimization iteration ...
[03/09 21:26:23   4844] #    number of violations = 64
[03/09 21:26:23   4844] #
[03/09 21:26:23   4844] #    By Layer and Type :
[03/09 21:26:23   4844] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
[03/09 21:26:23   4844] #	M1           19       10        3       10        0        0       42
[03/09 21:26:23   4844] #	M2            5        1       12        2        0        1       21
[03/09 21:26:23   4844] #	M3            0        0        0        0        1        0        1
[03/09 21:26:23   4844] #	Totals       24       11       15       12        1        1       64
[03/09 21:26:23   4844] #    number of process antenna violations = 1
[03/09 21:26:23   4844] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1340.76 (MB), peak = 1468.79 (MB)
[03/09 21:26:23   4844] #start 2nd optimization iteration ...
[03/09 21:26:24   4846] #    number of violations = 40
[03/09 21:26:24   4846] #
[03/09 21:26:24   4846] #    By Layer and Type :
[03/09 21:26:24   4846] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/09 21:26:24   4846] #	M1           19        6        3       10       38
[03/09 21:26:24   4846] #	M2            1        1        0        0        2
[03/09 21:26:24   4846] #	Totals       20        7        3       10       40
[03/09 21:26:24   4846] #    number of process antenna violations = 1
[03/09 21:26:24   4846] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1334.39 (MB), peak = 1468.79 (MB)
[03/09 21:26:24   4846] #start 3rd optimization iteration ...
[03/09 21:26:25   4846] #    number of violations = 5
[03/09 21:26:25   4846] #
[03/09 21:26:25   4846] #    By Layer and Type :
[03/09 21:26:25   4846] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/09 21:26:25   4846] #	M1            0        0        0        0        0
[03/09 21:26:25   4846] #	M2            2        1        1        1        5
[03/09 21:26:25   4846] #	Totals        2        1        1        1        5
[03/09 21:26:25   4846] #    number of process antenna violations = 1
[03/09 21:26:25   4846] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.79 (MB), peak = 1468.79 (MB)
[03/09 21:26:25   4846] #start 4th optimization iteration ...
[03/09 21:26:25   4847] #    number of violations = 0
[03/09 21:26:25   4847] #    number of process antenna violations = 1
[03/09 21:26:25   4847] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.45 (MB), peak = 1468.79 (MB)
[03/09 21:26:25   4847] #start 5th optimization iteration ...
[03/09 21:26:25   4847] #    number of violations = 0
[03/09 21:26:25   4847] #    number of process antenna violations = 1
[03/09 21:26:25   4847] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.64 (MB), peak = 1468.79 (MB)
[03/09 21:26:25   4847] #start 6th optimization iteration ...
[03/09 21:26:26   4847] #    number of violations = 0
[03/09 21:26:26   4847] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.13 (MB), peak = 1468.79 (MB)
[03/09 21:26:26   4847] #Complete Detail Routing.
[03/09 21:26:26   4847] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:26:26   4847] #Total wire length = 632063 um.
[03/09 21:26:26   4847] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M1 = 907 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M2 = 156045 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M3 = 231936 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M4 = 147867 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M5 = 66117 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M6 = 6401 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M7 = 10065 um.
[03/09 21:26:26   4847] #Total wire length on LAYER M8 = 12726 um.
[03/09 21:26:26   4847] #Total number of vias = 237122
[03/09 21:26:26   4847] #Total number of multi-cut vias = 160468 ( 67.7%)
[03/09 21:26:26   4847] #Total number of single cut vias = 76654 ( 32.3%)
[03/09 21:26:26   4847] #Up-Via Summary (total 237122):
[03/09 21:26:26   4847] #                   single-cut          multi-cut      Total
[03/09 21:26:26   4847] #-----------------------------------------------------------
[03/09 21:26:26   4847] #  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
[03/09 21:26:26   4847] #  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
[03/09 21:26:26   4847] #  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
[03/09 21:26:26   4847] #  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
[03/09 21:26:26   4847] #  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
[03/09 21:26:26   4847] #  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
[03/09 21:26:26   4847] #  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
[03/09 21:26:26   4847] #-----------------------------------------------------------
[03/09 21:26:26   4847] #                76654 ( 32.3%)    160468 ( 67.7%)     237122 
[03/09 21:26:26   4847] #
[03/09 21:26:26   4847] #Total number of DRC violations = 0
[03/09 21:26:26   4847] #Cpu time = 00:01:23
[03/09 21:26:26   4847] #Elapsed time = 00:01:23
[03/09 21:26:26   4847] #Increased memory = -46.74 (MB)
[03/09 21:26:26   4847] #Total memory = 1305.40 (MB)
[03/09 21:26:26   4847] #Peak memory = 1468.79 (MB)
[03/09 21:26:26   4847] #
[03/09 21:26:26   4847] #start routing for process antenna violation fix ...
[03/09 21:26:27   4848] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.13 (MB), peak = 1468.79 (MB)
[03/09 21:26:27   4848] #
[03/09 21:26:27   4848] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:26:27   4848] #Total wire length = 632063 um.
[03/09 21:26:27   4848] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M1 = 907 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M2 = 156045 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M3 = 231936 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M4 = 147867 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M5 = 66117 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M6 = 6401 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M7 = 10065 um.
[03/09 21:26:27   4848] #Total wire length on LAYER M8 = 12726 um.
[03/09 21:26:27   4848] #Total number of vias = 237122
[03/09 21:26:27   4848] #Total number of multi-cut vias = 160468 ( 67.7%)
[03/09 21:26:27   4848] #Total number of single cut vias = 76654 ( 32.3%)
[03/09 21:26:27   4848] #Up-Via Summary (total 237122):
[03/09 21:26:27   4848] #                   single-cut          multi-cut      Total
[03/09 21:26:27   4848] #-----------------------------------------------------------
[03/09 21:26:27   4848] #  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
[03/09 21:26:27   4848] #  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
[03/09 21:26:27   4848] #  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
[03/09 21:26:27   4848] #  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
[03/09 21:26:27   4848] #  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
[03/09 21:26:27   4848] #  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
[03/09 21:26:27   4848] #  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
[03/09 21:26:27   4848] #-----------------------------------------------------------
[03/09 21:26:27   4848] #                76654 ( 32.3%)    160468 ( 67.7%)     237122 
[03/09 21:26:27   4848] #
[03/09 21:26:27   4848] #Total number of DRC violations = 0
[03/09 21:26:27   4848] #Total number of net violated process antenna rule = 0
[03/09 21:26:27   4848] #
[03/09 21:26:29   4850] #
[03/09 21:26:29   4850] #Start Post Route wire spreading..
[03/09 21:26:29   4850] #
[03/09 21:26:29   4850] #Start data preparation for wire spreading...
[03/09 21:26:29   4850] #
[03/09 21:26:29   4850] #Data preparation is done on Sun Mar  9 21:26:29 2025
[03/09 21:26:29   4850] #
[03/09 21:26:29   4850] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.13 (MB), peak = 1468.79 (MB)
[03/09 21:26:29   4850] #
[03/09 21:26:29   4850] #Start Post Route Wire Spread.
[03/09 21:26:33   4854] #Done with 793 horizontal wires in 3 hboxes and 1197 vertical wires in 3 hboxes.
[03/09 21:26:33   4854] #Complete Post Route Wire Spread.
[03/09 21:26:33   4854] #
[03/09 21:26:33   4854] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:26:33   4854] #Total wire length = 632667 um.
[03/09 21:26:33   4854] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M1 = 907 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M2 = 156165 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M3 = 232141 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M4 = 148098 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M5 = 66134 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M7 = 10073 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M8 = 12742 um.
[03/09 21:26:33   4854] #Total number of vias = 237122
[03/09 21:26:33   4854] #Total number of multi-cut vias = 160468 ( 67.7%)
[03/09 21:26:33   4854] #Total number of single cut vias = 76654 ( 32.3%)
[03/09 21:26:33   4854] #Up-Via Summary (total 237122):
[03/09 21:26:33   4854] #                   single-cut          multi-cut      Total
[03/09 21:26:33   4854] #-----------------------------------------------------------
[03/09 21:26:33   4854] #  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
[03/09 21:26:33   4854] #  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
[03/09 21:26:33   4854] #  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
[03/09 21:26:33   4854] #  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
[03/09 21:26:33   4854] #  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
[03/09 21:26:33   4854] #  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
[03/09 21:26:33   4854] #  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
[03/09 21:26:33   4854] #-----------------------------------------------------------
[03/09 21:26:33   4854] #                76654 ( 32.3%)    160468 ( 67.7%)     237122 
[03/09 21:26:33   4854] #
[03/09 21:26:33   4854] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1360.09 (MB), peak = 1468.79 (MB)
[03/09 21:26:33   4854] #
[03/09 21:26:33   4854] #Post Route wire spread is done.
[03/09 21:26:33   4854] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:26:33   4854] #Total wire length = 632667 um.
[03/09 21:26:33   4854] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M1 = 907 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M2 = 156165 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M3 = 232141 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M4 = 148098 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M5 = 66134 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M7 = 10073 um.
[03/09 21:26:33   4854] #Total wire length on LAYER M8 = 12742 um.
[03/09 21:26:33   4854] #Total number of vias = 237122
[03/09 21:26:33   4854] #Total number of multi-cut vias = 160468 ( 67.7%)
[03/09 21:26:33   4854] #Total number of single cut vias = 76654 ( 32.3%)
[03/09 21:26:33   4854] #Up-Via Summary (total 237122):
[03/09 21:26:33   4854] #                   single-cut          multi-cut      Total
[03/09 21:26:33   4854] #-----------------------------------------------------------
[03/09 21:26:33   4854] #  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
[03/09 21:26:33   4854] #  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
[03/09 21:26:33   4854] #  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
[03/09 21:26:33   4854] #  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
[03/09 21:26:33   4854] #  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
[03/09 21:26:33   4854] #  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
[03/09 21:26:33   4854] #  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
[03/09 21:26:33   4854] #-----------------------------------------------------------
[03/09 21:26:33   4854] #                76654 ( 32.3%)    160468 ( 67.7%)     237122 
[03/09 21:26:33   4854] #
[03/09 21:26:35   4856] #
[03/09 21:26:35   4856] #Start Post Route via swapping..
[03/09 21:26:35   4856] #51.18% of area are rerouted by ECO routing.
[03/09 21:26:55   4876] #    number of violations = 0
[03/09 21:26:55   4876] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1318.02 (MB), peak = 1468.79 (MB)
[03/09 21:26:57   4878] #    number of violations = 0
[03/09 21:26:57   4878] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1318.21 (MB), peak = 1468.79 (MB)
[03/09 21:26:57   4878] #CELL_VIEW core,init has no DRC violation.
[03/09 21:26:57   4878] #Total number of DRC violations = 0
[03/09 21:26:57   4878] #Total number of net violated process antenna rule = 0
[03/09 21:26:57   4878] #Post Route via swapping is done.
[03/09 21:26:57   4878] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:26:57   4878] #Total wire length = 632667 um.
[03/09 21:26:57   4878] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M1 = 907 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M2 = 156165 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M3 = 232141 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M4 = 148098 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M5 = 66134 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M7 = 10073 um.
[03/09 21:26:57   4878] #Total wire length on LAYER M8 = 12742 um.
[03/09 21:26:57   4878] #Total number of vias = 237122
[03/09 21:26:57   4878] #Total number of multi-cut vias = 165213 ( 69.7%)
[03/09 21:26:57   4878] #Total number of single cut vias = 71909 ( 30.3%)
[03/09 21:26:57   4878] #Up-Via Summary (total 237122):
[03/09 21:26:57   4878] #                   single-cut          multi-cut      Total
[03/09 21:26:57   4878] #-----------------------------------------------------------
[03/09 21:26:57   4878] #  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
[03/09 21:26:57   4878] #  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
[03/09 21:26:57   4878] #  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
[03/09 21:26:57   4878] #  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
[03/09 21:26:57   4878] #  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
[03/09 21:26:57   4878] #  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
[03/09 21:26:57   4878] #  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
[03/09 21:26:57   4878] #-----------------------------------------------------------
[03/09 21:26:57   4878] #                71909 ( 30.3%)    165213 ( 69.7%)     237122 
[03/09 21:26:57   4878] #
[03/09 21:26:57   4878] #detailRoute Statistics:
[03/09 21:26:57   4878] #Cpu time = 00:01:54
[03/09 21:26:57   4878] #Elapsed time = 00:01:54
[03/09 21:26:57   4878] #Increased memory = -35.66 (MB)
[03/09 21:26:57   4878] #Total memory = 1316.47 (MB)
[03/09 21:26:57   4878] #Peak memory = 1468.79 (MB)
[03/09 21:26:57   4878] #Updating routing design signature
[03/09 21:26:57   4878] #Created 847 library cell signatures
[03/09 21:26:57   4878] #Created 33707 NETS and 0 SPECIALNETS signatures
[03/09 21:26:57   4878] #Created 59632 instance signatures
[03/09 21:26:57   4878] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.56 (MB), peak = 1468.79 (MB)
[03/09 21:26:57   4879] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.57 (MB), peak = 1468.79 (MB)
[03/09 21:26:58   4880] #
[03/09 21:26:58   4880] #globalDetailRoute statistics:
[03/09 21:26:58   4880] #Cpu time = 00:02:08
[03/09 21:26:58   4880] #Elapsed time = 00:02:08
[03/09 21:26:58   4880] #Increased memory = -77.04 (MB)
[03/09 21:26:58   4880] #Total memory = 1267.27 (MB)
[03/09 21:26:58   4880] #Peak memory = 1468.79 (MB)
[03/09 21:26:58   4880] #Number of warnings = 63
[03/09 21:26:58   4880] #Total number of warnings = 156
[03/09 21:26:58   4880] #Number of fails = 0
[03/09 21:26:58   4880] #Total number of fails = 0
[03/09 21:26:58   4880] #Complete globalDetailRoute on Sun Mar  9 21:26:58 2025
[03/09 21:26:58   4880] #
[03/09 21:26:58   4880] **optDesign ... cpu = 0:04:51, real = 0:04:50, mem = 1507.3M, totSessionCpu=1:21:20 **
[03/09 21:26:58   4880] -routeWithEco false                      # bool, default=false
[03/09 21:26:58   4880] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 21:26:58   4880] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 21:26:58   4880] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 21:26:58   4880] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:26:58   4880] Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:26:58   4880] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:26:58   4880] RC Extraction called in multi-corner(2) mode.
[03/09 21:26:58   4880] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:26:58   4880] Process corner(s) are loaded.
[03/09 21:26:58   4880]  Corner: Cmax
[03/09 21:26:58   4880]  Corner: Cmin
[03/09 21:26:58   4880] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:26:58   4880] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:26:58   4880]       RC Corner Indexes            0       1   
[03/09 21:26:58   4880] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:26:58   4880] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:26:58   4880] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:26:58   4880] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:26:58   4880] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:26:58   4880] Shrink Factor                : 1.00000
[03/09 21:26:59   4880] Initializing multi-corner capacitance tables ... 
[03/09 21:26:59   4880] Initializing multi-corner resistance tables ...
[03/09 21:26:59   4881] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1507.3M)
[03/09 21:27:00   4881] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:27:00   4882] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1557.2M)
[03/09 21:27:00   4882] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1557.2M)
[03/09 21:27:01   4882] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1557.2M)
[03/09 21:27:01   4882] Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1557.2M)
[03/09 21:27:01   4882] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1557.2M)
[03/09 21:27:01   4883] Extracted 60.0006% (CPU Time= 0:00:02.6  MEM= 1561.2M)
[03/09 21:27:02   4883] Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1561.2M)
[03/09 21:27:03   4884] Extracted 80.0006% (CPU Time= 0:00:03.9  MEM= 1561.2M)
[03/09 21:27:04   4885] Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 1561.2M)
[03/09 21:27:05   4886] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1561.2M)
[03/09 21:27:05   4886] Number of Extracted Resistors     : 598679
[03/09 21:27:05   4886] Number of Extracted Ground Cap.   : 590076
[03/09 21:27:05   4886] Number of Extracted Coupling Cap. : 969664
[03/09 21:27:05   4886] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:27:05   4886] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:27:05   4886]  Corner: Cmax
[03/09 21:27:05   4886]  Corner: Cmin
[03/09 21:27:05   4886] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1541.1M)
[03/09 21:27:05   4886] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:27:05   4887] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:27:05   4887] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1541.145M)
[03/09 21:27:05   4887] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:27:05   4887] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1541.145M)
[03/09 21:27:05   4887] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:07.0  MEM: 1541.145M)
[03/09 21:27:05   4887] **optDesign ... cpu = 0:04:58, real = 0:04:57, mem = 1505.3M, totSessionCpu=1:21:27 **
[03/09 21:27:06   4887] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:27:06   4887] Begin IPO call back ...
[03/09 21:27:06   4887] End IPO call back ...
[03/09 21:27:06   4887] #################################################################################
[03/09 21:27:06   4887] # Design Stage: PostRoute
[03/09 21:27:06   4887] # Design Name: core
[03/09 21:27:06   4887] # Design Mode: 65nm
[03/09 21:27:06   4887] # Analysis Mode: MMMC OCV 
[03/09 21:27:06   4887] # Parasitics Mode: SPEF/RCDB
[03/09 21:27:06   4887] # Signoff Settings: SI On 
[03/09 21:27:06   4887] #################################################################################
[03/09 21:27:07   4888] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:27:07   4888] Setting infinite Tws ...
[03/09 21:27:07   4888] First Iteration Infinite Tw... 
[03/09 21:27:07   4888] Calculate early delays in OCV mode...
[03/09 21:27:07   4888] Calculate late delays in OCV mode...
[03/09 21:27:07   4888] Topological Sorting (CPU = 0:00:00.1, MEM = 1517.6M, InitMEM = 1512.8M)
[03/09 21:27:07   4889] Initializing multi-corner capacitance tables ... 
[03/09 21:27:07   4889] Initializing multi-corner resistance tables ...
[03/09 21:27:07   4889] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:27:07   4889] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1534.3M)
[03/09 21:27:07   4889] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:27:16   4898] AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
[03/09 21:27:16   4898] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 21:27:16   4898] End delay calculation. (MEM=1601.08 CPU=0:00:08.3 REAL=0:00:08.0)
[03/09 21:27:16   4898] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:27:16   4898] *** CDM Built up (cpu=0:00:10.5  real=0:00:10.0  mem= 1601.1M) ***
[03/09 21:27:17   4899] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1601.1M)
[03/09 21:27:17   4899] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:27:17   4899] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1601.1M)
[03/09 21:27:17   4899] Starting SI iteration 2
[03/09 21:27:18   4899] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:27:18   4899] Calculate early delays in OCV mode...
[03/09 21:27:18   4899] Calculate late delays in OCV mode...
[03/09 21:27:20   4901] AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
[03/09 21:27:20   4901] End delay calculation. (MEM=1577.12 CPU=0:00:02.1 REAL=0:00:02.0)
[03/09 21:27:20   4901] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1577.1M) ***
[03/09 21:27:22   4903] *** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=1:21:44 mem=1577.1M)
[03/09 21:27:22   4903] **optDesign ... cpu = 0:05:15, real = 0:05:14, mem = 1507.5M, totSessionCpu=1:21:44 **
[03/09 21:27:22   4903] *** Timing NOT met, worst failing slack is -0.530
[03/09 21:27:22   4903] *** Check timing (0:00:00.1)
[03/09 21:27:22   4903] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 21:27:22   4904] Info: 221 clock nets excluded from IPO operation.
[03/09 21:27:22   4904] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:27:22   4904] #spOpts: N=65 mergeVia=F 
[03/09 21:27:24   4906] *info: 221 clock nets excluded
[03/09 21:27:24   4906] *info: 2 special nets excluded.
[03/09 21:27:24   4906] *info: 257 no-driver nets excluded.
[03/09 21:27:26   4908] ** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -269.834 Density 98.55
[03/09 21:27:26   4908] Optimizer TNS Opt
[03/09 21:27:26   4908] Active Path Group: reg2reg  
[03/09 21:27:26   4908] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:27:26   4908] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:27:26   4908] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:27:26   4908] |  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 21:27:27   4909] |  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:01.0| 1746.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/09 21:27:27   4909] |        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
[03/09 21:27:28   4909] |  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:01.0| 1746.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 21:27:28   4909] |        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
[03/09 21:27:28   4909] |  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 21:27:28   4909] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:27:28   4909] 
[03/09 21:27:28   4909] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1746.3M) ***
[03/09 21:27:28   4910] Checking setup slack degradation ...
[03/09 21:27:28   4910] 
[03/09 21:27:28   4910] Recovery Manager:
[03/09 21:27:28   4910]   Low  Effort WNS Jump: 0.002 (REF: -0.528, TGT: -0.530, Threshold: 0.150) - Skip
[03/09 21:27:28   4910]   High Effort WNS Jump: 0.007 (REF: -0.280, TGT: -0.286, Threshold: 0.075) - Skip
[03/09 21:27:28   4910]   Low  Effort TNS Jump: 1.262 (REF: -268.572, TGT: -269.834, Threshold: 26.857) - Skip
[03/09 21:27:28   4910]   High Effort TNS Jump: 1.347 (REF: -217.421, TGT: -218.769, Threshold: 25.000) - Skip
[03/09 21:27:28   4910] 
[03/09 21:27:28   4910] 
[03/09 21:27:28   4910] *** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1746.3M) ***
[03/09 21:27:28   4910] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:27:28   4910] Layer 3 has 221 constrained nets 
[03/09 21:27:28   4910] Layer 7 has 240 constrained nets 
[03/09 21:27:28   4910] **** End NDR-Layer Usage Statistics ****
[03/09 21:27:28   4910] 
[03/09 21:27:28   4910] *** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=1746.3M) ***
[03/09 21:27:28   4910] End: GigaOpt Optimization in post-eco TNS mode
[03/09 21:27:29   4910] Running setup recovery post routing.
[03/09 21:27:29   4910] **optDesign ... cpu = 0:05:22, real = 0:05:21, mem = 1595.3M, totSessionCpu=1:21:51 **
[03/09 21:27:29   4911]   Timing Snapshot: (TGT)
[03/09 21:27:29   4911]      Weighted WNS: -0.310
[03/09 21:27:29   4911]       All  PG WNS: -0.530
[03/09 21:27:29   4911]       High PG WNS: -0.286
[03/09 21:27:29   4911]       All  PG TNS: -269.834
[03/09 21:27:29   4911]       High PG TNS: -218.769
[03/09 21:27:29   4911]          Tran DRV: 0
[03/09 21:27:29   4911]           Cap DRV: 0
[03/09 21:27:29   4911]        Fanout DRV: 0
[03/09 21:27:29   4911]            Glitch: 0
[03/09 21:27:29   4911]    Category Slack: { [L, -0.530] [H, -0.286] }
[03/09 21:27:29   4911] 
[03/09 21:27:29   4911] Checking setup slack degradation ...
[03/09 21:27:29   4911] 
[03/09 21:27:29   4911] Recovery Manager:
[03/09 21:27:29   4911]   Low  Effort WNS Jump: 0.002 (REF: -0.528, TGT: -0.530, Threshold: 0.150) - Skip
[03/09 21:27:29   4911]   High Effort WNS Jump: 0.007 (REF: -0.280, TGT: -0.286, Threshold: 0.075) - Skip
[03/09 21:27:29   4911]   Low  Effort TNS Jump: 1.262 (REF: -268.572, TGT: -269.834, Threshold: 26.857) - Skip
[03/09 21:27:29   4911]   High Effort TNS Jump: 1.347 (REF: -217.421, TGT: -218.769, Threshold: 25.000) - Skip
[03/09 21:27:29   4911] 
[03/09 21:27:29   4911] Checking DRV degradation...
[03/09 21:27:29   4911] 
[03/09 21:27:29   4911] Recovery Manager:
[03/09 21:27:29   4911]     Tran DRV degradation : 0 (0 -> 0)
[03/09 21:27:29   4911]      Cap DRV degradation : 0 (0 -> 0)
[03/09 21:27:29   4911]   Fanout DRV degradation : 0 (0 -> 0)
[03/09 21:27:29   4911]       Glitch degradation : 0 (0 -> 0)
[03/09 21:27:29   4911]   DRV Recovery (Margin: 100) - Skip
[03/09 21:27:29   4911] 
[03/09 21:27:29   4911] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/09 21:27:29   4911] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1595.35M, totSessionCpu=1:21:52 .
[03/09 21:27:29   4911] **optDesign ... cpu = 0:05:22, real = 0:05:21, mem = 1595.3M, totSessionCpu=1:21:52 **
[03/09 21:27:29   4911] 
[03/09 21:27:29   4911] Latch borrow mode reset to max_borrow
[03/09 21:27:31   4912] <optDesign CMD> Restore Using all VT Cells
[03/09 21:27:31   4912] Reported timing to dir ./timingReports
[03/09 21:27:31   4912] **optDesign ... cpu = 0:05:24, real = 0:05:23, mem = 1595.3M, totSessionCpu=1:21:53 **
[03/09 21:27:31   4912] Begin: glitch net info
[03/09 21:27:31   4912] glitch slack range: number of glitch nets
[03/09 21:27:31   4912] glitch slack < -0.32 : 0
[03/09 21:27:31   4912] -0.32 < glitch slack < -0.28 : 0
[03/09 21:27:31   4912] -0.28 < glitch slack < -0.24 : 0
[03/09 21:27:31   4912] -0.24 < glitch slack < -0.2 : 0
[03/09 21:27:31   4912] -0.2 < glitch slack < -0.16 : 0
[03/09 21:27:31   4912] -0.16 < glitch slack < -0.12 : 0
[03/09 21:27:31   4912] -0.12 < glitch slack < -0.08 : 0
[03/09 21:27:31   4912] -0.08 < glitch slack < -0.04 : 0
[03/09 21:27:31   4912] -0.04 < glitch slack : 0
[03/09 21:27:31   4912] End: glitch net info
[03/09 21:27:31   4912] ** Profile ** Start :  cpu=0:00:00.0, mem=1652.6M
[03/09 21:27:31   4913] ** Profile ** Other data :  cpu=0:00:00.1, mem=1652.6M
[03/09 21:27:31   4913] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:27:31   4913]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:27:31   4913] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:27:31   4913] Begin IPO call back ...
[03/09 21:27:31   4913] End IPO call back ...
[03/09 21:27:31   4913] #################################################################################
[03/09 21:27:31   4913] # Design Stage: PostRoute
[03/09 21:27:31   4913] # Design Name: core
[03/09 21:27:31   4913] # Design Mode: 65nm
[03/09 21:27:31   4913] # Analysis Mode: MMMC OCV 
[03/09 21:27:31   4913] # Parasitics Mode: SPEF/RCDB
[03/09 21:27:31   4913] # Signoff Settings: SI On 
[03/09 21:27:31   4913] #################################################################################
[03/09 21:27:31   4913] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:27:31   4913] Setting infinite Tws ...
[03/09 21:27:31   4913] First Iteration Infinite Tw... 
[03/09 21:27:31   4913] Calculate late delays in OCV mode...
[03/09 21:27:31   4913] Calculate early delays in OCV mode...
[03/09 21:27:31   4913] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 21:27:31   4913] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:27:31   4913] AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
[03/09 21:27:31   4913] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:27:31   4913] End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:07.0)
[03/09 21:27:31   4913] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:27:31   4913] *** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 0.0M) ***
[03/09 21:27:31   4913] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/09 21:27:31   4913] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:27:31   4913] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/09 21:27:31   4913] Starting SI iteration 2
[03/09 21:27:31   4913] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:27:31   4913] Calculate late delays in OCV mode...
[03/09 21:27:31   4913] Calculate early delays in OCV mode...
[03/09 21:27:31   4913] AAE_INFO-618: Total number of nets in the design is 33707,  0.6 percent of the nets selected for SI analysis
[03/09 21:27:31   4913] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/09 21:27:31   4913] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/09 21:27:31   4913] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:00:55.8 mem=0.0M)
[03/09 21:27:31   4913] ** Profile ** Overall slacks :  cpu=-1:00:0-7.0, mem=0.0M
[03/09 21:27:31   4913] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/09 21:27:45   4926]  
_______________________________________________________________________
[03/09 21:27:45   4926] ** Profile ** Overall slacks :  cpu=0:00:13.3, mem=1652.6M
[03/09 21:27:47   4927] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1597.4M
[03/09 21:27:47   4928] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1597.4M
[03/09 21:27:47   4928] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.120  | -0.120  |  0.000  |
|           TNS (ns):| -11.001 | -11.001 |  0.000  |
|    Violating Paths:|   295   |   295   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1597.4M
[03/09 21:27:47   4928] *** Final Summary (holdfix) CPU=0:00:15.2, REAL=0:00:16.0, MEM=1597.4M
[03/09 21:27:47   4928] **optDesign ... cpu = 0:05:39, real = 0:05:39, mem = 1595.3M, totSessionCpu=1:22:08 **
[03/09 21:27:47   4928]  ReSet Options after AAE Based Opt flow 
[03/09 21:27:47   4928] *** Finished optDesign ***
[03/09 21:27:47   4928] 
[03/09 21:27:47   4928] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:43 real=  0:05:43)
[03/09 21:27:47   4928] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 21:27:47   4928] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.7 real=0:00:14.5)
[03/09 21:27:47   4928] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 21:27:47   4928] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.3 real=0:00:26.2)
[03/09 21:27:47   4928] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.7 real=0:00:06.6)
[03/09 21:27:47   4928] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[03/09 21:27:47   4928] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:17.4 real=0:00:17.4)
[03/09 21:27:47   4928] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:28.4 real=0:00:28.4)
[03/09 21:27:47   4928] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:20.1 real=0:00:20.5)
[03/09 21:27:47   4928] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:04.9 real=0:00:04.9)
[03/09 21:27:47   4928] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:08 real=  0:02:08)
[03/09 21:27:47   4928] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.4 real=0:00:16.3)
[03/09 21:27:47   4928] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[03/09 21:27:47   4928] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[03/09 21:27:47   4928] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 21:27:47   4928] Info: pop threads available for lower-level modules during optimization.
[03/09 21:27:48   4928] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 21:27:48   4928] <CMD> optDesign -postRoute -drv
[03/09 21:27:48   4928] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 21:27:48   4928] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 21:27:48   4928] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:27:48   4928] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:27:48   4928] -setupDynamicPowerViewAsDefaultView false
[03/09 21:27:48   4928]                                            # bool, default=false, private
[03/09 21:27:48   4928] #spOpts: N=65 mergeVia=F 
[03/09 21:27:48   4928] Core basic site is core
[03/09 21:27:48   4928] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:27:48   4928] #spOpts: N=65 mergeVia=F 
[03/09 21:27:48   4928] GigaOpt running with 1 threads.
[03/09 21:27:48   4928] Info: 1 threads available for lower-level modules during optimization.
[03/09 21:27:48   4928] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 21:27:48   4928] 	Cell FILL1_LL, site bcore.
[03/09 21:27:48   4928] 	Cell FILL_NW_HH, site bcore.
[03/09 21:27:48   4928] 	Cell FILL_NW_LL, site bcore.
[03/09 21:27:48   4928] 	Cell GFILL, site gacore.
[03/09 21:27:48   4928] 	Cell GFILL10, site gacore.
[03/09 21:27:48   4928] 	Cell GFILL2, site gacore.
[03/09 21:27:48   4928] 	Cell GFILL3, site gacore.
[03/09 21:27:48   4928] 	Cell GFILL4, site gacore.
[03/09 21:27:48   4928] 	Cell LVLLHCD1, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHCD2, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHCD4, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHCD8, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHD1, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHD2, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHD4, site bcore.
[03/09 21:27:48   4928] 	Cell LVLLHD8, site bcore.
[03/09 21:27:48   4928] .
[03/09 21:27:49   4930] Effort level <high> specified for reg2reg path_group
[03/09 21:27:51   4931] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1547.8M, totSessionCpu=1:22:12 **
[03/09 21:27:51   4931] #Created 847 library cell signatures
[03/09 21:27:51   4931] #Created 33707 NETS and 0 SPECIALNETS signatures
[03/09 21:27:51   4932] #Created 59632 instance signatures
[03/09 21:27:51   4932] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.95 (MB), peak = 1468.79 (MB)
[03/09 21:27:51   4932] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.95 (MB), peak = 1468.79 (MB)
[03/09 21:27:51   4932] #spOpts: N=65 
[03/09 21:27:52   4932] Begin checking placement ... (start mem=1547.8M, init mem=1547.8M)
[03/09 21:27:52   4932] *info: Placed = 59631          (Fixed = 76)
[03/09 21:27:52   4932] *info: Unplaced = 0           
[03/09 21:27:52   4932] Placement Density:98.55%(206813/209855)
[03/09 21:27:52   4932] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1547.8M)
[03/09 21:27:52   4932]  Initial DC engine is -> aae
[03/09 21:27:52   4932]  
[03/09 21:27:52   4932]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 21:27:52   4932]  
[03/09 21:27:52   4932]  
[03/09 21:27:52   4932]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 21:27:52   4932]  
[03/09 21:27:52   4932] Reset EOS DB
[03/09 21:27:52   4932] Ignoring AAE DB Resetting ...
[03/09 21:27:52   4932]  Set Options for AAE Based Opt flow 
[03/09 21:27:52   4932] *** optDesign -postRoute ***
[03/09 21:27:52   4932] DRC Margin: user margin 0.0; extra margin 0
[03/09 21:27:52   4932] Setup Target Slack: user slack 0
[03/09 21:27:52   4932] Hold Target Slack: user slack 0
[03/09 21:27:52   4932] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 21:27:52   4932] Include MVT Delays for Hold Opt
[03/09 21:27:52   4933] ** INFO : this run is activating 'postRoute' automaton
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933] Type 'man IMPOPT-3663' for more detail.
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933] Power view               = WC_VIEW
[03/09 21:27:52   4933] Number of VT partitions  = 2
[03/09 21:27:52   4933] Standard cells in design = 811
[03/09 21:27:52   4933] Instances in design      = 31502
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933] Instance distribution across the VT partitions:
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933]  LVT : inst = 14988 (47.6%), cells = 335 (41%)
[03/09 21:27:52   4933]    Lib tcbn65gpluswc        : inst = 14988 (47.6%)
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933]  HVT : inst = 16514 (52.4%), cells = 457 (56%)
[03/09 21:27:52   4933]    Lib tcbn65gpluswc        : inst = 16514 (52.4%)
[03/09 21:27:52   4933] 
[03/09 21:27:52   4933] Reporting took 0 sec
[03/09 21:27:52   4933] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:27:52   4933] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:27:52   4933] Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:27:52   4933] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:27:52   4933] RC Extraction called in multi-corner(2) mode.
[03/09 21:27:52   4933] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:27:52   4933] Process corner(s) are loaded.
[03/09 21:27:52   4933]  Corner: Cmax
[03/09 21:27:52   4933]  Corner: Cmin
[03/09 21:27:52   4933] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:27:52   4933] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:27:52   4933]       RC Corner Indexes            0       1   
[03/09 21:27:52   4933] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:27:52   4933] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:27:52   4933] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:27:52   4933] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:27:52   4933] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:27:52   4933] Shrink Factor                : 1.00000
[03/09 21:27:53   4934] Initializing multi-corner capacitance tables ... 
[03/09 21:27:53   4934] Initializing multi-corner resistance tables ...
[03/09 21:27:54   4934] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1537.8M)
[03/09 21:27:54   4934] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:27:54   4935] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1587.6M)
[03/09 21:27:54   4935] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1587.6M)
[03/09 21:27:55   4935] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1587.6M)
[03/09 21:27:55   4935] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1587.6M)
[03/09 21:27:55   4936] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1587.6M)
[03/09 21:27:56   4936] Extracted 60.0006% (CPU Time= 0:00:02.6  MEM= 1591.6M)
[03/09 21:27:56   4936] Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1591.6M)
[03/09 21:27:57   4937] Extracted 80.0006% (CPU Time= 0:00:03.9  MEM= 1591.6M)
[03/09 21:27:58   4938] Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 1591.6M)
[03/09 21:27:59   4939] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1591.6M)
[03/09 21:27:59   4939] Number of Extracted Resistors     : 598679
[03/09 21:27:59   4939] Number of Extracted Ground Cap.   : 590076
[03/09 21:27:59   4939] Number of Extracted Coupling Cap. : 969664
[03/09 21:27:59   4939] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:27:59   4939] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:27:59   4939]  Corner: Cmax
[03/09 21:27:59   4939]  Corner: Cmin
[03/09 21:27:59   4939] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1571.6M)
[03/09 21:27:59   4939] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:27:59   4940] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:27:59   4940] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1571.621M)
[03/09 21:27:59   4940] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:28:00   4940] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1571.621M)
[03/09 21:28:00   4940] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:08.0  MEM: 1571.621M)
[03/09 21:28:00   4940] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:28:00   4940] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1548.9M)
[03/09 21:28:00   4941] Initializing multi-corner capacitance tables ... 
[03/09 21:28:00   4941] Initializing multi-corner resistance tables ...
[03/09 21:28:01   4942] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:28:01   4942] Begin IPO call back ...
[03/09 21:28:02   4942] End IPO call back ...
[03/09 21:28:02   4942] #################################################################################
[03/09 21:28:02   4942] # Design Stage: PostRoute
[03/09 21:28:02   4942] # Design Name: core
[03/09 21:28:02   4942] # Design Mode: 65nm
[03/09 21:28:02   4942] # Analysis Mode: MMMC OCV 
[03/09 21:28:02   4942] # Parasitics Mode: SPEF/RCDB
[03/09 21:28:02   4942] # Signoff Settings: SI On 
[03/09 21:28:02   4942] #################################################################################
[03/09 21:28:02   4943] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:28:02   4943] Setting infinite Tws ...
[03/09 21:28:02   4943] First Iteration Infinite Tw... 
[03/09 21:28:02   4943] Calculate early delays in OCV mode...
[03/09 21:28:02   4943] Calculate late delays in OCV mode...
[03/09 21:28:02   4943] Topological Sorting (CPU = 0:00:00.1, MEM = 1546.9M, InitMEM = 1546.9M)
[03/09 21:28:10   4951] AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
[03/09 21:28:11   4951] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/09 21:28:11   4951] End delay calculation. (MEM=1630.34 CPU=0:00:08.1 REAL=0:00:08.0)
[03/09 21:28:11   4951] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:28:11   4951] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1630.3M) ***
[03/09 21:28:12   4952] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1630.3M)
[03/09 21:28:12   4952] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:28:12   4952] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1630.3M)
[03/09 21:28:12   4952] Starting SI iteration 2
[03/09 21:28:12   4953] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:28:12   4953] Calculate early delays in OCV mode...
[03/09 21:28:12   4953] Calculate late delays in OCV mode...
[03/09 21:28:14   4955] AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
[03/09 21:28:14   4955] End delay calculation. (MEM=1606.38 CPU=0:00:02.1 REAL=0:00:02.0)
[03/09 21:28:14   4955] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1606.4M) ***
[03/09 21:28:16   4956] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=1:22:37 mem=1606.4M)
[03/09 21:28:16   4956] ** Profile ** Start :  cpu=0:00:00.0, mem=1606.4M
[03/09 21:28:16   4956] ** Profile ** Other data :  cpu=0:00:00.1, mem=1606.4M
[03/09 21:28:16   4957] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1606.4M
[03/09 21:28:17   4958] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1606.4M
[03/09 21:28:17   4958] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1606.4M
[03/09 21:28:17   4958] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1507.7M, totSessionCpu=1:22:38 **
[03/09 21:28:17   4958] Setting latch borrow mode to budget during optimization.
[03/09 21:28:19   4960] Glitch fixing enabled
[03/09 21:28:19   4960] <optDesign CMD> fixdrv  all VT Cells
[03/09 21:28:19   4960] Leakage Power Opt: re-selecting buf/inv list 
[03/09 21:28:19   4960] Summary for sequential cells idenfication: 
[03/09 21:28:19   4960] Identified SBFF number: 199
[03/09 21:28:19   4960] Identified MBFF number: 0
[03/09 21:28:19   4960] Not identified SBFF number: 0
[03/09 21:28:19   4960] Not identified MBFF number: 0
[03/09 21:28:19   4960] Number of sequential cells which are not FFs: 104
[03/09 21:28:19   4960] 
[03/09 21:28:19   4960] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:28:19   4960] optDesignOneStep: Leakage Power Flow
[03/09 21:28:19   4960] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:28:19   4960] **INFO: Start fixing DRV (Mem = 1574.50M) ...
[03/09 21:28:19   4960] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/09 21:28:19   4960] **INFO: Start fixing DRV iteration 1 ...
[03/09 21:28:19   4960] Begin: GigaOpt DRV Optimization
[03/09 21:28:19   4960] Glitch fixing enabled
[03/09 21:28:19   4960] Info: 221 clock nets excluded from IPO operation.
[03/09 21:28:19   4960] Summary for sequential cells idenfication: 
[03/09 21:28:19   4960] Identified SBFF number: 199
[03/09 21:28:19   4960] Identified MBFF number: 0
[03/09 21:28:19   4960] Not identified SBFF number: 0
[03/09 21:28:19   4960] Not identified MBFF number: 0
[03/09 21:28:19   4960] Number of sequential cells which are not FFs: 104
[03/09 21:28:19   4960] 
[03/09 21:28:19   4960] DRV pessimism of 5.00% is used.
[03/09 21:28:19   4960] PhyDesignGrid: maxLocalDensity 0.96
[03/09 21:28:19   4960] #spOpts: N=65 mergeVia=F 
[03/09 21:28:23   4964] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:28:23   4964] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/09 21:28:23   4964] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:28:23   4964] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 21:28:23   4964] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:28:23   4964] DEBUG: @coeDRVCandCache::init.
[03/09 21:28:23   4964] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 21:28:24   4965] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.55  |            |           |
[03/09 21:28:24   4965] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 21:28:24   4965] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.55  |   0:00:00.0|    1816.2M|
[03/09 21:28:24   4965] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 21:28:24   4965] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:28:24   4965] Layer 3 has 221 constrained nets 
[03/09 21:28:24   4965] Layer 7 has 240 constrained nets 
[03/09 21:28:24   4965] **** End NDR-Layer Usage Statistics ****
[03/09 21:28:24   4965] 
[03/09 21:28:24   4965] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=1816.2M) ***
[03/09 21:28:24   4965] 
[03/09 21:28:24   4965] Begin: glitch net info
[03/09 21:28:24   4965] glitch slack range: number of glitch nets
[03/09 21:28:24   4965] glitch slack < -0.32 : 0
[03/09 21:28:24   4965] -0.32 < glitch slack < -0.28 : 0
[03/09 21:28:24   4965] -0.28 < glitch slack < -0.24 : 0
[03/09 21:28:24   4965] -0.24 < glitch slack < -0.2 : 0
[03/09 21:28:24   4965] -0.2 < glitch slack < -0.16 : 0
[03/09 21:28:24   4965] -0.16 < glitch slack < -0.12 : 0
[03/09 21:28:24   4965] -0.12 < glitch slack < -0.08 : 0
[03/09 21:28:24   4965] -0.08 < glitch slack < -0.04 : 0
[03/09 21:28:24   4965] -0.04 < glitch slack : 0
[03/09 21:28:24   4965] End: glitch net info
[03/09 21:28:24   4965] DEBUG: @coeDRVCandCache::cleanup.
[03/09 21:28:25   4965] drv optimizer changes nothing and skips refinePlace
[03/09 21:28:25   4965] End: GigaOpt DRV Optimization
[03/09 21:28:25   4965] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1664.5M, totSessionCpu=1:22:46 **
[03/09 21:28:25   4965] *info:
[03/09 21:28:25   4965] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1664.54M).
[03/09 21:28:25   4965] Leakage Power Opt: resetting the buf/inv selection
[03/09 21:28:25   4965] ** Profile ** Start :  cpu=0:00:00.0, mem=1664.5M
[03/09 21:28:25   4965] ** Profile ** Other data :  cpu=0:00:00.1, mem=1664.5M
[03/09 21:28:25   4966] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1674.5M
[03/09 21:28:26   4967] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1674.5M
[03/09 21:28:26   4967] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1664.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1674.5M
[03/09 21:28:26   4967] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1664.5M, totSessionCpu=1:22:47 **
[03/09 21:28:26   4967]   Timing Snapshot: (REF)
[03/09 21:28:26   4967]      Weighted WNS: 0.000
[03/09 21:28:26   4967]       All  PG WNS: 0.000
[03/09 21:28:26   4967]       High PG WNS: 0.000
[03/09 21:28:26   4967]       All  PG TNS: 0.000
[03/09 21:28:26   4967]       High PG TNS: 0.000
[03/09 21:28:26   4967]          Tran DRV: 0
[03/09 21:28:26   4967]           Cap DRV: 0
[03/09 21:28:26   4967]        Fanout DRV: 0
[03/09 21:28:26   4967]            Glitch: 0
[03/09 21:28:27   4968]   Timing Snapshot: (REF)
[03/09 21:28:27   4968]      Weighted WNS: -0.310
[03/09 21:28:27   4968]       All  PG WNS: -0.530
[03/09 21:28:27   4968]       High PG WNS: -0.286
[03/09 21:28:27   4968]       All  PG TNS: -269.834
[03/09 21:28:27   4968]       High PG TNS: -218.769
[03/09 21:28:27   4968]          Tran DRV: 0
[03/09 21:28:27   4968]           Cap DRV: 0
[03/09 21:28:27   4968]        Fanout DRV: 0
[03/09 21:28:27   4968]            Glitch: 0
[03/09 21:28:27   4968]    Category Slack: { [L, -0.530] [H, -0.286] }
[03/09 21:28:27   4968] 
[03/09 21:28:27   4968] ** Profile ** Start :  cpu=0:00:00.0, mem=1655.0M
[03/09 21:28:27   4968] ** Profile ** Other data :  cpu=0:00:00.1, mem=1655.0M
[03/09 21:28:27   4968] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1655.0M
[03/09 21:28:28   4969] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1655.0M
[03/09 21:28:28   4969] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1655.0M
[03/09 21:28:28   4969] **optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1597.8M, totSessionCpu=1:22:50 **
[03/09 21:28:28   4969] -routeWithEco false                      # bool, default=false
[03/09 21:28:28   4969] -routeWithEco true                       # bool, default=false, user setting
[03/09 21:28:28   4969] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 21:28:28   4969] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 21:28:28   4969] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 21:28:28   4969] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 21:28:28   4969] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 21:28:28   4969] 
[03/09 21:28:28   4969] globalDetailRoute
[03/09 21:28:28   4969] 
[03/09 21:28:28   4969] #setNanoRouteMode -drouteAutoStop true
[03/09 21:28:28   4969] #setNanoRouteMode -drouteFixAntenna true
[03/09 21:28:28   4969] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/09 21:28:28   4969] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 21:28:28   4969] #setNanoRouteMode -routeWithEco true
[03/09 21:28:28   4969] #setNanoRouteMode -routeWithSiDriven false
[03/09 21:28:28   4969] #setNanoRouteMode -routeWithTimingDriven false
[03/09 21:28:28   4969] #Start globalDetailRoute on Sun Mar  9 21:28:28 2025
[03/09 21:28:28   4969] #
[03/09 21:28:28   4969] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:28:29   4970] ### Net info: total nets: 33707
[03/09 21:28:29   4970] ### Net info: dirty nets: 0
[03/09 21:28:29   4970] ### Net info: marked as disconnected nets: 0
[03/09 21:28:30   4971] ### Net info: fully routed nets: 33450
[03/09 21:28:30   4971] ### Net info: trivial (single pin) nets: 0
[03/09 21:28:30   4971] ### Net info: unrouted nets: 257
[03/09 21:28:30   4971] ### Net info: re-extraction nets: 0
[03/09 21:28:30   4971] ### Net info: ignored nets: 0
[03/09 21:28:30   4971] ### Net info: skip routing nets: 0
[03/09 21:28:30   4971] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 21:28:30   4971] #Loading the last recorded routing design signature
[03/09 21:28:31   4972] #No placement changes detected since last routing
[03/09 21:28:31   4972] #Start routing data preparation.
[03/09 21:28:31   4972] #Minimum voltage of a net in the design = 0.000.
[03/09 21:28:31   4972] #Maximum voltage of a net in the design = 1.100.
[03/09 21:28:31   4972] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 21:28:31   4972] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 21:28:31   4972] #Voltage range [0.000 - 1.100] has 33705 nets.
[03/09 21:28:32   4973] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 21:28:32   4973] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:28:32   4973] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:28:32   4973] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:28:32   4973] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:28:32   4973] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:28:32   4973] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:28:32   4973] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:28:33   4974] #1004/33450 = 3% of signal nets have been set as priority nets
[03/09 21:28:33   4974] #Regenerating Ggrids automatically.
[03/09 21:28:33   4974] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 21:28:33   4974] #Using automatically generated G-grids.
[03/09 21:28:33   4974] #Done routing data preparation.
[03/09 21:28:33   4974] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1363.41 (MB), peak = 1468.79 (MB)
[03/09 21:28:33   4974] #Merging special wires...
[03/09 21:28:33   4974] #Found 0 nets for post-route si or timing fixing.
[03/09 21:28:33   4974] #WARNING (NRGR-22) Design is already detail routed.
[03/09 21:28:33   4974] #Cpu time = 00:00:03
[03/09 21:28:33   4974] #Elapsed time = 00:00:03
[03/09 21:28:33   4974] #Increased memory = -1.41 (MB)
[03/09 21:28:33   4974] #Total memory = 1363.41 (MB)
[03/09 21:28:33   4974] #Peak memory = 1468.79 (MB)
[03/09 21:28:34   4975] #
[03/09 21:28:34   4975] #Start Detail Routing..
[03/09 21:28:34   4975] #start initial detail routing ...
[03/09 21:28:35   4976] #    number of violations = 0
[03/09 21:28:35   4976] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.17 (MB), peak = 1468.79 (MB)
[03/09 21:28:35   4976] #start 1st optimization iteration ...
[03/09 21:28:35   4976] #    number of violations = 0
[03/09 21:28:35   4976] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.17 (MB), peak = 1468.79 (MB)
[03/09 21:28:35   4976] #Complete Detail Routing.
[03/09 21:28:35   4976] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:28:35   4976] #Total wire length = 632667 um.
[03/09 21:28:35   4976] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M1 = 907 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M2 = 156165 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M3 = 232141 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M4 = 148098 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M5 = 66134 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M7 = 10073 um.
[03/09 21:28:35   4976] #Total wire length on LAYER M8 = 12742 um.
[03/09 21:28:35   4976] #Total number of vias = 237122
[03/09 21:28:35   4976] #Total number of multi-cut vias = 165213 ( 69.7%)
[03/09 21:28:35   4976] #Total number of single cut vias = 71909 ( 30.3%)
[03/09 21:28:35   4976] #Up-Via Summary (total 237122):
[03/09 21:28:35   4976] #                   single-cut          multi-cut      Total
[03/09 21:28:35   4976] #-----------------------------------------------------------
[03/09 21:28:35   4976] #  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
[03/09 21:28:35   4976] #  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
[03/09 21:28:35   4976] #  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
[03/09 21:28:35   4976] #  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
[03/09 21:28:35   4976] #  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
[03/09 21:28:35   4976] #  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
[03/09 21:28:35   4976] #  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
[03/09 21:28:35   4976] #-----------------------------------------------------------
[03/09 21:28:35   4976] #                71909 ( 30.3%)    165213 ( 69.7%)     237122 
[03/09 21:28:35   4976] #
[03/09 21:28:35   4976] #Total number of DRC violations = 0
[03/09 21:28:35   4976] #Cpu time = 00:00:02
[03/09 21:28:35   4976] #Elapsed time = 00:00:02
[03/09 21:28:35   4976] #Increased memory = 0.25 (MB)
[03/09 21:28:35   4976] #Total memory = 1363.66 (MB)
[03/09 21:28:35   4976] #Peak memory = 1468.79 (MB)
[03/09 21:28:36   4976] #
[03/09 21:28:36   4976] #start routing for process antenna violation fix ...
[03/09 21:28:36   4977] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.40 (MB), peak = 1468.79 (MB)
[03/09 21:28:36   4977] #
[03/09 21:28:37   4977] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:28:37   4977] #Total wire length = 632667 um.
[03/09 21:28:37   4977] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M1 = 907 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M2 = 156165 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M3 = 232141 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M4 = 148098 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M5 = 66134 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M7 = 10073 um.
[03/09 21:28:37   4977] #Total wire length on LAYER M8 = 12742 um.
[03/09 21:28:37   4977] #Total number of vias = 237122
[03/09 21:28:37   4977] #Total number of multi-cut vias = 165213 ( 69.7%)
[03/09 21:28:37   4977] #Total number of single cut vias = 71909 ( 30.3%)
[03/09 21:28:37   4977] #Up-Via Summary (total 237122):
[03/09 21:28:37   4977] #                   single-cut          multi-cut      Total
[03/09 21:28:37   4977] #-----------------------------------------------------------
[03/09 21:28:37   4977] #  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
[03/09 21:28:37   4977] #  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
[03/09 21:28:37   4977] #  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
[03/09 21:28:37   4977] #  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
[03/09 21:28:37   4977] #  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
[03/09 21:28:37   4977] #  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
[03/09 21:28:37   4977] #  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
[03/09 21:28:37   4977] #-----------------------------------------------------------
[03/09 21:28:37   4977] #                71909 ( 30.3%)    165213 ( 69.7%)     237122 
[03/09 21:28:37   4977] #
[03/09 21:28:37   4977] #Total number of DRC violations = 0
[03/09 21:28:37   4977] #Total number of net violated process antenna rule = 0
[03/09 21:28:37   4977] #
[03/09 21:28:39   4980] #
[03/09 21:28:39   4980] #Start Post Route via swapping..
[03/09 21:28:39   4980] #0.00% of area are rerouted by ECO routing.
[03/09 21:28:39   4980] #    number of violations = 0
[03/09 21:28:39   4980] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.17 (MB), peak = 1468.79 (MB)
[03/09 21:28:39   4980] #    number of violations = 0
[03/09 21:28:39   4980] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.28 (MB), peak = 1468.79 (MB)
[03/09 21:28:39   4980] #CELL_VIEW core,init has no DRC violation.
[03/09 21:28:39   4980] #Total number of DRC violations = 0
[03/09 21:28:39   4980] #Total number of net violated process antenna rule = 0
[03/09 21:28:39   4980] #No via is swapped.
[03/09 21:28:39   4980] #Post Route via swapping is done.
[03/09 21:28:39   4980] #Total number of nets with non-default rule or having extra spacing = 234
[03/09 21:28:39   4980] #Total wire length = 632667 um.
[03/09 21:28:39   4980] #Total half perimeter of net bounding box = 557234 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M1 = 907 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M2 = 156165 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M3 = 232141 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M4 = 148098 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M5 = 66134 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M7 = 10073 um.
[03/09 21:28:39   4980] #Total wire length on LAYER M8 = 12742 um.
[03/09 21:28:39   4980] #Total number of vias = 237122
[03/09 21:28:39   4980] #Total number of multi-cut vias = 165213 ( 69.7%)
[03/09 21:28:39   4980] #Total number of single cut vias = 71909 ( 30.3%)
[03/09 21:28:39   4980] #Up-Via Summary (total 237122):
[03/09 21:28:39   4980] #                   single-cut          multi-cut      Total
[03/09 21:28:39   4980] #-----------------------------------------------------------
[03/09 21:28:39   4980] #  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
[03/09 21:28:39   4980] #  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
[03/09 21:28:39   4980] #  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
[03/09 21:28:39   4980] #  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
[03/09 21:28:39   4980] #  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
[03/09 21:28:39   4980] #  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
[03/09 21:28:39   4980] #  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
[03/09 21:28:39   4980] #-----------------------------------------------------------
[03/09 21:28:39   4980] #                71909 ( 30.3%)    165213 ( 69.7%)     237122 
[03/09 21:28:39   4980] #
[03/09 21:28:39   4980] #detailRoute Statistics:
[03/09 21:28:39   4980] #Cpu time = 00:00:06
[03/09 21:28:39   4980] #Elapsed time = 00:00:06
[03/09 21:28:39   4980] #Increased memory = 2.13 (MB)
[03/09 21:28:39   4980] #Total memory = 1365.54 (MB)
[03/09 21:28:39   4980] #Peak memory = 1468.79 (MB)
[03/09 21:28:39   4980] #Updating routing design signature
[03/09 21:28:39   4980] #Created 847 library cell signatures
[03/09 21:28:39   4980] #Created 33707 NETS and 0 SPECIALNETS signatures
[03/09 21:28:39   4980] #Created 59632 instance signatures
[03/09 21:28:39   4980] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.76 (MB), peak = 1468.79 (MB)
[03/09 21:28:39   4980] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.88 (MB), peak = 1468.79 (MB)
[03/09 21:28:40   4981] #
[03/09 21:28:40   4981] #globalDetailRoute statistics:
[03/09 21:28:40   4981] #Cpu time = 00:00:12
[03/09 21:28:40   4981] #Elapsed time = 00:00:12
[03/09 21:28:40   4981] #Increased memory = -46.64 (MB)
[03/09 21:28:40   4981] #Total memory = 1349.49 (MB)
[03/09 21:28:40   4981] #Peak memory = 1468.79 (MB)
[03/09 21:28:40   4981] #Number of warnings = 1
[03/09 21:28:40   4981] #Total number of warnings = 157
[03/09 21:28:40   4981] #Number of fails = 0
[03/09 21:28:40   4981] #Total number of fails = 0
[03/09 21:28:40   4981] #Complete globalDetailRoute on Sun Mar  9 21:28:40 2025
[03/09 21:28:40   4981] #
[03/09 21:28:40   4981] **optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1597.5M, totSessionCpu=1:23:02 **
[03/09 21:28:40   4981] -routeWithEco false                      # bool, default=false
[03/09 21:28:40   4981] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 21:28:40   4981] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 21:28:40   4981] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 21:28:40   4981] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:28:40   4981] Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:28:40   4981] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:28:40   4981] RC Extraction called in multi-corner(2) mode.
[03/09 21:28:40   4981] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:28:40   4981] Process corner(s) are loaded.
[03/09 21:28:40   4981]  Corner: Cmax
[03/09 21:28:40   4981]  Corner: Cmin
[03/09 21:28:40   4981] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:28:40   4981] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:28:40   4981]       RC Corner Indexes            0       1   
[03/09 21:28:40   4981] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:28:40   4981] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:28:40   4981] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:28:40   4981] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:28:40   4981] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:28:40   4981] Shrink Factor                : 1.00000
[03/09 21:28:41   4982] Initializing multi-corner capacitance tables ... 
[03/09 21:28:41   4982] Initializing multi-corner resistance tables ...
[03/09 21:28:41   4982] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1597.5M)
[03/09 21:28:42   4983] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:28:42   4983] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1639.4M)
[03/09 21:28:42   4983] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1639.4M)
[03/09 21:28:42   4983] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1639.4M)
[03/09 21:28:43   4984] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1639.4M)
[03/09 21:28:43   4984] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1639.4M)
[03/09 21:28:43   4984] Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1643.4M)
[03/09 21:28:44   4985] Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1643.4M)
[03/09 21:28:45   4986] Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1643.4M)
[03/09 21:28:45   4987] Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1643.4M)
[03/09 21:28:46   4988] Extracted 100% (CPU Time= 0:00:05.6  MEM= 1643.4M)
[03/09 21:28:46   4988] Number of Extracted Resistors     : 598679
[03/09 21:28:46   4988] Number of Extracted Ground Cap.   : 590076
[03/09 21:28:46   4988] Number of Extracted Coupling Cap. : 969664
[03/09 21:28:46   4988] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:28:46   4988] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:28:46   4988]  Corner: Cmax
[03/09 21:28:46   4988]  Corner: Cmin
[03/09 21:28:47   4988] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1631.3M)
[03/09 21:28:47   4988] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:28:47   4988] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:28:47   4988] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1631.348M)
[03/09 21:28:47   4988] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:28:47   4988] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1631.348M)
[03/09 21:28:47   4988] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1631.348M)
[03/09 21:28:47   4989] **optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 1565.2M, totSessionCpu=1:23:09 **
[03/09 21:28:48   4989] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:28:48   4989] Begin IPO call back ...
[03/09 21:28:48   4989] End IPO call back ...
[03/09 21:28:48   4989] #################################################################################
[03/09 21:28:48   4989] # Design Stage: PostRoute
[03/09 21:28:48   4989] # Design Name: core
[03/09 21:28:48   4989] # Design Mode: 65nm
[03/09 21:28:48   4989] # Analysis Mode: MMMC OCV 
[03/09 21:28:48   4989] # Parasitics Mode: SPEF/RCDB
[03/09 21:28:48   4989] # Signoff Settings: SI On 
[03/09 21:28:48   4989] #################################################################################
[03/09 21:28:49   4990] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:28:49   4990] Setting infinite Tws ...
[03/09 21:28:49   4990] First Iteration Infinite Tw... 
[03/09 21:28:49   4990] Calculate early delays in OCV mode...
[03/09 21:28:49   4990] Calculate late delays in OCV mode...
[03/09 21:28:49   4990] Topological Sorting (CPU = 0:00:00.1, MEM = 1577.6M, InitMEM = 1572.7M)
[03/09 21:28:49   4990] Initializing multi-corner capacitance tables ... 
[03/09 21:28:49   4990] Initializing multi-corner resistance tables ...
[03/09 21:28:49   4991] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:28:49   4991] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1594.2M)
[03/09 21:28:49   4991] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:28:58   4999] AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
[03/09 21:28:58   4999] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 21:28:58   4999] End delay calculation. (MEM=1661 CPU=0:00:08.0 REAL=0:00:08.0)
[03/09 21:28:58   4999] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:28:58   4999] *** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1661.0M) ***
[03/09 21:28:59   5000] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1661.0M)
[03/09 21:28:59   5000] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:28:59   5000] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1661.0M)
[03/09 21:28:59   5000] Starting SI iteration 2
[03/09 21:28:59   5000] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:28:59   5000] Calculate early delays in OCV mode...
[03/09 21:28:59   5000] Calculate late delays in OCV mode...
[03/09 21:29:01   5003] AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
[03/09 21:29:01   5003] End delay calculation. (MEM=1637.04 CPU=0:00:02.0 REAL=0:00:02.0)
[03/09 21:29:01   5003] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1637.0M) ***
[03/09 21:29:03   5005] *** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=1:23:25 mem=1637.0M)
[03/09 21:29:03   5005] **optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 1567.4M, totSessionCpu=1:23:25 **
[03/09 21:29:03   5005] Latch borrow mode reset to max_borrow
[03/09 21:29:05   5006] <optDesign CMD> Restore Using all VT Cells
[03/09 21:29:05   5006] Reported timing to dir ./timingReports
[03/09 21:29:05   5006] **optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1567.4M, totSessionCpu=1:23:26 **
[03/09 21:29:05   5006] Begin: glitch net info
[03/09 21:29:05   5006] glitch slack range: number of glitch nets
[03/09 21:29:05   5006] glitch slack < -0.32 : 0
[03/09 21:29:05   5006] -0.32 < glitch slack < -0.28 : 0
[03/09 21:29:05   5006] -0.28 < glitch slack < -0.24 : 0
[03/09 21:29:05   5006] -0.24 < glitch slack < -0.2 : 0
[03/09 21:29:05   5006] -0.2 < glitch slack < -0.16 : 0
[03/09 21:29:05   5006] -0.16 < glitch slack < -0.12 : 0
[03/09 21:29:05   5006] -0.12 < glitch slack < -0.08 : 0
[03/09 21:29:05   5006] -0.08 < glitch slack < -0.04 : 0
[03/09 21:29:05   5006] -0.04 < glitch slack : 0
[03/09 21:29:05   5006] End: glitch net info
[03/09 21:29:05   5006] ** Profile ** Start :  cpu=0:00:00.0, mem=1624.7M
[03/09 21:29:05   5006] ** Profile ** Other data :  cpu=0:00:00.1, mem=1624.7M
[03/09 21:29:05   5006] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1624.7M
[03/09 21:29:07   5008] ** Profile ** Total reports :  cpu=0:00:01.5, mem=1569.5M
[03/09 21:29:08   5009] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1569.5M
[03/09 21:29:08   5009] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1569.5M
[03/09 21:29:08   5009] **optDesign ... cpu = 0:01:18, real = 0:01:17, mem = 1567.4M, totSessionCpu=1:23:29 **
[03/09 21:29:08   5009]  ReSet Options after AAE Based Opt flow 
[03/09 21:29:08   5009] *** Finished optDesign ***
[03/09 21:29:08   5009] 
[03/09 21:29:08   5009] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:23 real=  0:01:22)
[03/09 21:29:08   5009] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 21:29:08   5009] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.5 real=0:00:15.2)
[03/09 21:29:08   5009] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 21:29:08   5009] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.8 real=0:00:18.7)
[03/09 21:29:08   5009] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:08.0 real=0:00:07.9)
[03/09 21:29:08   5009] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[03/09 21:29:08   5009] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:12.1 real=0:00:11.8)
[03/09 21:29:08   5009] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.0 real=0:00:15.9)
[03/09 21:29:08   5009] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 21:29:08   5009] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/09 21:29:08   5009] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 21:29:08   5009] Info: pop threads available for lower-level modules during optimization.
[03/09 21:29:08   5009] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 21:29:08   5009] <CMD> optDesign -postRoute -inc
[03/09 21:29:08   5009] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 21:29:08   5009] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 21:29:08   5009] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:29:08   5009] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:29:08   5009] -setupDynamicPowerViewAsDefaultView false
[03/09 21:29:08   5009]                                            # bool, default=false, private
[03/09 21:29:08   5009] #spOpts: N=65 mergeVia=F 
[03/09 21:29:08   5009] Core basic site is core
[03/09 21:29:08   5009] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 21:29:08   5010] #spOpts: N=65 mergeVia=F 
[03/09 21:29:09   5010] GigaOpt running with 1 threads.
[03/09 21:29:09   5010] Info: 1 threads available for lower-level modules during optimization.
[03/09 21:29:09   5010] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 21:29:09   5010] 	Cell FILL1_LL, site bcore.
[03/09 21:29:09   5010] 	Cell FILL_NW_HH, site bcore.
[03/09 21:29:09   5010] 	Cell FILL_NW_LL, site bcore.
[03/09 21:29:09   5010] 	Cell GFILL, site gacore.
[03/09 21:29:09   5010] 	Cell GFILL10, site gacore.
[03/09 21:29:09   5010] 	Cell GFILL2, site gacore.
[03/09 21:29:09   5010] 	Cell GFILL3, site gacore.
[03/09 21:29:09   5010] 	Cell GFILL4, site gacore.
[03/09 21:29:09   5010] 	Cell LVLLHCD1, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHCD2, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHCD4, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHCD8, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHD1, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHD2, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHD4, site bcore.
[03/09 21:29:09   5010] 	Cell LVLLHD8, site bcore.
[03/09 21:29:09   5010] .
[03/09 21:29:10   5011] Effort level <high> specified for reg2reg path_group
[03/09 21:29:12   5013] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.2M, totSessionCpu=1:23:33 **
[03/09 21:29:12   5013] **INFO: DRVs not fixed with -incr option
[03/09 21:29:12   5013] #Created 847 library cell signatures
[03/09 21:29:12   5013] #Created 33707 NETS and 0 SPECIALNETS signatures
[03/09 21:29:12   5013] #Created 59632 instance signatures
[03/09 21:29:12   5013] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.65 (MB), peak = 1468.79 (MB)
[03/09 21:29:12   5013] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.65 (MB), peak = 1468.79 (MB)
[03/09 21:29:12   5013] #spOpts: N=65 
[03/09 21:29:12   5013] Begin checking placement ... (start mem=1537.2M, init mem=1537.2M)
[03/09 21:29:12   5013] *info: Placed = 59631          (Fixed = 76)
[03/09 21:29:12   5013] *info: Unplaced = 0           
[03/09 21:29:12   5013] Placement Density:98.55%(206813/209855)
[03/09 21:29:12   5013] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1537.2M)
[03/09 21:29:12   5014]  Initial DC engine is -> aae
[03/09 21:29:12   5014]  
[03/09 21:29:12   5014]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 21:29:12   5014]  
[03/09 21:29:12   5014]  
[03/09 21:29:12   5014]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 21:29:12   5014]  
[03/09 21:29:12   5014] Reset EOS DB
[03/09 21:29:12   5014] Ignoring AAE DB Resetting ...
[03/09 21:29:12   5014]  Set Options for AAE Based Opt flow 
[03/09 21:29:12   5014] *** optDesign -postRoute ***
[03/09 21:29:12   5014] DRC Margin: user margin 0.0; extra margin 0
[03/09 21:29:12   5014] Setup Target Slack: user slack 0
[03/09 21:29:12   5014] Hold Target Slack: user slack 0
[03/09 21:29:12   5014] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 21:29:12   5014] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/09 21:29:12   5014] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 21:29:12   5014] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 21:29:12   5014] -setupDynamicPowerViewAsDefaultView false
[03/09 21:29:12   5014]                                            # bool, default=false, private
[03/09 21:29:13   5014] Include MVT Delays for Hold Opt
[03/09 21:29:13   5014] ** INFO : this run is activating 'postRoute' automaton
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014] Type 'man IMPOPT-3663' for more detail.
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014] Power view               = WC_VIEW
[03/09 21:29:13   5014] Number of VT partitions  = 2
[03/09 21:29:13   5014] Standard cells in design = 811
[03/09 21:29:13   5014] Instances in design      = 31502
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014] Instance distribution across the VT partitions:
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014]  LVT : inst = 14988 (47.6%), cells = 335 (41%)
[03/09 21:29:13   5014]    Lib tcbn65gpluswc        : inst = 14988 (47.6%)
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014]  HVT : inst = 16514 (52.4%), cells = 457 (56%)
[03/09 21:29:13   5014]    Lib tcbn65gpluswc        : inst = 16514 (52.4%)
[03/09 21:29:13   5014] 
[03/09 21:29:13   5014] Reporting took 0 sec
[03/09 21:29:13   5014] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:29:13   5014] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:29:13   5014] Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:29:13   5014] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:29:13   5014] RC Extraction called in multi-corner(2) mode.
[03/09 21:29:13   5014] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:29:13   5014] Process corner(s) are loaded.
[03/09 21:29:13   5014]  Corner: Cmax
[03/09 21:29:13   5014]  Corner: Cmin
[03/09 21:29:13   5014] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:29:13   5014] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:29:13   5014]       RC Corner Indexes            0       1   
[03/09 21:29:13   5014] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:29:13   5014] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:29:13   5014] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:29:13   5014] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:29:13   5014] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:29:13   5014] Shrink Factor                : 1.00000
[03/09 21:29:14   5015] Initializing multi-corner capacitance tables ... 
[03/09 21:29:14   5015] Initializing multi-corner resistance tables ...
[03/09 21:29:14   5015] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1527.2M)
[03/09 21:29:14   5016] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:29:15   5016] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1593.0M)
[03/09 21:29:15   5016] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1593.0M)
[03/09 21:29:15   5016] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1593.0M)
[03/09 21:29:15   5017] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1593.0M)
[03/09 21:29:16   5017] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1593.0M)
[03/09 21:29:16   5017] Extracted 60.0006% (CPU Time= 0:00:02.6  MEM= 1597.0M)
[03/09 21:29:17   5018] Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1597.0M)
[03/09 21:29:17   5019] Extracted 80.0006% (CPU Time= 0:00:03.9  MEM= 1597.0M)
[03/09 21:29:18   5020] Extracted 90.0006% (CPU Time= 0:00:04.9  MEM= 1597.0M)
[03/09 21:29:19   5021] Extracted 100% (CPU Time= 0:00:05.8  MEM= 1597.0M)
[03/09 21:29:19   5021] Number of Extracted Resistors     : 598679
[03/09 21:29:19   5021] Number of Extracted Ground Cap.   : 590076
[03/09 21:29:19   5021] Number of Extracted Coupling Cap. : 969664
[03/09 21:29:19   5021] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:29:19   5021] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:29:19   5021]  Corner: Cmax
[03/09 21:29:19   5021]  Corner: Cmin
[03/09 21:29:20   5021] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1577.0M)
[03/09 21:29:20   5021] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:29:20   5021] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33450 times net's RC data read were performed.
[03/09 21:29:20   5022] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1577.027M)
[03/09 21:29:20   5022] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:29:20   5022] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1577.027M)
[03/09 21:29:20   5022] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1577.027M)
[03/09 21:29:20   5022] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:29:20   5022] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1554.3M)
[03/09 21:29:21   5022] Initializing multi-corner capacitance tables ... 
[03/09 21:29:21   5022] Initializing multi-corner resistance tables ...
[03/09 21:29:22   5023] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:29:22   5023] Begin IPO call back ...
[03/09 21:29:22   5023] End IPO call back ...
[03/09 21:29:22   5024] #################################################################################
[03/09 21:29:22   5024] # Design Stage: PostRoute
[03/09 21:29:22   5024] # Design Name: core
[03/09 21:29:22   5024] # Design Mode: 65nm
[03/09 21:29:22   5024] # Analysis Mode: MMMC OCV 
[03/09 21:29:22   5024] # Parasitics Mode: SPEF/RCDB
[03/09 21:29:22   5024] # Signoff Settings: SI On 
[03/09 21:29:22   5024] #################################################################################
[03/09 21:29:23   5024] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:29:23   5024] Setting infinite Tws ...
[03/09 21:29:23   5024] First Iteration Infinite Tw... 
[03/09 21:29:23   5024] Calculate early delays in OCV mode...
[03/09 21:29:23   5024] Calculate late delays in OCV mode...
[03/09 21:29:23   5024] Topological Sorting (CPU = 0:00:00.1, MEM = 1557.1M, InitMEM = 1552.3M)
[03/09 21:29:31   5032] AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
[03/09 21:29:31   5032] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 21:29:31   5032] End delay calculation. (MEM=1640.56 CPU=0:00:08.0 REAL=0:00:08.0)
[03/09 21:29:31   5032] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:29:31   5033] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1640.6M) ***
[03/09 21:29:32   5034] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1640.6M)
[03/09 21:29:32   5034] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:29:32   5034] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1640.6M)
[03/09 21:29:32   5034] 
[03/09 21:29:32   5034] Executing IPO callback for view pruning ..
[03/09 21:29:32   5034] Starting SI iteration 2
[03/09 21:29:33   5034] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:29:33   5034] Calculate early delays in OCV mode...
[03/09 21:29:33   5034] Calculate late delays in OCV mode...
[03/09 21:29:35   5036] AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
[03/09 21:29:35   5036] End delay calculation. (MEM=1616.61 CPU=0:00:02.0 REAL=0:00:02.0)
[03/09 21:29:35   5036] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1616.6M) ***
[03/09 21:29:36   5038] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:14.0 totSessionCpu=1:23:58 mem=1616.6M)
[03/09 21:29:36   5038] ** Profile ** Start :  cpu=0:00:00.0, mem=1616.6M
[03/09 21:29:36   5038] ** Profile ** Other data :  cpu=0:00:00.1, mem=1616.6M
[03/09 21:29:37   5038] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1616.6M
[03/09 21:29:38   5039] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1616.6M
[03/09 21:29:38   5039] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1616.6M
[03/09 21:29:38   5039] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1511.2M, totSessionCpu=1:24:00 **
[03/09 21:29:38   5039] Setting latch borrow mode to budget during optimization.
[03/09 21:29:40   5041] *** Timing NOT met, worst failing slack is -0.530
[03/09 21:29:40   5041] *** Check timing (0:00:00.0)
[03/09 21:29:40   5041] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:29:40   5041] optDesignOneStep: Leakage Power Flow
[03/09 21:29:40   5041] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:29:40   5041] Begin: GigaOpt Optimization in WNS mode
[03/09 21:29:40   5041] Info: 221 clock nets excluded from IPO operation.
[03/09 21:29:40   5041] PhyDesignGrid: maxLocalDensity 0.96
[03/09 21:29:40   5041] #spOpts: N=65 mergeVia=F 
[03/09 21:29:45   5046] *info: 221 clock nets excluded
[03/09 21:29:45   5046] *info: 2 special nets excluded.
[03/09 21:29:45   5046] *info: 257 no-driver nets excluded.
[03/09 21:29:46   5048] ** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -269.834 Density 98.55
[03/09 21:29:46   5048] Optimizer WNS Pass 0
[03/09 21:29:47   5048] Active Path Group: reg2reg  
[03/09 21:29:47   5048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:47   5048] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:29:47   5048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:47   5048] |  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:00.0| 1752.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 21:29:48   5049] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:53   5054] skewClock has sized CTS_ccl_BUF_clk_G0_L4_27 (CKBD8)
[03/09 21:29:53   5054] skewClock has sized CTS_ccl_BUF_clk_G0_L4_21 (CKBD8)
[03/09 21:29:53   5054] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5413_CTS_170 (INVD3)
[03/09 21:29:53   5054] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC5414_CTS_170 (INVD3)
[03/09 21:29:53   5054] skewClock sized 2 and inserted 2 insts
[03/09 21:29:54   5055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:54   5055] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:29:54   5055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:54   5055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:55   5056] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:55   5056] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:29:55   5056] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:55   5056] |  -0.283|   -0.530|-225.322| -276.387|    98.55%|   0:00:08.0| 1753.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:29:55   5056] |  -0.283|   -0.530|-225.322| -276.387|    98.55%|   0:00:00.0| 1753.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:29:55   5056] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:29:55   5056] 
[03/09 21:29:55   5056] *** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:08.0 mem=1753.4M) ***
[03/09 21:29:55   5056] 
[03/09 21:29:55   5056] *** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=1753.4M) ***
[03/09 21:29:55   5056] ** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -276.387 Density 98.55
[03/09 21:29:55   5056] Update Timing Windows (Threshold 0.014) ...
[03/09 21:29:55   5057] Re Calculate Delays on 10 Nets
[03/09 21:29:55   5057] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:29:55   5057] Layer 3 has 223 constrained nets 
[03/09 21:29:55   5057] Layer 7 has 240 constrained nets 
[03/09 21:29:55   5057] **** End NDR-Layer Usage Statistics ****
[03/09 21:29:55   5057] 
[03/09 21:29:55   5057] *** Finish Post Route Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=1753.4M) ***
[03/09 21:29:55   5057] #spOpts: N=65 
[03/09 21:29:55   5057] *** Starting refinePlace (1:24:17 mem=1742.3M) ***
[03/09 21:29:55   5057] Total net bbox length = 5.192e+05 (2.632e+05 2.560e+05) (ext = 2.505e+04)
[03/09 21:29:55   5057] Starting refinePlace ...
[03/09 21:29:55   5057] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:29:55   5057] Density distribution unevenness ratio = 0.794%
[03/09 21:29:56   5057]   Spread Effort: high, post-route mode, useDDP on.
[03/09 21:29:56   5057] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1742.3MB) @(1:24:17 - 1:24:18).
[03/09 21:29:56   5057] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:29:56   5057] wireLenOptFixPriorityInst 5045 inst fixed
[03/09 21:29:56   5058] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:29:56   5058] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1742.3MB) @(1:24:18 - 1:24:18).
[03/09 21:29:56   5058] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:29:56   5058] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1742.3MB
[03/09 21:29:56   5058] Statistics of distance of Instance movement in refine placement:
[03/09 21:29:56   5058]   maximum (X+Y) =         0.00 um
[03/09 21:29:56   5058]   mean    (X+Y) =         0.00 um
[03/09 21:29:56   5058] Summary Report:
[03/09 21:29:56   5058] Instances move: 0 (out of 31433 movable)
[03/09 21:29:56   5058] Mean displacement: 0.00 um
[03/09 21:29:56   5058] Max displacement: 0.00 um 
[03/09 21:29:56   5058] Total instances moved : 0
[03/09 21:29:56   5058] Total net bbox length = 5.192e+05 (2.632e+05 2.560e+05) (ext = 2.505e+04)
[03/09 21:29:56   5058] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1742.3MB
[03/09 21:29:56   5058] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1742.3MB) @(1:24:17 - 1:24:18).
[03/09 21:29:56   5058] *** Finished refinePlace (1:24:18 mem=1742.3M) ***
[03/09 21:29:56   5058] #spOpts: N=65 
[03/09 21:29:56   5058] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:29:56   5058] Density distribution unevenness ratio = 0.792%
[03/09 21:29:56   5058] End: GigaOpt Optimization in WNS mode
[03/09 21:29:56   5058] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:29:56   5058] optDesignOneStep: Leakage Power Flow
[03/09 21:29:56   5058] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 21:29:57   5058] Begin: GigaOpt Optimization in TNS mode
[03/09 21:29:57   5059] Info: 223 clock nets excluded from IPO operation.
[03/09 21:29:57   5059] PhyDesignGrid: maxLocalDensity 0.96
[03/09 21:29:57   5059] #spOpts: N=65 
[03/09 21:30:00   5062] *info: 223 clock nets excluded
[03/09 21:30:00   5062] *info: 2 special nets excluded.
[03/09 21:30:00   5062] *info: 257 no-driver nets excluded.
[03/09 21:30:02   5064] ** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -276.387 Density 98.55
[03/09 21:30:02   5064] Optimizer TNS Opt
[03/09 21:30:02   5064] Active Path Group: reg2reg  
[03/09 21:30:02   5064] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:02   5064] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:30:02   5064] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:02   5064] |  -0.283|   -0.530|-225.322| -276.387|    98.55%|   0:00:00.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:30:03   5065] |  -0.283|   -0.530|-223.246| -274.311|    98.55%|   0:00:01.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:30:05   5066] |  -0.283|   -0.530|-223.233| -274.299|    98.55%|   0:00:02.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 21:30:07   5068] |  -0.283|   -0.530|-223.238| -274.303|    98.55%|   0:00:02.0| 1755.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 21:30:07   5068] |        |         |        |         |          |            |        |          |         | _reg_45_/D                                         |
[03/09 21:30:07   5068] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:15   5076] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD3)
[03/09 21:30:15   5076] skewClock has sized CTS_ccl_BUF_clk_G0_L4_35 (CKBD8)
[03/09 21:30:15   5076] skewClock has sized FE_USKC5308_CTS_181 (BUFFD8)
[03/09 21:30:15   5076] skewClock has sized CTS_ccl_BUF_clk_G0_L4_36 (CKBD3)
[03/09 21:30:15   5076] skewClock has sized FE_USKC5328_CTS_185 (BUFFD8)
[03/09 21:30:15   5076] skewClock has sized mac_array_instance/FE_USKC5330_CTS_61 (CKBD12)
[03/09 21:30:15   5076] skewClock has sized FE_USKC5299_CTS_179 (BUFFD8)
[03/09 21:30:15   5076] skewClock has sized FE_USKC5369_CTS_174 (CKBD12)
[03/09 21:30:15   5076] skewClock has sized ofifo_inst/FE_USKC5371_CTS_7 (BUFFD8)
[03/09 21:30:15   5076] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 (CKBD8)
[03/09 21:30:15   5076] skewClock has inserted mac_array_instance/FE_USKC5418_CTS_63 (CKND8)
[03/09 21:30:15   5076] skewClock has inserted mac_array_instance/FE_USKC5419_CTS_63 (CKND8)
[03/09 21:30:15   5076] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5420_CTS_11 (CKND4)
[03/09 21:30:15   5076] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5421_CTS_11 (CKND4)
[03/09 21:30:15   5076] skewClock has inserted FE_USKC5422_CTS_175 (CKBD4)
[03/09 21:30:15   5076] skewClock has inserted FE_USKC5423_CTS_189 (CKBD4)
[03/09 21:30:15   5076] skewClock has inserted FE_USKC5424_CTS_189 (BUFFD2)
[03/09 21:30:15   5076] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5425_CTS_4 (CKND3)
[03/09 21:30:15   5076] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC5426_CTS_4 (CKND3)
[03/09 21:30:15   5076] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC5427_CTS_10 (BUFFD6)
[03/09 21:30:15   5076] skewClock sized 10 and inserted 10 insts
[03/09 21:30:16   5078] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:16   5078] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:30:16   5078] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:16   5078] |  -0.284|   -0.548|-219.064| -276.092|    98.56%|   0:00:09.0| 1785.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/09 21:30:16   5078] |  -0.283|   -0.548|-218.253| -275.281|    98.56%|   0:00:00.0| 1785.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/09 21:30:16   5078] |        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
[03/09 21:30:18   5079] |  -0.283|   -0.548|-218.253| -275.281|    98.56%|   0:00:02.0| 1785.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/09 21:30:18   5079] |        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
[03/09 21:30:18   5080] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:26   5087] skewClock has sized FE_USKC5339_CTS_191 (CKBD12)
[03/09 21:30:26   5087] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 (CKBD8)
[03/09 21:30:26   5087] skewClock has sized FE_USKC5334_CTS_182 (BUFFD8)
[03/09 21:30:26   5087] skewClock has sized FE_USKC5369_CTS_174 (CKBD8)
[03/09 21:30:26   5087] skewClock has inserted FE_USKC5428_CTS_181 (CKBD3)
[03/09 21:30:26   5087] skewClock sized 4 and inserted 1 insts
[03/09 21:30:26   5088] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:26   5088] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:30:26   5088] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:26   5088] |  -0.283|   -0.548|-216.448| -274.022|    98.56%|   0:00:08.0| 1787.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 21:30:26   5088] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/09 21:30:26   5088] |  -0.283|   -0.548|-216.303| -273.877|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/09 21:30:27   5089] |  -0.283|   -0.548|-216.158| -273.732|    98.56%|   0:00:01.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
[03/09 21:30:27   5089] |  -0.283|   -0.548|-216.130| -273.703|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
[03/09 21:30:28   5090] |  -0.283|   -0.548|-216.034| -273.608|    98.56%|   0:00:01.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 21:30:29   5090] |  -0.283|   -0.548|-216.011| -273.585|    98.56%|   0:00:01.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/09 21:30:29   5091] |  -0.283|   -0.548|-215.995| -273.569|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 21:30:29   5091] |        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
[03/09 21:30:29   5091] |  -0.283|   -0.548|-215.995| -273.569|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:30:29   5091] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:30:29   5091] 
[03/09 21:30:29   5091] *** Finish Core Optimize Step (cpu=0:00:26.9 real=0:00:27.0 mem=1787.0M) ***
[03/09 21:30:29   5091] 
[03/09 21:30:29   5091] *** Finished Optimize Step Cumulative (cpu=0:00:27.0 real=0:00:27.0 mem=1787.0M) ***
[03/09 21:30:29   5091] ** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -273.569 Density 98.56
[03/09 21:30:29   5091] Update Timing Windows (Threshold 0.014) ...
[03/09 21:30:29   5091] Re Calculate Delays on 18 Nets
[03/09 21:30:29   5091] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:30:29   5091] Layer 3 has 234 constrained nets 
[03/09 21:30:29   5091] Layer 7 has 241 constrained nets 
[03/09 21:30:29   5091] **** End NDR-Layer Usage Statistics ****
[03/09 21:30:29   5091] 
[03/09 21:30:29   5091] *** Finish Post Route Setup Fixing (cpu=0:00:27.5 real=0:00:27.0 mem=1787.0M) ***
[03/09 21:30:29   5091] #spOpts: N=65 
[03/09 21:30:29   5091] *** Starting refinePlace (1:24:52 mem=1767.9M) ***
[03/09 21:30:29   5091] Total net bbox length = 5.196e+05 (2.634e+05 2.561e+05) (ext = 2.505e+04)
[03/09 21:30:29   5091] Starting refinePlace ...
[03/09 21:30:30   5091] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:30:30   5091] Density distribution unevenness ratio = 0.786%
[03/09 21:30:30   5092]   Spread Effort: high, post-route mode, useDDP on.
[03/09 21:30:30   5092] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1767.9MB) @(1:24:52 - 1:24:52).
[03/09 21:30:30   5092] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:30:30   5092] wireLenOptFixPriorityInst 5049 inst fixed
[03/09 21:30:30   5092] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:30:30   5092] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1767.9MB) @(1:24:52 - 1:24:52).
[03/09 21:30:30   5092] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 21:30:30   5092] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1767.9MB
[03/09 21:30:30   5092] Statistics of distance of Instance movement in refine placement:
[03/09 21:30:30   5092]   maximum (X+Y) =         0.00 um
[03/09 21:30:30   5092]   mean    (X+Y) =         0.00 um
[03/09 21:30:30   5092] Summary Report:
[03/09 21:30:30   5092] Instances move: 0 (out of 31450 movable)
[03/09 21:30:30   5092] Mean displacement: 0.00 um
[03/09 21:30:30   5092] Max displacement: 0.00 um 
[03/09 21:30:30   5092] Total instances moved : 0
[03/09 21:30:30   5092] Total net bbox length = 5.196e+05 (2.634e+05 2.561e+05) (ext = 2.505e+04)
[03/09 21:30:30   5092] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1767.9MB
[03/09 21:30:30   5092] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1767.9MB) @(1:24:52 - 1:24:53).
[03/09 21:30:30   5092] *** Finished refinePlace (1:24:53 mem=1767.9M) ***
[03/09 21:30:30   5092] #spOpts: N=65 
[03/09 21:30:30   5092] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/09 21:30:30   5092] Density distribution unevenness ratio = 0.785%
[03/09 21:30:30   5092] End: GigaOpt Optimization in TNS mode
[03/09 21:30:31   5093]   Timing Snapshot: (REF)
[03/09 21:30:31   5093]      Weighted WNS: -0.309
[03/09 21:30:31   5093]       All  PG WNS: -0.548
[03/09 21:30:31   5093]       High PG WNS: -0.283
[03/09 21:30:31   5093]       All  PG TNS: -273.569
[03/09 21:30:31   5093]       High PG TNS: -215.995
[03/09 21:30:31   5093]          Tran DRV: 0
[03/09 21:30:31   5093]           Cap DRV: 0
[03/09 21:30:31   5093]        Fanout DRV: 0
[03/09 21:30:31   5093]            Glitch: 0
[03/09 21:30:31   5093]    Category Slack: { [L, -0.548] [H, -0.283] }
[03/09 21:30:31   5093] 
[03/09 21:30:32   5094] Default Rule : ""
[03/09 21:30:32   5094] Non Default Rules :
[03/09 21:30:32   5094] Worst Slack : -0.283 ns
[03/09 21:30:32   5094] Total 0 nets layer assigned (0.7).
[03/09 21:30:32   5094] GigaOpt: setting up router preferences
[03/09 21:30:32   5094]         design wns: -0.2827
[03/09 21:30:32   5094]         slack threshold: 1.1373
[03/09 21:30:32   5094] GigaOpt: 0 nets assigned router directives
[03/09 21:30:32   5094] 
[03/09 21:30:32   5094] Start Assign Priority Nets ...
[03/09 21:30:32   5094] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 21:30:32   5094] Existing Priority Nets 0 (0.0%)
[03/09 21:30:32   5094] Total Assign Priority Nets 1004 (3.0%)
[03/09 21:30:32   5094] Default Rule : ""
[03/09 21:30:32   5094] Non Default Rules :
[03/09 21:30:32   5095] Worst Slack : -0.548 ns
[03/09 21:30:33   5095] Total 0 nets layer assigned (0.4).
[03/09 21:30:33   5095] GigaOpt: setting up router preferences
[03/09 21:30:33   5095]         design wns: -0.5479
[03/09 21:30:33   5095]         slack threshold: 0.8721
[03/09 21:30:33   5095] GigaOpt: 0 nets assigned router directives
[03/09 21:30:33   5095] 
[03/09 21:30:33   5095] Start Assign Priority Nets ...
[03/09 21:30:33   5095] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 21:30:33   5095] Existing Priority Nets 0 (0.0%)
[03/09 21:30:33   5095] Total Assign Priority Nets 1004 (3.0%)
[03/09 21:30:33   5095] ** Profile ** Start :  cpu=0:00:00.0, mem=1764.9M
[03/09 21:30:33   5095] ** Profile ** Other data :  cpu=0:00:00.1, mem=1764.9M
[03/09 21:30:33   5095] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1764.9M
[03/09 21:30:34   5096] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1764.9M
[03/09 21:30:34   5096] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.283  | -0.548  |
|           TNS (ns):|-273.569 |-215.995 | -57.574 |
|    Violating Paths:|  1633   |  1473   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1764.9M
[03/09 21:30:34   5096] **optDesign ... cpu = 0:01:24, real = 0:01:22, mem = 1599.4M, totSessionCpu=1:24:57 **
[03/09 21:30:34   5096] -routeWithEco false                      # bool, default=false
[03/09 21:30:34   5096] -routeWithEco true                       # bool, default=false, user setting
[03/09 21:30:34   5096] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 21:30:34   5096] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 21:30:34   5096] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 21:30:34   5096] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 21:30:34   5096] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 21:30:34   5096] 
[03/09 21:30:34   5096] globalDetailRoute
[03/09 21:30:34   5096] 
[03/09 21:30:34   5096] #setNanoRouteMode -drouteAutoStop true
[03/09 21:30:34   5096] #setNanoRouteMode -drouteFixAntenna true
[03/09 21:30:34   5096] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/09 21:30:34   5096] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 21:30:34   5096] #setNanoRouteMode -routeWithEco true
[03/09 21:30:34   5096] #setNanoRouteMode -routeWithSiDriven false
[03/09 21:30:34   5096] #setNanoRouteMode -routeWithTimingDriven false
[03/09 21:30:34   5096] #Start globalDetailRoute on Sun Mar  9 21:30:34 2025
[03/09 21:30:34   5096] #
[03/09 21:30:34   5096] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 40110 times net's RC data read were performed.
[03/09 21:30:35   5097] ### Net info: total nets: 33725
[03/09 21:30:35   5097] ### Net info: dirty nets: 37
[03/09 21:30:35   5097] ### Net info: marked as disconnected nets: 0
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 connects to NET mac_array_instance/FE_USKN5400_CTS_61 at location ( 125.900 366.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN5400_CTS_61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC5369_CTS_174 connects to NET FE_USKN5369_CTS_174 at location ( 315.100 231.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET FE_USKN5369_CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET mac_array_instance/CTS_70 at location ( 373.900 336.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET mac_array_instance/CTS_68 at location ( 376.900 337.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5339_CTS_191 connects to NET CTS_191 at location ( 127.700 209.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_35 connects to NET CTS_185 at location ( 190.500 88.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5308_CTS_181 connects to NET CTS_181 at location ( 137.500 84.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_27 connects to NET CTS_177 at location ( 271.900 257.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_21 connects to NET CTS_177 at location ( 254.100 242.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_27 connects to NET CTS_176 at location ( 274.500 257.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5369_CTS_174 connects to NET CTS_174 at location ( 318.100 230.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 connects to NET CTS_169 at location ( 262.300 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10811_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5685_0 at location ( 263.100 353.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5685_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_2__mac_col_inst/U98 connects to NET mac_array_instance/FE_OCPN4471_q_temp_74_ at location ( 233.300 379.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN4471_q_temp_74_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9464_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4176_0 at location ( 375.100 279.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4176_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U16 connects to NET mac_array_instance/FE_OCPN4163_q_temp_400_ at location ( 364.300 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN4163_q_temp_400_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_6__mac_col_inst/U25 connects to NET mac_array_instance/FE_OCPN2787_q_temp_331_ at location ( 406.100 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2787_q_temp_331_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5636_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3308_0 at location ( 449.300 362.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3308_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10966_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2173_0 at location ( 374.100 266.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2173_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1599_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1206_0 at location ( 353.700 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1206_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/09 21:30:35   5097] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:30:35   5097] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1202_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 21:30:35   5097] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/09 21:30:35   5097] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:30:36   5098] ### Net info: fully routed nets: 33335
[03/09 21:30:36   5098] ### Net info: trivial (single pin) nets: 0
[03/09 21:30:36   5098] ### Net info: unrouted nets: 270
[03/09 21:30:36   5098] ### Net info: re-extraction nets: 120
[03/09 21:30:36   5098] ### Net info: ignored nets: 0
[03/09 21:30:36   5098] ### Net info: skip routing nets: 0
[03/09 21:30:36   5098] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 21:30:36   5098] #Loading the last recorded routing design signature
[03/09 21:30:37   5099] #Created 19 NETS and 0 SPECIALNETS new signatures
[03/09 21:30:37   5099] #Summary of the placement changes since last routing:
[03/09 21:30:37   5099] #  Number of instances added (including moved) = 26
[03/09 21:30:37   5099] #  Number of instances deleted (including moved) = 8
[03/09 21:30:37   5099] #  Number of instances resized = 31
[03/09 21:30:37   5099] #  Number of instances with same cell size swap = 1
[03/09 21:30:37   5099] #  Number of instances with pin swaps = 2
[03/09 21:30:37   5099] #  Total number of placement changes (moved instances are counted twice) = 65
[03/09 21:30:37   5099] #Start routing data preparation.
[03/09 21:30:37   5099] #Minimum voltage of a net in the design = 0.000.
[03/09 21:30:37   5099] #Maximum voltage of a net in the design = 1.100.
[03/09 21:30:37   5099] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 21:30:37   5099] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 21:30:37   5099] #Voltage range [0.000 - 1.100] has 33723 nets.
[03/09 21:30:38   5100] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 21:30:38   5100] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:30:38   5100] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:30:38   5100] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:30:38   5100] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:30:38   5100] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 21:30:38   5100] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:30:38   5100] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 21:30:39   5101] #1004/33468 = 2% of signal nets have been set as priority nets
[03/09 21:30:39   5101] #Regenerating Ggrids automatically.
[03/09 21:30:39   5101] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 21:30:39   5101] #Using automatically generated G-grids.
[03/09 21:30:39   5101] #Done routing data preparation.
[03/09 21:30:39   5101] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1326.07 (MB), peak = 1514.32 (MB)
[03/09 21:30:39   5101] #Merging special wires...
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 262.450 48.395 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 315.320 246.700 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 317.000 230.500 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 273.800 257.500 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 272.050 257.195 ) on M1 for NET CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 254.250 242.795 ) on M1 for NET CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 136.975 84.700 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 190.650 87.995 ) on M1 for NET CTS_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 127.105 208.900 ) on M1 for NET CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 158.220 66.715 ) on M1 for NET FE_USKN5308_CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 273.355 228.700 ) on M1 for NET FE_USKN5346_CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 253.300 187.315 ) on M1 for NET FE_USKN5357_CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 263.355 190.900 ) on M1 for NET FE_USKN5358_CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 315.250 230.800 ) on M1 for NET FE_USKN5369_CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 263.310 353.030 ) on M1 for NET array_out[48]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 231.540 379.895 ) on M1 for NET mac_array_instance/CTS_63. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 375.800 336.700 ) on M1 for NET mac_array_instance/CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 374.050 336.395 ) on M1 for NET mac_array_instance/CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 405.925 244.885 ) on M1 for NET mac_array_instance/FE_OCPN2787_q_temp_331_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 364.125 135.110 ) on M1 for NET mac_array_instance/FE_OCPN4163_q_temp_400_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 21:30:39   5101] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/09 21:30:39   5101] #To increase the message display limit, refer to the product command reference manual.
[03/09 21:30:39   5101] #
[03/09 21:30:39   5101] #Connectivity extraction summary:
[03/09 21:30:39   5101] #128 routed nets are extracted.
[03/09 21:30:39   5101] #    67 (0.20%) extracted nets are partially routed.
[03/09 21:30:39   5101] #33327 routed nets are imported.
[03/09 21:30:39   5101] #13 (0.04%) nets are without wires.
[03/09 21:30:39   5101] #257 nets are fixed|skipped|trivial (not extracted).
[03/09 21:30:39   5101] #Total number of nets = 33725.
[03/09 21:30:39   5101] #
[03/09 21:30:39   5101] #Found 0 nets for post-route si or timing fixing.
[03/09 21:30:39   5102] #Number of eco nets is 67
[03/09 21:30:39   5102] #
[03/09 21:30:39   5102] #Start data preparation...
[03/09 21:30:39   5102] #
[03/09 21:30:39   5102] #Data preparation is done on Sun Mar  9 21:30:39 2025
[03/09 21:30:39   5102] #
[03/09 21:30:39   5102] #Analyzing routing resource...
[03/09 21:30:41   5104] #Routing resource analysis is done on Sun Mar  9 21:30:41 2025
[03/09 21:30:41   5104] #
[03/09 21:30:41   5104] #  Resource Analysis:
[03/09 21:30:41   5104] #
[03/09 21:30:41   5104] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 21:30:41   5104] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 21:30:41   5104] #  --------------------------------------------------------------
[03/09 21:30:41   5104] #  Metal 1        H        2306          79       25440    92.59%
[03/09 21:30:41   5104] #  Metal 2        V        2311          84       25440     0.71%
[03/09 21:30:41   5104] #  Metal 3        H        2385           0       25440     0.38%
[03/09 21:30:41   5104] #  Metal 4        V        1699         696       25440     3.10%
[03/09 21:30:41   5104] #  Metal 5        H        2385           0       25440     0.00%
[03/09 21:30:41   5104] #  Metal 6        V        2395           0       25440     0.00%
[03/09 21:30:41   5104] #  Metal 7        H         596           0       25440     0.00%
[03/09 21:30:41   5104] #  Metal 8        V         599           0       25440     0.00%
[03/09 21:30:41   5104] #  --------------------------------------------------------------
[03/09 21:30:41   5104] #  Total                  14676       4.48%  203520    12.10%
[03/09 21:30:41   5104] #
[03/09 21:30:41   5104] #  247 nets (0.73%) with 1 preferred extra spacing.
[03/09 21:30:41   5104] #
[03/09 21:30:41   5104] #
[03/09 21:30:41   5104] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1327.65 (MB), peak = 1514.32 (MB)
[03/09 21:30:41   5104] #
[03/09 21:30:42   5104] #start global routing iteration 1...
[03/09 21:30:42   5104] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.42 (MB), peak = 1514.32 (MB)
[03/09 21:30:42   5104] #
[03/09 21:30:42   5104] #start global routing iteration 2...
[03/09 21:30:42   5105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.56 (MB), peak = 1514.32 (MB)
[03/09 21:30:42   5105] #
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
[03/09 21:30:43   5105] #Total number of routable nets = 33468.
[03/09 21:30:43   5105] #Total number of nets in the design = 33725.
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #80 routable nets have only global wires.
[03/09 21:30:43   5105] #33388 routable nets have only detail routed wires.
[03/09 21:30:43   5105] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:30:43   5105] #524 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #Routed nets constraints summary:
[03/09 21:30:43   5105] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #      Default                 33                  5              42  
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #        Total                 33                  5              42  
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #Routing constraints summary of the whole design:
[03/09 21:30:43   5105] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #      Default                247                315           32906  
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #        Total                247                315           32906  
[03/09 21:30:43   5105] #-------------------------------------------------------------------
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #                 OverCon          
[03/09 21:30:43   5105] #                  #Gcell    %Gcell
[03/09 21:30:43   5105] #     Layer           (1)   OverCon
[03/09 21:30:43   5105] #  --------------------------------
[03/09 21:30:43   5105] #   Metal 1      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #   Metal 2      4(0.02%)   (0.02%)
[03/09 21:30:43   5105] #   Metal 3      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #   Metal 4      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #   Metal 5      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #   Metal 6      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #   Metal 7      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #   Metal 8      0(0.00%)   (0.00%)
[03/09 21:30:43   5105] #  --------------------------------
[03/09 21:30:43   5105] #     Total      4(0.00%)   (0.00%)
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/09 21:30:43   5105] #  Overflow after GR: 0.00% H + 0.00% V
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #Complete Global Routing.
[03/09 21:30:43   5105] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 21:30:43   5105] #Total wire length = 633085 um.
[03/09 21:30:43   5105] #Total half perimeter of net bounding box = 557658 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M1 = 906 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M2 = 156174 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M3 = 232383 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M4 = 148242 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M5 = 66137 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M7 = 10085 um.
[03/09 21:30:43   5105] #Total wire length on LAYER M8 = 12751 um.
[03/09 21:30:43   5105] #Total number of vias = 237244
[03/09 21:30:43   5105] #Total number of multi-cut vias = 165178 ( 69.6%)
[03/09 21:30:43   5105] #Total number of single cut vias = 72066 ( 30.4%)
[03/09 21:30:43   5105] #Up-Via Summary (total 237244):
[03/09 21:30:43   5105] #                   single-cut          multi-cut      Total
[03/09 21:30:43   5105] #-----------------------------------------------------------
[03/09 21:30:43   5105] #  Metal 1       70202 ( 64.1%)     39397 ( 35.9%)     109599
[03/09 21:30:43   5105] #  Metal 2        1689 (  1.8%)     93960 ( 98.2%)      95649
[03/09 21:30:43   5105] #  Metal 3         128 (  0.6%)     22824 ( 99.4%)      22952
[03/09 21:30:43   5105] #  Metal 4          14 (  0.2%)      6238 ( 99.8%)       6252
[03/09 21:30:43   5105] #  Metal 5           6 (  0.5%)      1214 ( 99.5%)       1220
[03/09 21:30:43   5105] #  Metal 6          16 (  1.7%)       899 ( 98.3%)        915
[03/09 21:30:43   5105] #  Metal 7          11 (  1.7%)       646 ( 98.3%)        657
[03/09 21:30:43   5105] #-----------------------------------------------------------
[03/09 21:30:43   5105] #                72066 ( 30.4%)    165178 ( 69.6%)     237244 
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #Total number of involved priority nets 33
[03/09 21:30:43   5105] #Maximum src to sink distance for priority net 197.1
[03/09 21:30:43   5105] #Average of max src_to_sink distance for priority net 55.4
[03/09 21:30:43   5105] #Average of ave src_to_sink distance for priority net 34.6
[03/09 21:30:43   5105] #Max overcon = 1 tracks.
[03/09 21:30:43   5105] #Total overcon = 0.00%.
[03/09 21:30:43   5105] #Worst layer Gcell overcon rate = 0.00%.
[03/09 21:30:43   5105] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1353.63 (MB), peak = 1514.32 (MB)
[03/09 21:30:43   5105] #
[03/09 21:30:43   5105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.42 (MB), peak = 1514.32 (MB)
[03/09 21:30:43   5105] #Start Track Assignment.
[03/09 21:30:45   5107] #Done with 45 horizontal wires in 2 hboxes and 32 vertical wires in 2 hboxes.
[03/09 21:30:46   5108] #Done with 5 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
[03/09 21:30:47   5109] #Complete Track Assignment.
[03/09 21:30:47   5109] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 21:30:47   5109] #Total wire length = 633120 um.
[03/09 21:30:47   5109] #Total half perimeter of net bounding box = 557658 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M1 = 923 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M2 = 156177 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M3 = 232403 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M4 = 148241 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M5 = 66135 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M6 = 6408 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M7 = 10083 um.
[03/09 21:30:47   5109] #Total wire length on LAYER M8 = 12751 um.
[03/09 21:30:47   5109] #Total number of vias = 237244
[03/09 21:30:47   5109] #Total number of multi-cut vias = 165178 ( 69.6%)
[03/09 21:30:47   5109] #Total number of single cut vias = 72066 ( 30.4%)
[03/09 21:30:47   5109] #Up-Via Summary (total 237244):
[03/09 21:30:47   5109] #                   single-cut          multi-cut      Total
[03/09 21:30:47   5109] #-----------------------------------------------------------
[03/09 21:30:47   5109] #  Metal 1       70202 ( 64.1%)     39397 ( 35.9%)     109599
[03/09 21:30:47   5109] #  Metal 2        1689 (  1.8%)     93960 ( 98.2%)      95649
[03/09 21:30:47   5109] #  Metal 3         128 (  0.6%)     22824 ( 99.4%)      22952
[03/09 21:30:47   5109] #  Metal 4          14 (  0.2%)      6238 ( 99.8%)       6252
[03/09 21:30:47   5109] #  Metal 5           6 (  0.5%)      1214 ( 99.5%)       1220
[03/09 21:30:47   5109] #  Metal 6          16 (  1.7%)       899 ( 98.3%)        915
[03/09 21:30:47   5109] #  Metal 7          11 (  1.7%)       646 ( 98.3%)        657
[03/09 21:30:47   5109] #-----------------------------------------------------------
[03/09 21:30:47   5109] #                72066 ( 30.4%)    165178 ( 69.6%)     237244 
[03/09 21:30:47   5109] #
[03/09 21:30:47   5109] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1384.95 (MB), peak = 1514.32 (MB)
[03/09 21:30:47   5109] #
[03/09 21:30:47   5109] #Cpu time = 00:00:10
[03/09 21:30:47   5109] #Elapsed time = 00:00:10
[03/09 21:30:47   5109] #Increased memory = 57.47 (MB)
[03/09 21:30:47   5109] #Total memory = 1384.95 (MB)
[03/09 21:30:47   5109] #Peak memory = 1514.32 (MB)
[03/09 21:30:48   5110] #
[03/09 21:30:48   5110] #Start Detail Routing..
[03/09 21:30:48   5110] #start initial detail routing ...
[03/09 21:30:56   5118] # ECO: 2.3% of the total area was rechecked for DRC, and 7.3% required routing.
[03/09 21:30:56   5118] #    number of violations = 6
[03/09 21:30:56   5118] #
[03/09 21:30:56   5118] #    By Layer and Type :
[03/09 21:30:56   5118] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/09 21:30:56   5118] #	M1            0        0        2        2        4
[03/09 21:30:56   5118] #	M2            1        1        0        0        2
[03/09 21:30:56   5118] #	Totals        1        1        2        2        6
[03/09 21:30:56   5118] #57 out of 59649 instances need to be verified(marked ipoed).
[03/09 21:30:56   5118] #3.5% of the total area is being checked for drcs
[03/09 21:30:58   5120] #3.5% of the total area was checked
[03/09 21:30:58   5120] #    number of violations = 69
[03/09 21:30:58   5120] #
[03/09 21:30:58   5120] #    By Layer and Type :
[03/09 21:30:58   5120] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
[03/09 21:30:58   5120] #	M1           23        6       22       12        2        1       66
[03/09 21:30:58   5120] #	M2            1        2        0        0        0        0        3
[03/09 21:30:58   5120] #	Totals       24        8       22       12        2        1       69
[03/09 21:30:58   5120] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1378.82 (MB), peak = 1514.32 (MB)
[03/09 21:30:58   5120] #start 1st optimization iteration ...
[03/09 21:30:59   5121] #    number of violations = 28
[03/09 21:30:59   5121] #
[03/09 21:30:59   5121] #    By Layer and Type :
[03/09 21:30:59   5121] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/09 21:30:59   5121] #	M1           12        6        2        8       28
[03/09 21:30:59   5121] #	Totals       12        6        2        8       28
[03/09 21:30:59   5121] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1355.82 (MB), peak = 1514.32 (MB)
[03/09 21:30:59   5121] #start 2nd optimization iteration ...
[03/09 21:30:59   5122] #    number of violations = 26
[03/09 21:30:59   5122] #
[03/09 21:30:59   5122] #    By Layer and Type :
[03/09 21:30:59   5122] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/09 21:30:59   5122] #	M1           12        4        2        8       26
[03/09 21:30:59   5122] #	Totals       12        4        2        8       26
[03/09 21:30:59   5122] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.46 (MB), peak = 1514.32 (MB)
[03/09 21:30:59   5122] #start 3rd optimization iteration ...
[03/09 21:31:00   5122] #    number of violations = 0
[03/09 21:31:00   5122] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.16 (MB), peak = 1514.32 (MB)
[03/09 21:31:00   5122] #Complete Detail Routing.
[03/09 21:31:00   5122] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 21:31:00   5122] #Total wire length = 633012 um.
[03/09 21:31:00   5122] #Total half perimeter of net bounding box = 557658 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M1 = 907 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M2 = 156128 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M3 = 232376 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M4 = 148246 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M5 = 66130 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M6 = 6405 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M7 = 10074 um.
[03/09 21:31:00   5122] #Total wire length on LAYER M8 = 12747 um.
[03/09 21:31:00   5122] #Total number of vias = 237337
[03/09 21:31:00   5122] #Total number of multi-cut vias = 164840 ( 69.5%)
[03/09 21:31:00   5122] #Total number of single cut vias = 72497 ( 30.5%)
[03/09 21:31:00   5122] #Up-Via Summary (total 237337):
[03/09 21:31:00   5122] #                   single-cut          multi-cut      Total
[03/09 21:31:00   5122] #-----------------------------------------------------------
[03/09 21:31:00   5122] #  Metal 1       70266 ( 64.1%)     39345 ( 35.9%)     109611
[03/09 21:31:00   5122] #  Metal 2        1914 (  2.0%)     93766 ( 98.0%)      95680
[03/09 21:31:00   5122] #  Metal 3         250 (  1.1%)     22747 ( 98.9%)      22997
[03/09 21:31:00   5122] #  Metal 4          28 (  0.4%)      6227 ( 99.6%)       6255
[03/09 21:31:00   5122] #  Metal 5           3 (  0.2%)      1218 ( 99.8%)       1221
[03/09 21:31:00   5122] #  Metal 6          20 (  2.2%)       896 ( 97.8%)        916
[03/09 21:31:00   5122] #  Metal 7          16 (  2.4%)       641 ( 97.6%)        657
[03/09 21:31:00   5122] #-----------------------------------------------------------
[03/09 21:31:00   5122] #                72497 ( 30.5%)    164840 ( 69.5%)     237337 
[03/09 21:31:00   5122] #
[03/09 21:31:00   5122] #Total number of DRC violations = 0
[03/09 21:31:00   5122] #Cpu time = 00:00:13
[03/09 21:31:00   5122] #Elapsed time = 00:00:13
[03/09 21:31:00   5122] #Increased memory = -47.83 (MB)
[03/09 21:31:00   5122] #Total memory = 1337.12 (MB)
[03/09 21:31:00   5122] #Peak memory = 1514.32 (MB)
[03/09 21:31:00   5122] #
[03/09 21:31:00   5122] #start routing for process antenna violation fix ...
[03/09 21:31:01   5123] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1338.98 (MB), peak = 1514.32 (MB)
[03/09 21:31:01   5123] #
[03/09 21:31:01   5124] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 21:31:01   5124] #Total wire length = 633012 um.
[03/09 21:31:01   5124] #Total half perimeter of net bounding box = 557658 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M1 = 907 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M2 = 156128 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M3 = 232376 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M4 = 148246 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M5 = 66130 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M6 = 6405 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M7 = 10074 um.
[03/09 21:31:01   5124] #Total wire length on LAYER M8 = 12747 um.
[03/09 21:31:01   5124] #Total number of vias = 237337
[03/09 21:31:01   5124] #Total number of multi-cut vias = 164840 ( 69.5%)
[03/09 21:31:01   5124] #Total number of single cut vias = 72497 ( 30.5%)
[03/09 21:31:01   5124] #Up-Via Summary (total 237337):
[03/09 21:31:01   5124] #                   single-cut          multi-cut      Total
[03/09 21:31:01   5124] #-----------------------------------------------------------
[03/09 21:31:01   5124] #  Metal 1       70266 ( 64.1%)     39345 ( 35.9%)     109611
[03/09 21:31:01   5124] #  Metal 2        1914 (  2.0%)     93766 ( 98.0%)      95680
[03/09 21:31:01   5124] #  Metal 3         250 (  1.1%)     22747 ( 98.9%)      22997
[03/09 21:31:01   5124] #  Metal 4          28 (  0.4%)      6227 ( 99.6%)       6255
[03/09 21:31:01   5124] #  Metal 5           3 (  0.2%)      1218 ( 99.8%)       1221
[03/09 21:31:01   5124] #  Metal 6          20 (  2.2%)       896 ( 97.8%)        916
[03/09 21:31:01   5124] #  Metal 7          16 (  2.4%)       641 ( 97.6%)        657
[03/09 21:31:01   5124] #-----------------------------------------------------------
[03/09 21:31:01   5124] #                72497 ( 30.5%)    164840 ( 69.5%)     237337 
[03/09 21:31:01   5124] #
[03/09 21:31:01   5124] #Total number of DRC violations = 0
[03/09 21:31:01   5124] #Total number of net violated process antenna rule = 0
[03/09 21:31:01   5124] #
[03/09 21:31:04   5126] #
[03/09 21:31:04   5126] #Start Post Route via swapping..
[03/09 21:31:04   5126] #9.10% of area are rerouted by ECO routing.
[03/09 21:31:08   5131] #    number of violations = 0
[03/09 21:31:08   5131] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1348.55 (MB), peak = 1514.32 (MB)
[03/09 21:31:09   5132] #    number of violations = 0
[03/09 21:31:09   5132] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1348.97 (MB), peak = 1514.32 (MB)
[03/09 21:31:09   5132] #CELL_VIEW core,init has no DRC violation.
[03/09 21:31:09   5132] #Total number of DRC violations = 0
[03/09 21:31:09   5132] #Total number of net violated process antenna rule = 0
[03/09 21:31:09   5132] #Post Route via swapping is done.
[03/09 21:31:09   5132] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 21:31:09   5132] #Total wire length = 633012 um.
[03/09 21:31:09   5132] #Total half perimeter of net bounding box = 557658 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M1 = 907 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M2 = 156128 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M3 = 232376 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M4 = 148246 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M5 = 66130 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M6 = 6405 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M7 = 10074 um.
[03/09 21:31:09   5132] #Total wire length on LAYER M8 = 12747 um.
[03/09 21:31:09   5132] #Total number of vias = 237337
[03/09 21:31:09   5132] #Total number of multi-cut vias = 165406 ( 69.7%)
[03/09 21:31:09   5132] #Total number of single cut vias = 71931 ( 30.3%)
[03/09 21:31:09   5132] #Up-Via Summary (total 237337):
[03/09 21:31:09   5132] #                   single-cut          multi-cut      Total
[03/09 21:31:09   5132] #-----------------------------------------------------------
[03/09 21:31:09   5132] #  Metal 1       70176 ( 64.0%)     39435 ( 36.0%)     109611
[03/09 21:31:09   5132] #  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
[03/09 21:31:09   5132] #  Metal 3          93 (  0.4%)     22904 ( 99.6%)      22997
[03/09 21:31:09   5132] #  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
[03/09 21:31:09   5132] #  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
[03/09 21:31:09   5132] #  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
[03/09 21:31:09   5132] #  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
[03/09 21:31:09   5132] #-----------------------------------------------------------
[03/09 21:31:09   5132] #                71931 ( 30.3%)    165406 ( 69.7%)     237337 
[03/09 21:31:09   5132] #
[03/09 21:31:09   5132] #detailRoute Statistics:
[03/09 21:31:09   5132] #Cpu time = 00:00:23
[03/09 21:31:09   5132] #Elapsed time = 00:00:23
[03/09 21:31:09   5132] #Increased memory = -37.71 (MB)
[03/09 21:31:09   5132] #Total memory = 1347.24 (MB)
[03/09 21:31:09   5132] #Peak memory = 1514.32 (MB)
[03/09 21:31:09   5132] #Updating routing design signature
[03/09 21:31:09   5132] #Created 847 library cell signatures
[03/09 21:31:10   5132] #Created 33725 NETS and 0 SPECIALNETS signatures
[03/09 21:31:10   5132] #Created 59650 instance signatures
[03/09 21:31:10   5132] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.98 (MB), peak = 1514.32 (MB)
[03/09 21:31:10   5132] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.10 (MB), peak = 1514.32 (MB)
[03/09 21:31:11   5133] #
[03/09 21:31:11   5133] #globalDetailRoute statistics:
[03/09 21:31:11   5133] #Cpu time = 00:00:37
[03/09 21:31:11   5133] #Elapsed time = 00:00:37
[03/09 21:31:11   5133] #Increased memory = -73.19 (MB)
[03/09 21:31:11   5133] #Total memory = 1303.77 (MB)
[03/09 21:31:11   5133] #Peak memory = 1514.32 (MB)
[03/09 21:31:11   5133] #Number of warnings = 63
[03/09 21:31:11   5133] #Total number of warnings = 220
[03/09 21:31:11   5133] #Number of fails = 0
[03/09 21:31:11   5133] #Total number of fails = 0
[03/09 21:31:11   5133] #Complete globalDetailRoute on Sun Mar  9 21:31:11 2025
[03/09 21:31:11   5133] #
[03/09 21:31:11   5133] **optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 1562.0M, totSessionCpu=1:25:34 **
[03/09 21:31:11   5133] -routeWithEco false                      # bool, default=false
[03/09 21:31:11   5133] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 21:31:11   5133] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 21:31:11   5133] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 21:31:11   5133] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:31:11   5133] Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:31:11   5133] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:31:11   5133] RC Extraction called in multi-corner(2) mode.
[03/09 21:31:11   5133] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:31:11   5133] Process corner(s) are loaded.
[03/09 21:31:11   5133]  Corner: Cmax
[03/09 21:31:11   5133]  Corner: Cmin
[03/09 21:31:11   5133] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:31:11   5133] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:31:11   5133]       RC Corner Indexes            0       1   
[03/09 21:31:11   5133] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 21:31:11   5133] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 21:31:11   5133] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 21:31:11   5133] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 21:31:11   5133] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 21:31:11   5133] Shrink Factor                : 1.00000
[03/09 21:31:12   5134] Initializing multi-corner capacitance tables ... 
[03/09 21:31:12   5134] Initializing multi-corner resistance tables ...
[03/09 21:31:12   5134] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1562.0M)
[03/09 21:31:12   5135] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:31:13   5135] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1603.9M)
[03/09 21:31:13   5135] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1603.9M)
[03/09 21:31:13   5135] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1603.9M)
[03/09 21:31:13   5136] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1603.9M)
[03/09 21:31:14   5136] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1603.9M)
[03/09 21:31:14   5136] Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1607.9M)
[03/09 21:31:14   5137] Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1607.9M)
[03/09 21:31:15   5138] Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1607.9M)
[03/09 21:31:16   5139] Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1607.9M)
[03/09 21:31:17   5140] Extracted 100% (CPU Time= 0:00:05.6  MEM= 1607.9M)
[03/09 21:31:17   5140] Number of Extracted Resistors     : 598958
[03/09 21:31:17   5140] Number of Extracted Ground Cap.   : 590317
[03/09 21:31:17   5140] Number of Extracted Coupling Cap. : 970168
[03/09 21:31:17   5140] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:31:17   5140] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:31:17   5140]  Corner: Cmax
[03/09 21:31:17   5140]  Corner: Cmin
[03/09 21:31:17   5140] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1595.9M)
[03/09 21:31:17   5140] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:31:18   5140] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33468 times net's RC data read were performed.
[03/09 21:31:18   5140] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1595.887M)
[03/09 21:31:18   5140] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:31:18   5140] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1595.887M)
[03/09 21:31:18   5140] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:07.0  MEM: 1595.887M)
[03/09 21:31:18   5140] **optDesign ... cpu = 0:02:08, real = 0:02:06, mem = 1562.0M, totSessionCpu=1:25:41 **
[03/09 21:31:18   5141] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:31:18   5141] Begin IPO call back ...
[03/09 21:31:18   5141] End IPO call back ...
[03/09 21:31:18   5141] #################################################################################
[03/09 21:31:18   5141] # Design Stage: PostRoute
[03/09 21:31:18   5141] # Design Name: core
[03/09 21:31:18   5141] # Design Mode: 65nm
[03/09 21:31:18   5141] # Analysis Mode: MMMC OCV 
[03/09 21:31:18   5141] # Parasitics Mode: SPEF/RCDB
[03/09 21:31:18   5141] # Signoff Settings: SI On 
[03/09 21:31:18   5141] #################################################################################
[03/09 21:31:19   5142] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:31:19   5142] Setting infinite Tws ...
[03/09 21:31:19   5142] First Iteration Infinite Tw... 
[03/09 21:31:19   5142] Calculate early delays in OCV mode...
[03/09 21:31:19   5142] Calculate late delays in OCV mode...
[03/09 21:31:19   5142] Topological Sorting (CPU = 0:00:00.1, MEM = 1574.4M, InitMEM = 1569.6M)
[03/09 21:31:20   5142] Initializing multi-corner capacitance tables ... 
[03/09 21:31:20   5142] Initializing multi-corner resistance tables ...
[03/09 21:31:20   5142] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:31:20   5142] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1591.1M)
[03/09 21:31:20   5142] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:31:28   5150] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 21:31:28   5151] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 21:31:28   5151] End delay calculation. (MEM=1657.84 CPU=0:00:07.9 REAL=0:00:08.0)
[03/09 21:31:28   5151] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
[03/09 21:31:28   5151] *** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 1657.8M) ***
[03/09 21:31:29   5152] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1657.8M)
[03/09 21:31:29   5152] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:31:29   5152] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1657.8M)
[03/09 21:31:29   5152] Starting SI iteration 2
[03/09 21:31:30   5152] AAE_INFO: 1 threads acquired from CTE.
[03/09 21:31:30   5152] Calculate early delays in OCV mode...
[03/09 21:31:30   5152] Calculate late delays in OCV mode...
[03/09 21:31:32   5154] AAE_INFO-618: Total number of nets in the design is 33725,  6.5 percent of the nets selected for SI analysis
[03/09 21:31:32   5154] End delay calculation. (MEM=1633.88 CPU=0:00:02.0 REAL=0:00:02.0)
[03/09 21:31:32   5154] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1633.9M) ***
[03/09 21:31:34   5156] *** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=1:25:57 mem=1633.9M)
[03/09 21:31:34   5156] **optDesign ... cpu = 0:02:23, real = 0:02:22, mem = 1564.3M, totSessionCpu=1:25:57 **
[03/09 21:31:34   5156] *** Timing NOT met, worst failing slack is -0.548
[03/09 21:31:34   5156] *** Check timing (0:00:00.0)
[03/09 21:31:34   5156] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 21:31:34   5156] Info: 234 clock nets excluded from IPO operation.
[03/09 21:31:34   5156] PhyDesignGrid: maxLocalDensity 1.00
[03/09 21:31:34   5156] #spOpts: N=65 mergeVia=F 
[03/09 21:31:36   5159] *info: 234 clock nets excluded
[03/09 21:31:36   5159] *info: 2 special nets excluded.
[03/09 21:31:36   5159] *info: 257 no-driver nets excluded.
[03/09 21:31:38   5160] ** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -273.811 Density 98.56
[03/09 21:31:38   5160] Optimizer TNS Opt
[03/09 21:31:38   5160] Active Path Group: reg2reg  
[03/09 21:31:38   5161] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:31:38   5161] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 21:31:38   5161] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:31:38   5161] |  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:00.0| 1795.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:31:39   5161] |  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:01.0| 1795.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/09 21:31:39   5161] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 21:31:39   5162] |  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:00.0| 1795.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 21:31:39   5162] |        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
[03/09 21:31:39   5162] |  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:00.0| 1795.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 21:31:39   5162] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 21:31:39   5162] 
[03/09 21:31:39   5162] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1795.3M) ***
[03/09 21:31:40   5162] Checking setup slack degradation ...
[03/09 21:31:40   5162] 
[03/09 21:31:40   5162] Recovery Manager:
[03/09 21:31:40   5162]   Low  Effort WNS Jump: 0.000 (REF: -0.548, TGT: -0.548, Threshold: 0.150) - Skip
[03/09 21:31:40   5162]   High Effort WNS Jump: 0.001 (REF: -0.283, TGT: -0.284, Threshold: 0.075) - Skip
[03/09 21:31:40   5162]   Low  Effort TNS Jump: 0.242 (REF: -273.569, TGT: -273.811, Threshold: 27.357) - Skip
[03/09 21:31:40   5162]   High Effort TNS Jump: 0.433 (REF: -215.995, TGT: -216.428, Threshold: 25.000) - Skip
[03/09 21:31:40   5162] 
[03/09 21:31:40   5162] 
[03/09 21:31:40   5162] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1795.3M) ***
[03/09 21:31:40   5162] **** Begin NDR-Layer Usage Statistics ****
[03/09 21:31:40   5162] Layer 3 has 234 constrained nets 
[03/09 21:31:40   5162] Layer 7 has 241 constrained nets 
[03/09 21:31:40   5162] **** End NDR-Layer Usage Statistics ****
[03/09 21:31:40   5162] 
[03/09 21:31:40   5162] *** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1795.3M) ***
[03/09 21:31:40   5163] End: GigaOpt Optimization in post-eco TNS mode
[03/09 21:31:40   5163] Running setup recovery post routing.
[03/09 21:31:40   5163] **optDesign ... cpu = 0:02:30, real = 0:02:28, mem = 1646.3M, totSessionCpu=1:26:03 **
[03/09 21:31:41   5164]   Timing Snapshot: (TGT)
[03/09 21:31:41   5164]      Weighted WNS: -0.310
[03/09 21:31:41   5164]       All  PG WNS: -0.548
[03/09 21:31:41   5164]       High PG WNS: -0.284
[03/09 21:31:41   5164]       All  PG TNS: -273.811
[03/09 21:31:41   5164]       High PG TNS: -216.428
[03/09 21:31:41   5164]          Tran DRV: 0
[03/09 21:31:41   5164]           Cap DRV: 0
[03/09 21:31:41   5164]        Fanout DRV: 0
[03/09 21:31:41   5164]            Glitch: 0
[03/09 21:31:41   5164]    Category Slack: { [L, -0.548] [H, -0.284] }
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Checking setup slack degradation ...
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Recovery Manager:
[03/09 21:31:41   5164]   Low  Effort WNS Jump: 0.000 (REF: -0.548, TGT: -0.548, Threshold: 0.150) - Skip
[03/09 21:31:41   5164]   High Effort WNS Jump: 0.001 (REF: -0.283, TGT: -0.284, Threshold: 0.075) - Skip
[03/09 21:31:41   5164]   Low  Effort TNS Jump: 0.242 (REF: -273.569, TGT: -273.811, Threshold: 27.357) - Skip
[03/09 21:31:41   5164]   High Effort TNS Jump: 0.433 (REF: -215.995, TGT: -216.428, Threshold: 25.000) - Skip
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Checking DRV degradation...
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Recovery Manager:
[03/09 21:31:41   5164]     Tran DRV degradation : 0 (0 -> 0)
[03/09 21:31:41   5164]      Cap DRV degradation : 0 (0 -> 0)
[03/09 21:31:41   5164]   Fanout DRV degradation : 0 (0 -> 0)
[03/09 21:31:41   5164]       Glitch degradation : 0 (0 -> 0)
[03/09 21:31:41   5164]   DRV Recovery (Margin: 100) - Skip
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/09 21:31:41   5164] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1646.30M, totSessionCpu=1:26:04 .
[03/09 21:31:41   5164] **optDesign ... cpu = 0:02:31, real = 0:02:29, mem = 1646.3M, totSessionCpu=1:26:04 **
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] **INFO: Starting Blocking QThread with 1 CPU
[03/09 21:31:41   5164]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Power Analysis
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164]     0.00V	    VSS
[03/09 21:31:41   5164]     0.90V	    VDD
[03/09 21:31:41   5164] Begin Processing Timing Library for Power Calculation
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Processing Timing Library for Power Calculation
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.77MB/1242.77MB)
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Processing Timing Window Data for Power Calculation
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.10MB/1243.10MB)
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Processing User Attributes
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.14MB/1243.14MB)
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Processing Signal Activity
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1244.52MB/1244.52MB)
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Power Computation
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164]       ----------------------------------------------------------
[03/09 21:31:41   5164]       # of cell(s) missing both power/leakage table: 0
[03/09 21:31:41   5164]       # of cell(s) missing power table: 0
[03/09 21:31:41   5164]       # of cell(s) missing leakage table: 0
[03/09 21:31:41   5164]       # of MSMV cell(s) missing power_level: 0
[03/09 21:31:41   5164]       ----------------------------------------------------------
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1245.58MB/1245.58MB)
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Begin Processing User Attributes
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1245.58MB/1245.58MB)
[03/09 21:31:41   5164] 
[03/09 21:31:41   5164] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1245.61MB/1245.61MB)
[03/09 21:31:41   5164] 
[03/09 21:31:48   5170]  
_______________________________________________________________________
[03/09 21:31:48   5170] **optDesign ... cpu = 0:02:37, real = 0:02:36, mem = 1646.3M, totSessionCpu=1:26:10 **
[03/09 21:31:48   5170] Latch borrow mode reset to max_borrow
[03/09 21:31:49   5171] <optDesign CMD> Restore Using all VT Cells
[03/09 21:31:49   5171] Reported timing to dir ./timingReports
[03/09 21:31:49   5171] **optDesign ... cpu = 0:02:38, real = 0:02:37, mem = 1646.3M, totSessionCpu=1:26:11 **
[03/09 21:31:49   5171] Begin: glitch net info
[03/09 21:31:49   5171] glitch slack range: number of glitch nets
[03/09 21:31:49   5171] glitch slack < -0.32 : 0
[03/09 21:31:49   5171] -0.32 < glitch slack < -0.28 : 0
[03/09 21:31:49   5171] -0.28 < glitch slack < -0.24 : 0
[03/09 21:31:49   5171] -0.24 < glitch slack < -0.2 : 0
[03/09 21:31:49   5171] -0.2 < glitch slack < -0.16 : 0
[03/09 21:31:49   5171] -0.16 < glitch slack < -0.12 : 0
[03/09 21:31:49   5171] -0.12 < glitch slack < -0.08 : 0
[03/09 21:31:49   5171] -0.08 < glitch slack < -0.04 : 0
[03/09 21:31:49   5171] -0.04 < glitch slack : 0
[03/09 21:31:49   5171] End: glitch net info
[03/09 21:31:49   5171] ** Profile ** Start :  cpu=0:00:00.0, mem=1703.5M
[03/09 21:31:49   5171] ** Profile ** Other data :  cpu=0:00:00.2, mem=1703.5M
[03/09 21:31:50   5171] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.5M
[03/09 21:31:51   5173] ** Profile ** Total reports :  cpu=0:00:01.5, mem=1648.3M
[03/09 21:31:52   5174] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1648.3M
[03/09 21:31:52   5174] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.284  | -0.548  |
|           TNS (ns):|-273.811 |-216.429 | -57.382 |
|    Violating Paths:|  1635   |  1475   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1648.3M
[03/09 21:31:52   5174] **optDesign ... cpu = 0:02:41, real = 0:02:40, mem = 1646.3M, totSessionCpu=1:26:15 **
[03/09 21:31:52   5174]  ReSet Options after AAE Based Opt flow 
[03/09 21:31:52   5174] *** Finished optDesign ***
[03/09 21:31:52   5174] 
[03/09 21:31:52   5174] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:47 real=  0:02:46)
[03/09 21:31:52   5174] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 21:31:52   5174] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.3 real=0:00:15.0)
[03/09 21:31:52   5174] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.7 real=0:00:25.6)
[03/09 21:31:52   5174] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:08.6 real=0:00:08.6)
[03/09 21:31:52   5174] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:29.2 real=0:00:29.2)
[03/09 21:31:52   5174] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[03/09 21:31:52   5174] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:36.8 real=0:00:36.6)
[03/09 21:31:52   5174] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.7 real=0:00:15.6)
[03/09 21:31:52   5174] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[03/09 21:31:52   5174] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:08.4 real=0:00:09.1)
[03/09 21:31:52   5174] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 21:31:52   5174] Info: pop threads available for lower-level modules during optimization.
[03/09 21:31:52   5174] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 21:31:52   5174] <CMD> saveDesign route.enc
[03/09 21:31:52   5174] The in-memory database contained RC information but was not saved. To save 
[03/09 21:31:52   5174] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/09 21:31:52   5174] so it should only be saved when it is really desired.
[03/09 21:31:53   5175] Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
[03/09 21:31:53   5175] Saving AAE Data ...
[03/09 21:31:53   5175] Saving scheduling_file.cts.18281 in route.enc.dat/scheduling_file.cts
[03/09 21:31:53   5175] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/09 21:31:53   5175] Saving mode setting ...
[03/09 21:31:53   5175] Saving global file ...
[03/09 21:31:53   5175] Saving floorplan file ...
[03/09 21:31:54   5175] Saving Drc markers ...
[03/09 21:31:54   5175] ... No Drc file written since there is no markers found.
[03/09 21:31:54   5175] Saving placement file ...
[03/09 21:31:54   5175] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1646.3M) ***
[03/09 21:31:54   5175] Saving route file ...
[03/09 21:31:55   5176] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=1646.3M) ***
[03/09 21:31:55   5176] Saving DEF file ...
[03/09 21:31:56   5176] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 21:31:56   5176] 
[03/09 21:31:56   5176] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 21:31:56   5176] 
[03/09 21:31:56   5176] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 21:31:57   5178] Generated self-contained design route.enc.dat.tmp
[03/09 21:31:57   5178] 
[03/09 21:31:57   5178] *** Summary of all messages that are not suppressed in this session:
[03/09 21:31:57   5178] Severity  ID               Count  Summary                                  
[03/09 21:31:57   5178] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 21:31:57   5178] ERROR     IMPOAX-142           2  %s                                       
[03/09 21:31:57   5178] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 21:31:57   5178] 
[03/09 21:31:57   5178] <CMD> verifyGeometry
[03/09 21:31:57   5178]  *** Starting Verify Geometry (MEM: 1590.8) ***
[03/09 21:31:57   5178] 
[03/09 21:31:57   5178]   VERIFY GEOMETRY ...... Starting Verification
[03/09 21:31:57   5178]   VERIFY GEOMETRY ...... Initializing
[03/09 21:31:57   5178]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/09 21:31:57   5178]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/09 21:31:57   5178]                   ...... bin size: 2880
[03/09 21:31:57   5178]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/09 21:32:03   5183]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 21:32:03   5183]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 21:32:03   5183]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/09 21:32:03   5183]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 21:32:03   5183]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/09 21:32:03   5183]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/09 21:32:11   5192]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 21:32:11   5192]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 21:32:11   5192]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/09 21:32:11   5192]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 21:32:11   5192]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 2 Viols. 0 Wrngs.
[03/09 21:32:11   5192]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/09 21:32:19   5199]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 21:32:19   5199]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 21:32:19   5199]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/09 21:32:19   5199]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 21:32:19   5199]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/09 21:32:19   5199]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/09 21:32:27   5207]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 21:32:27   5207]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 21:32:27   5207]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/09 21:32:27   5207]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 21:32:27   5207]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/09 21:32:27   5207] VG: elapsed time: 30.00
[03/09 21:32:27   5207] Begin Summary ...
[03/09 21:32:27   5207]   Cells       : 0
[03/09 21:32:27   5207]   SameNet     : 0
[03/09 21:32:27   5207]   Wiring      : 0
[03/09 21:32:27   5207]   Antenna     : 0
[03/09 21:32:27   5207]   Short       : 2
[03/09 21:32:27   5207]   Overlap     : 0
[03/09 21:32:27   5207] End Summary
[03/09 21:32:27   5207] 
[03/09 21:32:27   5207]   Verification Complete : 2 Viols.  0 Wrngs.
[03/09 21:32:27   5207] 
[03/09 21:32:27   5207] **********End: VERIFY GEOMETRY**********
[03/09 21:32:27   5207]  *** verify geometry (CPU: 0:00:29.5  MEM: 372.2M)
[03/09 21:32:27   5207] 
[03/09 21:32:27   5207] <CMD> verifyConnectivity
[03/09 21:32:27   5207] VERIFY_CONNECTIVITY use new engine.
[03/09 21:32:27   5207] 
[03/09 21:32:27   5207] ******** Start: VERIFY CONNECTIVITY ********
[03/09 21:32:27   5207] Start Time: Sun Mar  9 21:32:27 2025
[03/09 21:32:27   5207] 
[03/09 21:32:27   5207] Design Name: core
[03/09 21:32:27   5207] Database Units: 2000
[03/09 21:32:27   5207] Design Boundary: (0.0000, 0.0000) (479.0000, 477.2000)
[03/09 21:32:27   5207] Error Limit = 1000; Warning Limit = 50
[03/09 21:32:27   5207] Check all nets
[03/09 21:32:27   5208] **** 21:32:27 **** Processed 5000 nets.
[03/09 21:32:28   5208] **** 21:32:28 **** Processed 10000 nets.
[03/09 21:32:28   5208] **** 21:32:28 **** Processed 15000 nets.
[03/09 21:32:28   5208] **** 21:32:28 **** Processed 20000 nets.
[03/09 21:32:28   5209] **** 21:32:28 **** Processed 25000 nets.
[03/09 21:32:28   5209] **** 21:32:28 **** Processed 30000 nets.
[03/09 21:32:29   5210] 
[03/09 21:32:29   5210] Begin Summary 
[03/09 21:32:29   5210]   Found no problems or warnings.
[03/09 21:32:29   5210] End Summary
[03/09 21:32:29   5210] 
[03/09 21:32:29   5210] End Time: Sun Mar  9 21:32:29 2025
[03/09 21:32:29   5210] Time Elapsed: 0:00:02.0
[03/09 21:32:29   5210] 
[03/09 21:32:29   5210] ******** End: VERIFY CONNECTIVITY ********
[03/09 21:32:29   5210]   Verification Complete : 0 Viols.  0 Wrngs.
[03/09 21:32:29   5210]   (CPU Time: 0:00:02.4  MEM: -0.949M)
[03/09 21:32:29   5210] 
[03/09 21:32:29   5210] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/09 21:32:30   5211] <CMD> report_power -outfile core.post_route.power.rpt
[03/09 21:32:30   5211] 
[03/09 21:32:30   5211] Begin Power Analysis
[03/09 21:32:30   5211] 
[03/09 21:32:31   5211]     0.00V	    VSS
[03/09 21:32:31   5211]     0.90V	    VDD
[03/09 21:32:31   5211] Begin Processing Timing Library for Power Calculation
[03/09 21:32:31   5211] 
[03/09 21:32:31   5211] Begin Processing Timing Library for Power Calculation
[03/09 21:32:31   5211] 
[03/09 21:32:31   5211] 
[03/09 21:32:31   5211] 
[03/09 21:32:31   5211] Begin Processing Power Net/Grid for Power Calculation
[03/09 21:32:31   5211] 
[03/09 21:32:31   5211] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.59MB/1802.59MB)
[03/09 21:32:31   5211] 
[03/09 21:32:31   5211] Begin Processing Timing Window Data for Power Calculation
[03/09 21:32:31   5211] 
[03/09 21:32:31   5212] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.59MB/1802.59MB)
[03/09 21:32:31   5212] 
[03/09 21:32:31   5212] Begin Processing User Attributes
[03/09 21:32:31   5212] 
[03/09 21:32:31   5212] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.59MB/1802.59MB)
[03/09 21:32:31   5212] 
[03/09 21:32:31   5212] Begin Processing Signal Activity
[03/09 21:32:31   5212] 
[03/09 21:32:33   5214] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1802.59MB/1802.59MB)
[03/09 21:32:33   5214] 
[03/09 21:32:33   5214] Begin Power Computation
[03/09 21:32:33   5214] 
[03/09 21:32:33   5214]       ----------------------------------------------------------
[03/09 21:32:33   5214]       # of cell(s) missing both power/leakage table: 0
[03/09 21:32:33   5214]       # of cell(s) missing power table: 0
[03/09 21:32:33   5214]       # of cell(s) missing leakage table: 0
[03/09 21:32:33   5214]       # of MSMV cell(s) missing power_level: 0
[03/09 21:32:33   5214]       ----------------------------------------------------------
[03/09 21:32:33   5214] 
[03/09 21:32:33   5214] 
[03/09 21:32:36   5217] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1802.75MB/1802.75MB)
[03/09 21:32:36   5217] 
[03/09 21:32:36   5217] Begin Processing User Attributes
[03/09 21:32:36   5217] 
[03/09 21:32:36   5217] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.75MB/1802.75MB)
[03/09 21:32:36   5217] 
[03/09 21:32:36   5217] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1802.75MB/1802.75MB)
[03/09 21:32:36   5217] 
[03/09 21:32:37   5217] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/09 21:32:37   5217] Start to collect the design information.
[03/09 21:32:37   5217] Build netlist information for Cell core.
[03/09 21:32:37   5217] Finished collecting the design information.
[03/09 21:32:37   5217] Generating standard cells used in the design report.
[03/09 21:32:37   5217] Analyze library ... 
[03/09 21:32:37   5217] Analyze netlist ... 
[03/09 21:32:37   5217] Generate no-driven nets information report.
[03/09 21:32:37   5217] Analyze timing ... 
[03/09 21:32:37   5217] Analyze floorplan/placement ... 
[03/09 21:32:37   5218] Analysis Routing ...
[03/09 21:32:37   5218] Report saved in file core.post_route.summary.rpt.
[03/09 21:32:37   5218] <CMD> streamOut core.gds2
[03/09 21:32:37   5218] Parse map file...
[03/09 21:32:37   5218] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/09 21:32:37   5218] Type 'man IMPOGDS-399' for more detail.
[03/09 21:32:37   5218] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/09 21:32:37   5218] Type 'man IMPOGDS-399' for more detail.
[03/09 21:32:37   5218] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/09 21:32:37   5218] Type 'man IMPOGDS-399' for more detail.
[03/09 21:32:37   5218] Writing GDSII file ...
[03/09 21:32:37   5218] 	****** db unit per micron = 2000 ******
[03/09 21:32:37   5218] 	****** output gds2 file unit per micron = 2000 ******
[03/09 21:32:37   5218] 	****** unit scaling factor = 1 ******
[03/09 21:32:37   5218] Output for instance
[03/09 21:32:37   5218] Output for bump
[03/09 21:32:37   5218] Output for physical terminals
[03/09 21:32:37   5218] Output for logical terminals
[03/09 21:32:37   5218] Output for regular nets
[03/09 21:32:38   5218] Output for special nets and metal fills
[03/09 21:32:38   5218] Output for via structure generation
[03/09 21:32:38   5218] Statistics for GDS generated (version 3)
[03/09 21:32:38   5218] ----------------------------------------
[03/09 21:32:38   5218] Stream Out Layer Mapping Information:
[03/09 21:32:38   5218] GDS Layer Number          GDS Layer Name
[03/09 21:32:38   5218] ----------------------------------------
[03/09 21:32:38   5218]     170                             COMP
[03/09 21:32:38   5218]     171                          DIEAREA
[03/09 21:32:38   5218]     1                                 CO
[03/09 21:32:38   5218]     2                                 CO
[03/09 21:32:38   5218]     5                                 CO
[03/09 21:32:38   5218]     3                                 CO
[03/09 21:32:38   5218]     4                                 CO
[03/09 21:32:38   5218]     6                                 CO
[03/09 21:32:38   5218]     7                                 CO
[03/09 21:32:38   5218]     8                                 M1
[03/09 21:32:38   5218]     9                                 M1
[03/09 21:32:38   5218]     10                                M1
[03/09 21:32:38   5218]     11                                M1
[03/09 21:32:38   5218]     14                                M1
[03/09 21:32:38   5218]     12                                M1
[03/09 21:32:38   5218]     13                                M1
[03/09 21:32:38   5218]     15                                M1
[03/09 21:32:38   5218]     16                                M1
[03/09 21:32:38   5218]     17                                M1
[03/09 21:32:38   5218]     22                              VIA1
[03/09 21:32:38   5218]     23                              VIA1
[03/09 21:32:38   5218]     26                              VIA1
[03/09 21:32:38   5218]     24                              VIA1
[03/09 21:32:38   5218]     25                              VIA1
[03/09 21:32:38   5218]     27                              VIA1
[03/09 21:32:38   5218]     28                              VIA1
[03/09 21:32:38   5218]     29                                M2
[03/09 21:32:38   5218]     30                                M2
[03/09 21:32:38   5218]     31                                M2
[03/09 21:32:38   5218]     32                                M2
[03/09 21:32:38   5218]     35                                M2
[03/09 21:32:38   5218]     33                                M2
[03/09 21:32:38   5218]     34                                M2
[03/09 21:32:38   5218]     36                                M2
[03/09 21:32:38   5218]     37                                M2
[03/09 21:32:38   5218]     38                                M2
[03/09 21:32:38   5218]     43                              VIA2
[03/09 21:32:38   5218]     44                              VIA2
[03/09 21:32:38   5218]     47                              VIA2
[03/09 21:32:38   5218]     45                              VIA2
[03/09 21:32:38   5218]     46                              VIA2
[03/09 21:32:38   5218]     48                              VIA2
[03/09 21:32:38   5218]     49                              VIA2
[03/09 21:32:38   5218]     50                                M3
[03/09 21:32:38   5218]     51                                M3
[03/09 21:32:38   5218]     52                                M3
[03/09 21:32:38   5218]     53                                M3
[03/09 21:32:38   5218]     56                                M3
[03/09 21:32:38   5218]     54                                M3
[03/09 21:32:38   5218]     55                                M3
[03/09 21:32:38   5218]     57                                M3
[03/09 21:32:38   5218]     58                                M3
[03/09 21:32:38   5218]     59                                M3
[03/09 21:32:38   5218]     64                              VIA3
[03/09 21:32:38   5218]     65                              VIA3
[03/09 21:32:38   5218]     68                              VIA3
[03/09 21:32:38   5218]     66                              VIA3
[03/09 21:32:38   5218]     67                              VIA3
[03/09 21:32:38   5218]     69                              VIA3
[03/09 21:32:38   5218]     70                              VIA3
[03/09 21:32:38   5218]     71                                M4
[03/09 21:32:38   5218]     72                                M4
[03/09 21:32:38   5218]     73                                M4
[03/09 21:32:38   5218]     74                                M4
[03/09 21:32:38   5218]     77                                M4
[03/09 21:32:38   5218]     75                                M4
[03/09 21:32:38   5218]     76                                M4
[03/09 21:32:38   5218]     78                                M4
[03/09 21:32:38   5218]     79                                M4
[03/09 21:32:38   5218]     80                                M4
[03/09 21:32:38   5218]     85                              VIA4
[03/09 21:32:38   5218]     86                              VIA4
[03/09 21:32:38   5218]     89                              VIA4
[03/09 21:32:38   5218]     87                              VIA4
[03/09 21:32:38   5218]     88                              VIA4
[03/09 21:32:38   5218]     90                              VIA4
[03/09 21:32:38   5218]     91                              VIA4
[03/09 21:32:38   5218]     92                                M5
[03/09 21:32:38   5218]     93                                M5
[03/09 21:32:38   5218]     94                                M5
[03/09 21:32:38   5218]     95                                M5
[03/09 21:32:38   5218]     98                                M5
[03/09 21:32:38   5218]     96                                M5
[03/09 21:32:38   5218]     97                                M5
[03/09 21:32:38   5218]     99                                M5
[03/09 21:32:38   5218]     100                               M5
[03/09 21:32:38   5218]     101                               M5
[03/09 21:32:38   5218]     106                             VIA5
[03/09 21:32:38   5218]     107                             VIA5
[03/09 21:32:38   5218]     110                             VIA5
[03/09 21:32:38   5218]     108                             VIA5
[03/09 21:32:38   5218]     109                             VIA5
[03/09 21:32:38   5218]     111                             VIA5
[03/09 21:32:38   5218]     112                             VIA5
[03/09 21:32:38   5218]     113                               M6
[03/09 21:32:38   5218]     114                               M6
[03/09 21:32:38   5218]     115                               M6
[03/09 21:32:38   5218]     116                               M6
[03/09 21:32:38   5218]     119                               M6
[03/09 21:32:38   5218]     117                               M6
[03/09 21:32:38   5218]     118                               M6
[03/09 21:32:38   5218]     120                               M6
[03/09 21:32:38   5218]     121                               M6
[03/09 21:32:38   5218]     122                               M6
[03/09 21:32:38   5218]     127                             VIA6
[03/09 21:32:38   5218]     128                             VIA6
[03/09 21:32:38   5218]     131                             VIA6
[03/09 21:32:38   5218]     129                             VIA6
[03/09 21:32:38   5218]     130                             VIA6
[03/09 21:32:38   5218]     132                             VIA6
[03/09 21:32:38   5218]     133                             VIA6
[03/09 21:32:38   5218]     134                               M7
[03/09 21:32:38   5218]     135                               M7
[03/09 21:32:38   5218]     136                               M7
[03/09 21:32:38   5218]     137                               M7
[03/09 21:32:38   5218]     140                               M7
[03/09 21:32:38   5218]     138                               M7
[03/09 21:32:38   5218]     139                               M7
[03/09 21:32:38   5218]     141                               M7
[03/09 21:32:38   5218]     142                               M7
[03/09 21:32:38   5218]     143                               M7
[03/09 21:32:38   5218]     148                             VIA7
[03/09 21:32:38   5218]     149                             VIA7
[03/09 21:32:38   5218]     152                             VIA7
[03/09 21:32:38   5218]     150                             VIA7
[03/09 21:32:38   5218]     151                             VIA7
[03/09 21:32:38   5218]     153                             VIA7
[03/09 21:32:38   5218]     154                             VIA7
[03/09 21:32:38   5218]     155                               M8
[03/09 21:32:38   5218]     156                               M8
[03/09 21:32:38   5218]     157                               M8
[03/09 21:32:38   5218]     158                               M8
[03/09 21:32:38   5218]     161                               M8
[03/09 21:32:38   5218]     159                               M8
[03/09 21:32:38   5218]     160                               M8
[03/09 21:32:38   5218]     162                               M8
[03/09 21:32:38   5218]     163                               M8
[03/09 21:32:38   5218]     164                               M8
[03/09 21:32:38   5218]     18                                M1
[03/09 21:32:38   5218]     19                                M1
[03/09 21:32:38   5218]     20                                M1
[03/09 21:32:38   5218]     21                                M1
[03/09 21:32:38   5218]     39                                M2
[03/09 21:32:38   5218]     40                                M2
[03/09 21:32:38   5218]     41                                M2
[03/09 21:32:38   5218]     42                                M2
[03/09 21:32:38   5218]     60                                M3
[03/09 21:32:38   5218]     61                                M3
[03/09 21:32:38   5218]     62                                M3
[03/09 21:32:38   5218]     63                                M3
[03/09 21:32:38   5218]     81                                M4
[03/09 21:32:38   5218]     82                                M4
[03/09 21:32:38   5218]     83                                M4
[03/09 21:32:38   5218]     84                                M4
[03/09 21:32:38   5218]     102                               M5
[03/09 21:32:38   5218]     103                               M5
[03/09 21:32:38   5218]     104                               M5
[03/09 21:32:38   5218]     105                               M5
[03/09 21:32:38   5218]     123                               M6
[03/09 21:32:38   5218]     124                               M6
[03/09 21:32:38   5218]     125                               M6
[03/09 21:32:38   5218]     126                               M6
[03/09 21:32:38   5218]     144                               M7
[03/09 21:32:38   5218]     145                               M7
[03/09 21:32:38   5218]     146                               M7
[03/09 21:32:38   5218]     147                               M7
[03/09 21:32:38   5218]     165                               M8
[03/09 21:32:38   5218]     166                               M8
[03/09 21:32:38   5218]     167                               M8
[03/09 21:32:38   5218]     168                               M8
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Stream Out Information Processed for GDS version 3:
[03/09 21:32:38   5218] Units: 2000 DBU
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Object                             Count
[03/09 21:32:38   5218] ----------------------------------------
[03/09 21:32:38   5218] Instances                          59649
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Ports/Pins                           402
[03/09 21:32:38   5218]     metal layer M3                   402
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Nets                              360516
[03/09 21:32:38   5218]     metal layer M1                  1457
[03/09 21:32:38   5218]     metal layer M2                190643
[03/09 21:32:38   5218]     metal layer M3                119457
[03/09 21:32:38   5218]     metal layer M4                 37772
[03/09 21:32:38   5218]     metal layer M5                  7928
[03/09 21:32:38   5218]     metal layer M6                  1218
[03/09 21:32:38   5218]     metal layer M7                  1403
[03/09 21:32:38   5218]     metal layer M8                   638
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218]     Via Instances                 237337
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Special Nets                         814
[03/09 21:32:38   5218]     metal layer M1                   768
[03/09 21:32:38   5218]     metal layer M2                     3
[03/09 21:32:38   5218]     metal layer M4                    43
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218]     Via Instances                  17612
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Metal Fills                            0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218]     Via Instances                      0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Metal FillOPCs                         0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218]     Via Instances                      0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Text                               33865
[03/09 21:32:38   5218]     metal layer M1                   574
[03/09 21:32:38   5218]     metal layer M2                 26941
[03/09 21:32:38   5218]     metal layer M3                  5961
[03/09 21:32:38   5218]     metal layer M4                   340
[03/09 21:32:38   5218]     metal layer M5                    41
[03/09 21:32:38   5218]     metal layer M6                     4
[03/09 21:32:38   5218]     metal layer M7                     2
[03/09 21:32:38   5218]     metal layer M8                     2
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Blockages                              0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Custom Text                            0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Custom Box                             0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] Trim Metal                             0
[03/09 21:32:38   5218] 
[03/09 21:32:38   5218] ######Streamout is finished!
[03/09 21:32:38   5218] <CMD> write_lef_abstract core.lef
[03/09 21:32:38   5218] <CMD> defOut -netlist -routing core.def
[03/09 21:32:38   5218] Writing DEF file 'core.def', current time is Sun Mar  9 21:32:38 2025 ...
[03/09 21:32:38   5218] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/09 21:32:39   5219] DEF file 'core.def' is written, current time is Sun Mar  9 21:32:39 2025 ...
[03/09 21:32:39   5219] <CMD> saveNetlist core.pnr.v
[03/09 21:32:39   5219] Writing Netlist "core.pnr.v" ...
[03/09 21:32:39   5219] <CMD> setAnalysisMode -setup
[03/09 21:32:39   5219] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/09 21:32:39   5219] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/09 21:32:40   5220] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/09 21:32:40   5220] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/09 21:32:40   5220] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 21:32:40   5220] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 21:32:40   5220] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 21:32:40   5220] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 21:32:40   5220] Importing multi-corner RC tables ... 
[03/09 21:32:40   5220] Summary of Active RC-Corners : 
[03/09 21:32:40   5220]  
[03/09 21:32:40   5220]  Analysis View: WC_VIEW
[03/09 21:32:40   5220]     RC-Corner Name        : Cmax
[03/09 21:32:40   5220]     RC-Corner Index       : 0
[03/09 21:32:40   5220]     RC-Corner Temperature : 125 Celsius
[03/09 21:32:40   5220]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/09 21:32:40   5220]     RC-Corner PreRoute Res Factor         : 1
[03/09 21:32:40   5220]     RC-Corner PreRoute Cap Factor         : 1
[03/09 21:32:40   5220]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 21:32:40   5220]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 21:32:40   5220]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 21:32:40   5220]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 21:32:40   5220]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 21:32:40   5220]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 21:32:40   5220]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 21:32:40   5220] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33468 times net's RC data read were performed.
[03/09 21:32:40   5220] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/09 21:32:40   5220] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1935.496M)
[03/09 21:32:40   5220] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:32:40   5220] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1935.496M)
[03/09 21:32:40   5221] *Info: initialize multi-corner CTS.
[03/09 21:32:41   5221] Reading timing constraints file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.mmmc70GVmJ/modes/CON/CON.sdc' ...
[03/09 21:32:41   5221] Current (total cpu=1:27:01, real=1:27:16, peak res=1435.4M, current mem=1616.7M)
[03/09 21:32:41   5221] INFO (CTE): Constraints read successfully.
[03/09 21:32:41   5221] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=900.2M, current mem=1626.5M)
[03/09 21:32:41   5221] Current (total cpu=1:27:01, real=1:27:16, peak res=1435.4M, current mem=1626.5M)
[03/09 21:32:41   5221] Summary for sequential cells idenfication: 
[03/09 21:32:41   5221] Identified SBFF number: 199
[03/09 21:32:41   5221] Identified MBFF number: 0
[03/09 21:32:41   5221] Not identified SBFF number: 0
[03/09 21:32:41   5221] Not identified MBFF number: 0
[03/09 21:32:41   5221] Number of sequential cells which are not FFs: 104
[03/09 21:32:41   5221] 
[03/09 21:32:41   5221] Total number of combinational cells: 492
[03/09 21:32:41   5221] Total number of sequential cells: 303
[03/09 21:32:41   5221] Total number of tristate cells: 11
[03/09 21:32:41   5221] Total number of level shifter cells: 0
[03/09 21:32:41   5221] Total number of power gating cells: 0
[03/09 21:32:41   5221] Total number of isolation cells: 0
[03/09 21:32:41   5221] Total number of power switch cells: 0
[03/09 21:32:41   5221] Total number of pulse generator cells: 0
[03/09 21:32:41   5221] Total number of always on buffers: 0
[03/09 21:32:41   5221] Total number of retention cells: 0
[03/09 21:32:41   5221] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/09 21:32:41   5221] Total number of usable buffers: 18
[03/09 21:32:41   5221] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/09 21:32:41   5221] Total number of unusable buffers: 9
[03/09 21:32:41   5221] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/09 21:32:41   5221] Total number of usable inverters: 18
[03/09 21:32:41   5221] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/09 21:32:41   5221] Total number of unusable inverters: 9
[03/09 21:32:41   5221] List of identified usable delay cells:
[03/09 21:32:41   5221] Total number of identified usable delay cells: 0
[03/09 21:32:41   5221] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/09 21:32:41   5221] Total number of identified unusable delay cells: 9
[03/09 21:32:41   5221] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 21:32:41   5221] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/09 21:32:41   5221] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:32:41   5221] Begin IPO call back ...
[03/09 21:32:41   5221] End IPO call back ...
[03/09 21:32:41   5221] #################################################################################
[03/09 21:32:41   5221] # Design Stage: PostRoute
[03/09 21:32:41   5221] # Design Name: core
[03/09 21:32:41   5221] # Design Mode: 65nm
[03/09 21:32:41   5221] # Analysis Mode: MMMC OCV 
[03/09 21:32:41   5221] # Parasitics Mode: SPEF/RCDB
[03/09 21:32:41   5221] # Signoff Settings: SI On 
[03/09 21:32:41   5221] #################################################################################
[03/09 21:32:42   5222] Setting infinite Tws ...
[03/09 21:32:42   5222] First Iteration Infinite Tw... 
[03/09 21:32:42   5222] Topological Sorting (CPU = 0:00:00.1, MEM = 1673.4M, InitMEM = 1668.6M)
[03/09 21:32:43   5223] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:32:43   5223] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1681.5M)
[03/09 21:32:51   5231] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 21:32:51   5231] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 21:32:51   5231] End delay calculation. (MEM=1748.27 CPU=0:00:07.8 REAL=0:00:08.0)
[03/09 21:32:51   5231] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_EofVvq/.AAE_18281/waveform.data...
[03/09 21:32:51   5231] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1748.3M) ***
[03/09 21:32:52   5232] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1748.3M)
[03/09 21:32:52   5232] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:32:52   5232] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1748.3M)
[03/09 21:32:52   5232] Starting SI iteration 2
[03/09 21:32:55   5235] AAE_INFO-618: Total number of nets in the design is 33725,  6.6 percent of the nets selected for SI analysis
[03/09 21:32:55   5235] End delay calculation. (MEM=1706.73 CPU=0:00:03.2 REAL=0:00:03.0)
[03/09 21:32:55   5235] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1706.7M) ***
[03/09 21:32:56   5236] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/09 21:33:05   5245] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/09 21:33:05   5245] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/09 21:33:05   5245] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:33:05   5245] #################################################################################
[03/09 21:33:05   5245] # Design Stage: PostRoute
[03/09 21:33:05   5245] # Design Name: core
[03/09 21:33:05   5245] # Design Mode: 65nm
[03/09 21:33:05   5245] # Analysis Mode: MMMC OCV 
[03/09 21:33:05   5245] # Parasitics Mode: SPEF/RCDB
[03/09 21:33:05   5245] # Signoff Settings: SI On 
[03/09 21:33:05   5245] #################################################################################
[03/09 21:33:06   5246] Setting infinite Tws ...
[03/09 21:33:06   5246] First Iteration Infinite Tw... 
[03/09 21:33:06   5246] Topological Sorting (CPU = 0:00:00.1, MEM = 1716.2M, InitMEM = 1716.2M)
[03/09 21:33:14   5255] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 21:33:14   5255] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 21:33:14   5255] End delay calculation. (MEM=1756.28 CPU=0:00:07.9 REAL=0:00:07.0)
[03/09 21:33:14   5255] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_EofVvq/.AAE_18281/waveform.data...
[03/09 21:33:14   5255] *** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 1756.3M) ***
[03/09 21:33:15   5255] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1756.3M)
[03/09 21:33:15   5255] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:33:15   5256] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1756.3M)
[03/09 21:33:15   5256] Starting SI iteration 2
[03/09 21:33:19   5259] AAE_INFO-618: Total number of nets in the design is 33725,  6.6 percent of the nets selected for SI analysis
[03/09 21:33:19   5259] End delay calculation. (MEM=1724.28 CPU=0:00:03.2 REAL=0:00:04.0)
[03/09 21:33:19   5259] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 1724.3M) ***
[03/09 21:33:20   5261] <CMD> setAnalysisMode -hold
[03/09 21:33:20   5261] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/09 21:33:20   5261] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/09 21:33:21   5261] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/09 21:33:21   5261] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/09 21:33:21   5261] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/09 21:33:21   5261] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 21:33:21   5261] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 21:33:21   5261] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 21:33:21   5261] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 21:33:21   5261] Importing multi-corner RC tables ... 
[03/09 21:33:21   5261] Summary of Active RC-Corners : 
[03/09 21:33:21   5261]  
[03/09 21:33:21   5261]  Analysis View: BC_VIEW
[03/09 21:33:21   5261]     RC-Corner Name        : Cmin
[03/09 21:33:21   5261]     RC-Corner Index       : 0
[03/09 21:33:21   5261]     RC-Corner Temperature : -40 Celsius
[03/09 21:33:21   5261]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/09 21:33:21   5261]     RC-Corner PreRoute Res Factor         : 1
[03/09 21:33:21   5261]     RC-Corner PreRoute Cap Factor         : 1
[03/09 21:33:21   5261]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 21:33:21   5261]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 21:33:21   5261]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 21:33:21   5261]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 21:33:21   5261]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 21:33:21   5261]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 21:33:21   5261]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 21:33:21   5261] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 58481 times net's RC data read were performed.
[03/09 21:33:21   5261] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/09 21:33:21   5262] *Info: initialize multi-corner CTS.
[03/09 21:33:22   5262] Reading timing constraints file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.mmmc32jKqX/modes/CON/CON.sdc' ...
[03/09 21:33:22   5262] Current (total cpu=1:27:42, real=1:27:57, peak res=1435.4M, current mem=1575.9M)
[03/09 21:33:22   5262] INFO (CTE): Constraints read successfully.
[03/09 21:33:22   5262] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=900.7M, current mem=1585.6M)
[03/09 21:33:22   5262] Current (total cpu=1:27:42, real=1:27:57, peak res=1435.4M, current mem=1585.6M)
[03/09 21:33:22   5262] Summary for sequential cells idenfication: 
[03/09 21:33:22   5262] Identified SBFF number: 199
[03/09 21:33:22   5262] Identified MBFF number: 0
[03/09 21:33:22   5262] Not identified SBFF number: 0
[03/09 21:33:22   5262] Not identified MBFF number: 0
[03/09 21:33:22   5262] Number of sequential cells which are not FFs: 104
[03/09 21:33:22   5262] 
[03/09 21:33:22   5262] Total number of combinational cells: 492
[03/09 21:33:22   5262] Total number of sequential cells: 303
[03/09 21:33:22   5262] Total number of tristate cells: 11
[03/09 21:33:22   5262] Total number of level shifter cells: 0
[03/09 21:33:22   5262] Total number of power gating cells: 0
[03/09 21:33:22   5262] Total number of isolation cells: 0
[03/09 21:33:22   5262] Total number of power switch cells: 0
[03/09 21:33:22   5262] Total number of pulse generator cells: 0
[03/09 21:33:22   5262] Total number of always on buffers: 0
[03/09 21:33:22   5262] Total number of retention cells: 0
[03/09 21:33:22   5262] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/09 21:33:22   5262] Total number of usable buffers: 18
[03/09 21:33:22   5262] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/09 21:33:22   5262] Total number of unusable buffers: 9
[03/09 21:33:22   5262] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/09 21:33:22   5262] Total number of usable inverters: 18
[03/09 21:33:22   5262] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/09 21:33:22   5262] Total number of unusable inverters: 9
[03/09 21:33:22   5262] List of identified usable delay cells:
[03/09 21:33:22   5262] Total number of identified usable delay cells: 0
[03/09 21:33:22   5262] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/09 21:33:22   5262] Total number of identified unusable delay cells: 9
[03/09 21:33:22   5262] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 21:33:22   5262] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/09 21:33:22   5262] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:33:22   5262] #################################################################################
[03/09 21:33:22   5262] # Design Stage: PostRoute
[03/09 21:33:22   5262] # Design Name: core
[03/09 21:33:22   5262] # Design Mode: 65nm
[03/09 21:33:22   5262] # Analysis Mode: MMMC OCV 
[03/09 21:33:22   5262] # Parasitics Mode: No SPEF/RCDB
[03/09 21:33:22   5262] # Signoff Settings: SI On 
[03/09 21:33:22   5262] #################################################################################
[03/09 21:33:22   5262] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 21:33:22   5262] Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
[03/09 21:33:22   5262] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 21:33:22   5262] RC Extraction called in multi-corner(1) mode.
[03/09 21:33:22   5262] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 21:33:22   5262] Process corner(s) are loaded.
[03/09 21:33:22   5262]  Corner: Cmin
[03/09 21:33:22   5262] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 21:33:22   5262] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 21:33:22   5262]       RC Corner Indexes            0   
[03/09 21:33:22   5262] Capacitance Scaling Factor   : 1.00000 
[03/09 21:33:22   5262] Coupling Cap. Scaling Factor : 1.00000 
[03/09 21:33:22   5262] Resistance Scaling Factor    : 1.00000 
[03/09 21:33:22   5262] Clock Cap. Scaling Factor    : 1.00000 
[03/09 21:33:22   5262] Clock Res. Scaling Factor    : 1.00000 
[03/09 21:33:22   5262] Shrink Factor                : 1.00000
[03/09 21:33:23   5263] Initializing multi-corner capacitance tables ... 
[03/09 21:33:23   5263] Initializing multi-corner resistance tables ...
[03/09 21:33:23   5263] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1598.2M)
[03/09 21:33:24   5264] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 21:33:24   5264] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1672.1M)
[03/09 21:33:24   5264] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1672.1M)
[03/09 21:33:24   5265] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1672.1M)
[03/09 21:33:25   5265] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1672.1M)
[03/09 21:33:25   5265] Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1672.1M)
[03/09 21:33:25   5265] Extracted 60.0006% (CPU Time= 0:00:02.4  MEM= 1676.1M)
[03/09 21:33:26   5266] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1676.1M)
[03/09 21:33:26   5266] Extracted 80.0006% (CPU Time= 0:00:03.5  MEM= 1676.1M)
[03/09 21:33:27   5267] Extracted 90.0006% (CPU Time= 0:00:04.5  MEM= 1676.1M)
[03/09 21:33:28   5268] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1676.1M)
[03/09 21:33:28   5268] Number of Extracted Resistors     : 598958
[03/09 21:33:28   5268] Number of Extracted Ground Cap.   : 590317
[03/09 21:33:28   5268] Number of Extracted Coupling Cap. : 970132
[03/09 21:33:28   5268] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:33:28   5268] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 21:33:28   5268]  Corner: Cmin
[03/09 21:33:28   5269] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1664.1M)
[03/09 21:33:28   5269] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 21:33:29   5269] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33468 times net's RC data read were performed.
[03/09 21:33:29   5269] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1664.074M)
[03/09 21:33:29   5269] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:33:29   5269] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1664.074M)
[03/09 21:33:29   5269] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1664.074M)
[03/09 21:33:30   5270] Setting infinite Tws ...
[03/09 21:33:30   5270] First Iteration Infinite Tw... 
[03/09 21:33:30   5270] Topological Sorting (CPU = 0:00:00.1, MEM = 1668.9M, InitMEM = 1664.1M)
[03/09 21:33:30   5270] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 21:33:30   5270] Initializing multi-corner capacitance tables ... 
[03/09 21:33:30   5270] Initializing multi-corner resistance tables ...
[03/09 21:33:31   5271] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 21:33:31   5271] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1677.0M)
[03/09 21:33:38   5279] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 21:33:39   5279] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/09 21:33:39   5279] End delay calculation. (MEM=1743.73 CPU=0:00:07.3 REAL=0:00:08.0)
[03/09 21:33:39   5279] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
[03/09 21:33:39   5279] *** CDM Built up (cpu=0:00:16.7  real=0:00:17.0  mem= 1743.7M) ***
[03/09 21:33:39   5280] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1743.7M)
[03/09 21:33:39   5280] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:33:39   5280] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1743.7M)
[03/09 21:33:39   5280] Starting SI iteration 2
[03/09 21:33:40   5281] AAE_INFO-618: Total number of nets in the design is 33725,  0.7 percent of the nets selected for SI analysis
[03/09 21:33:40   5281] End delay calculation. (MEM=1711.72 CPU=0:00:00.7 REAL=0:00:00.0)
[03/09 21:33:40   5281] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1711.7M) ***
[03/09 21:33:41   5281] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/09 21:33:50   5290] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/09 21:33:50   5290] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/09 21:33:50   5290] Starting SI iteration 1 using Infinite Timing Windows
[03/09 21:33:50   5291] #################################################################################
[03/09 21:33:50   5291] # Design Stage: PostRoute
[03/09 21:33:50   5291] # Design Name: core
[03/09 21:33:50   5291] # Design Mode: 65nm
[03/09 21:33:50   5291] # Analysis Mode: MMMC OCV 
[03/09 21:33:50   5291] # Parasitics Mode: SPEF/RCDB
[03/09 21:33:50   5291] # Signoff Settings: SI On 
[03/09 21:33:50   5291] #################################################################################
[03/09 21:33:51   5291] Setting infinite Tws ...
[03/09 21:33:51   5291] First Iteration Infinite Tw... 
[03/09 21:33:51   5291] Topological Sorting (CPU = 0:00:00.1, MEM = 1703.7M, InitMEM = 1703.7M)
[03/09 21:33:58   5299] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 21:33:59   5299] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/09 21:33:59   5299] End delay calculation. (MEM=1743.73 CPU=0:00:07.0 REAL=0:00:07.0)
[03/09 21:33:59   5299] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
[03/09 21:33:59   5299] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1743.7M) ***
[03/09 21:33:59   5300] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1743.7M)
[03/09 21:33:59   5300] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 21:33:59   5300] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1743.7M)
[03/09 21:33:59   5300] Starting SI iteration 2
[03/09 21:34:00   5300] AAE_INFO-618: Total number of nets in the design is 33725,  0.7 percent of the nets selected for SI analysis
[03/09 21:34:00   5300] End delay calculation. (MEM=1711.72 CPU=0:00:00.6 REAL=0:00:00.0)
[03/09 21:34:00   5300] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1711.7M) ***
[03/09 21:34:02   5302] invalid command name "expr{(5297%60)}"
[03/09 23:00:49   6060] <CMD> fit
[03/09 23:00:57   6061] <CMD> fit
[03/09 23:01:04   6063] <CMD> setLayerPreference violation -isVisible 1
[03/09 23:01:04   6063] <CMD> uiKit::addWidget vb -type main
[03/09 23:01:04   6063] <CMD> violationBrowser -all -no_display_false
[03/09 23:02:23   6075] <CMD> optDesign -postRoute -drv
[03/09 23:02:23   6075] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 23:02:23   6075] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 23:02:23   6075] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 23:02:23   6075] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 23:02:23   6075] -setupDynamicPowerViewAsDefaultView false
[03/09 23:02:23   6075]                                            # bool, default=false, private
[03/09 23:02:23   6075] #spOpts: N=65 mergeVia=F 
[03/09 23:02:23   6075] Core basic site is core
[03/09 23:02:23   6075] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 23:02:24   6076] Summary for sequential cells idenfication: 
[03/09 23:02:24   6076] Identified SBFF number: 199
[03/09 23:02:24   6076] Identified MBFF number: 0
[03/09 23:02:24   6076] Not identified SBFF number: 0
[03/09 23:02:24   6076] Not identified MBFF number: 0
[03/09 23:02:24   6076] Number of sequential cells which are not FFs: 104
[03/09 23:02:24   6076] 
[03/09 23:02:24   6076] #spOpts: N=65 mergeVia=F 
[03/09 23:02:24   6076] GigaOpt running with 1 threads.
[03/09 23:02:24   6076] Info: 1 threads available for lower-level modules during optimization.
[03/09 23:02:24   6076] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 23:02:24   6076] 	Cell FILL1_LL, site bcore.
[03/09 23:02:24   6076] 	Cell FILL_NW_HH, site bcore.
[03/09 23:02:24   6076] 	Cell FILL_NW_LL, site bcore.
[03/09 23:02:24   6076] 	Cell GFILL, site gacore.
[03/09 23:02:24   6076] 	Cell GFILL10, site gacore.
[03/09 23:02:24   6076] 	Cell GFILL2, site gacore.
[03/09 23:02:24   6076] 	Cell GFILL3, site gacore.
[03/09 23:02:24   6076] 	Cell GFILL4, site gacore.
[03/09 23:02:24   6076] 	Cell LVLLHCD1, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHCD2, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHCD4, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHCD8, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHD1, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHD2, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHD4, site bcore.
[03/09 23:02:24   6076] 	Cell LVLLHD8, site bcore.
[03/09 23:02:24   6076] .
[03/09 23:02:25   6077] Effort level <high> specified for reg2reg path_group
[03/09 23:02:25   6077] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1816.6M, totSessionCpu=1:41:18 **
[03/09 23:02:25   6077] *** Changing analysis mode to setup ***
[03/09 23:02:25   6077] #Created 847 library cell signatures
[03/09 23:02:25   6077] #Created 33725 NETS and 0 SPECIALNETS signatures
[03/09 23:02:25   6077] #Created 59650 instance signatures
[03/09 23:02:25   6077] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.69 (MB), peak = 1803.48 (MB)
[03/09 23:02:25   6078] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.84 (MB), peak = 1803.48 (MB)
[03/09 23:02:25   6078] #spOpts: N=65 
[03/09 23:02:25   6078] Begin checking placement ... (start mem=1809.1M, init mem=1809.1M)
[03/09 23:02:26   6078] *info: Placed = 59649          (Fixed = 70)
[03/09 23:02:26   6078] *info: Unplaced = 0           
[03/09 23:02:26   6078] Placement Density:98.56%(206829/209855)
[03/09 23:02:26   6078] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1809.1M)
[03/09 23:02:26   6078]  Initial DC engine is -> aae
[03/09 23:02:26   6078]  
[03/09 23:02:26   6078]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 23:02:26   6078]  
[03/09 23:02:26   6078]  
[03/09 23:02:26   6078]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 23:02:26   6078]  
[03/09 23:02:26   6078] Reset EOS DB
[03/09 23:02:26   6078] Ignoring AAE DB Resetting ...
[03/09 23:02:26   6078]  Set Options for AAE Based Opt flow 
[03/09 23:02:26   6078] *** optDesign -postRoute ***
[03/09 23:02:26   6078] DRC Margin: user margin 0.0; extra margin 0
[03/09 23:02:26   6078] Setup Target Slack: user slack 0
[03/09 23:02:26   6078] Hold Target Slack: user slack 0
[03/09 23:02:26   6078] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 23:02:26   6078] ** INFO : this run is activating 'postRoute' automaton
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078] Type 'man IMPOPT-3663' for more detail.
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078] Power view               = BC_VIEW
[03/09 23:02:26   6078] Number of VT partitions  = 1
[03/09 23:02:26   6078] Standard cells in design = 811
[03/09 23:02:26   6078] Instances in design      = 31520
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078] Instance distribution across the VT partitions:
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078]  LVT : inst = 15017 (47.6%), cells = 335 (41%)
[03/09 23:02:26   6078]    Lib tcbn65gplusbc        : inst = 15017 (47.6%)
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078]  HVT : inst = 16503 (52.4%), cells = 457 (56%)
[03/09 23:02:26   6078]    Lib tcbn65gplusbc        : inst = 16503 (52.4%)
[03/09 23:02:26   6078] 
[03/09 23:02:26   6078] Reporting took 0 sec
[03/09 23:02:26   6078] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 58505 times net's RC data read were performed.
[03/09 23:02:26   6078] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 23:02:26   6078] Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
[03/09 23:02:26   6078] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 23:02:26   6078] RC Extraction called in multi-corner(1) mode.
[03/09 23:02:26   6078] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 23:02:26   6078] Process corner(s) are loaded.
[03/09 23:02:26   6078]  Corner: Cmin
[03/09 23:02:26   6078] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 23:02:26   6078] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 23:02:26   6078]       RC Corner Indexes            0   
[03/09 23:02:26   6078] Capacitance Scaling Factor   : 1.00000 
[03/09 23:02:26   6078] Coupling Cap. Scaling Factor : 1.00000 
[03/09 23:02:26   6078] Resistance Scaling Factor    : 1.00000 
[03/09 23:02:26   6078] Clock Cap. Scaling Factor    : 1.00000 
[03/09 23:02:26   6078] Clock Res. Scaling Factor    : 1.00000 
[03/09 23:02:26   6078] Shrink Factor                : 1.00000
[03/09 23:02:27   6079] Initializing multi-corner capacitance tables ... 
[03/09 23:02:27   6079] Initializing multi-corner resistance tables ...
[03/09 23:02:27   6079] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1807.1M)
[03/09 23:02:27   6079] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 23:02:28   6080] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1869.0M)
[03/09 23:02:28   6080] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1869.0M)
[03/09 23:02:28   6080] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1869.0M)
[03/09 23:02:28   6081] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1869.0M)
[03/09 23:02:28   6081] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1869.0M)
[03/09 23:02:29   6081] Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1873.0M)
[03/09 23:02:29   6082] Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1873.0M)
[03/09 23:02:30   6082] Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1873.0M)
[03/09 23:02:31   6083] Extracted 90.0006% (CPU Time= 0:00:04.3  MEM= 1873.0M)
[03/09 23:02:32   6084] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1873.0M)
[03/09 23:02:32   6084] Number of Extracted Resistors     : 598958
[03/09 23:02:32   6084] Number of Extracted Ground Cap.   : 590317
[03/09 23:02:32   6084] Number of Extracted Coupling Cap. : 970132
[03/09 23:02:32   6084] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 23:02:32   6084] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 23:02:32   6084]  Corner: Cmin
[03/09 23:02:32   6084] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1853.0M)
[03/09 23:02:32   6084] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 23:02:32   6085] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33468 times net's RC data read were performed.
[03/09 23:02:33   6085] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1852.965M)
[03/09 23:02:33   6085] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 23:02:33   6085] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1852.965M)
[03/09 23:02:33   6085] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1852.965M)
[03/09 23:02:33   6085] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 23:02:33   6085] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1853.0M)
[03/09 23:02:33   6085] Initializing multi-corner capacitance tables ... 
[03/09 23:02:33   6085] Initializing multi-corner resistance tables ...
[03/09 23:02:33   6085] Starting SI iteration 1 using Infinite Timing Windows
[03/09 23:02:33   6085] #################################################################################
[03/09 23:02:33   6085] # Design Stage: PostRoute
[03/09 23:02:33   6085] # Design Name: core
[03/09 23:02:33   6085] # Design Mode: 65nm
[03/09 23:02:33   6085] # Analysis Mode: MMMC OCV 
[03/09 23:02:33   6085] # Parasitics Mode: SPEF/RCDB
[03/09 23:02:33   6085] # Signoff Settings: SI On 
[03/09 23:02:33   6085] #################################################################################
[03/09 23:02:34   6086] AAE_INFO: 1 threads acquired from CTE.
[03/09 23:02:34   6086] Setting infinite Tws ...
[03/09 23:02:34   6086] First Iteration Infinite Tw... 
[03/09 23:02:34   6086] Calculate early delays in OCV mode...
[03/09 23:02:34   6086] Calculate late delays in OCV mode...
[03/09 23:02:34   6086] Topological Sorting (CPU = 0:00:00.1, MEM = 1857.8M, InitMEM = 1853.0M)
[03/09 23:02:34   6086] *** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
[03/09 23:02:42   6094] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 23:02:42   6094] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 23:02:42   6094] End delay calculation. (MEM=1941.1 CPU=0:00:07.4 REAL=0:00:08.0)
[03/09 23:02:42   6094] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
[03/09 23:02:42   6094] *** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1941.1M) ***
[03/09 23:02:43   6095] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1941.1M)
[03/09 23:02:43   6095] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 23:02:43   6095] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1941.1M)
[03/09 23:02:43   6095] Starting SI iteration 2
[03/09 23:02:43   6095] AAE_INFO: 1 threads acquired from CTE.
[03/09 23:02:43   6095] Calculate early delays in OCV mode...
[03/09 23:02:43   6096] Calculate late delays in OCV mode...
[03/09 23:02:43   6096] AAE_INFO-618: Total number of nets in the design is 33725,  0.0 percent of the nets selected for SI analysis
[03/09 23:02:43   6096] End delay calculation. (MEM=1917.14 CPU=0:00:00.2 REAL=0:00:00.0)
[03/09 23:02:43   6096] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1917.1M) ***
[03/09 23:02:44   6097] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=1:41:37 mem=1917.1M)
[03/09 23:02:45   6097] ** Profile ** Start :  cpu=0:00:00.0, mem=1917.1M
[03/09 23:02:45   6097] ** Profile ** Other data :  cpu=0:00:00.1, mem=1917.1M
[03/09 23:02:45   6097] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1917.1M
[03/09 23:02:46   6099] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1917.1M
[03/09 23:02:46   6099] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1917.1M
[03/09 23:02:46   6099] **optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1811.7M, totSessionCpu=1:41:39 **
[03/09 23:02:46   6099] Setting latch borrow mode to budget during optimization.
[03/09 23:02:48   6100] Glitch fixing enabled
[03/09 23:02:48   6100] Leakage Power Opt: re-selecting buf/inv list 
[03/09 23:02:48   6100] Summary for sequential cells idenfication: 
[03/09 23:02:48   6100] Identified SBFF number: 199
[03/09 23:02:48   6100] Identified MBFF number: 0
[03/09 23:02:48   6100] Not identified SBFF number: 0
[03/09 23:02:48   6100] Not identified MBFF number: 0
[03/09 23:02:48   6100] Number of sequential cells which are not FFs: 104
[03/09 23:02:48   6100] 
[03/09 23:02:48   6100] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 23:02:48   6100] optDesignOneStep: Leakage Power Flow
[03/09 23:02:48   6100] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 23:02:48   6100] **INFO: Start fixing DRV (Mem = 1870.42M) ...
[03/09 23:02:48   6100] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/09 23:02:48   6100] **INFO: Start fixing DRV iteration 1 ...
[03/09 23:02:48   6100] Begin: GigaOpt DRV Optimization
[03/09 23:02:48   6100] Glitch fixing enabled
[03/09 23:02:48   6100] Info: 234 clock nets excluded from IPO operation.
[03/09 23:02:48   6100] Summary for sequential cells idenfication: 
[03/09 23:02:48   6100] Identified SBFF number: 199
[03/09 23:02:48   6100] Identified MBFF number: 0
[03/09 23:02:48   6100] Not identified SBFF number: 0
[03/09 23:02:48   6100] Not identified MBFF number: 0
[03/09 23:02:48   6100] Number of sequential cells which are not FFs: 104
[03/09 23:02:48   6100] 
[03/09 23:02:48   6100] DRV pessimism of 5.00% is used.
[03/09 23:02:48   6100] PhyDesignGrid: maxLocalDensity 0.96
[03/09 23:02:48   6100] #spOpts: N=65 mergeVia=F 
[03/09 23:02:51   6104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 23:02:51   6104] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/09 23:02:51   6104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 23:02:51   6104] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 23:02:51   6104] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 23:02:51   6104] DEBUG: @coeDRVCandCache::init.
[03/09 23:02:51   6104] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 23:02:52   6104] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.18 |          0|          0|          0|  98.56  |            |           |
[03/09 23:02:52   6104] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 23:02:52   6105] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.18 |          0|          0|          0|  98.56  |   0:00:00.0|    2094.1M|
[03/09 23:02:52   6105] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 23:02:52   6105] **** Begin NDR-Layer Usage Statistics ****
[03/09 23:02:52   6105] Layer 3 has 234 constrained nets 
[03/09 23:02:52   6105] Layer 7 has 241 constrained nets 
[03/09 23:02:52   6105] **** End NDR-Layer Usage Statistics ****
[03/09 23:02:52   6105] 
[03/09 23:02:52   6105] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2094.1M) ***
[03/09 23:02:52   6105] 
[03/09 23:02:52   6105] Begin: glitch net info
[03/09 23:02:52   6105] glitch slack range: number of glitch nets
[03/09 23:02:52   6105] glitch slack < -0.32 : 0
[03/09 23:02:52   6105] -0.32 < glitch slack < -0.28 : 0
[03/09 23:02:52   6105] -0.28 < glitch slack < -0.24 : 0
[03/09 23:02:52   6105] -0.24 < glitch slack < -0.2 : 0
[03/09 23:02:52   6105] -0.2 < glitch slack < -0.16 : 0
[03/09 23:02:52   6105] -0.16 < glitch slack < -0.12 : 0
[03/09 23:02:52   6105] -0.12 < glitch slack < -0.08 : 0
[03/09 23:02:52   6105] -0.08 < glitch slack < -0.04 : 0
[03/09 23:02:52   6105] -0.04 < glitch slack : 0
[03/09 23:02:52   6105] End: glitch net info
[03/09 23:02:52   6105] DEBUG: @coeDRVCandCache::cleanup.
[03/09 23:02:52   6105] drv optimizer changes nothing and skips refinePlace
[03/09 23:02:52   6105] End: GigaOpt DRV Optimization
[03/09 23:02:52   6105] **optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1961.5M, totSessionCpu=1:41:45 **
[03/09 23:02:52   6105] *info:
[03/09 23:02:52   6105] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1961.46M).
[03/09 23:02:52   6105] Leakage Power Opt: resetting the buf/inv selection
[03/09 23:02:52   6105] ** Profile ** Start :  cpu=0:00:00.0, mem=1961.5M
[03/09 23:02:53   6105] ** Profile ** Other data :  cpu=0:00:00.1, mem=1961.5M
[03/09 23:02:53   6105] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1969.5M
[03/09 23:02:54   6107] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1969.5M
[03/09 23:02:54   6107] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1961.5M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1969.5M
[03/09 23:02:54   6107] **optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1961.5M, totSessionCpu=1:41:47 **
[03/09 23:02:54   6107]   Timing Snapshot: (REF)
[03/09 23:02:54   6107]      Weighted WNS: 0.000
[03/09 23:02:54   6107]       All  PG WNS: 0.000
[03/09 23:02:54   6107]       High PG WNS: 0.000
[03/09 23:02:54   6107]       All  PG TNS: 0.000
[03/09 23:02:54   6107]       High PG TNS: 0.000
[03/09 23:02:54   6107]          Tran DRV: 0
[03/09 23:02:54   6107]           Cap DRV: 0
[03/09 23:02:54   6107]        Fanout DRV: 0
[03/09 23:02:54   6107]            Glitch: 0
[03/09 23:02:55   6107]   Timing Snapshot: (REF)
[03/09 23:02:55   6107]      Weighted WNS: 0.000
[03/09 23:02:55   6107]       All  PG WNS: 0.000
[03/09 23:02:55   6107]       High PG WNS: 0.000
[03/09 23:02:55   6107]       All  PG TNS: 0.000
[03/09 23:02:55   6107]       High PG TNS: 0.000
[03/09 23:02:55   6107]          Tran DRV: 0
[03/09 23:02:55   6107]           Cap DRV: 0
[03/09 23:02:55   6107]        Fanout DRV: 0
[03/09 23:02:55   6107]            Glitch: 0
[03/09 23:02:55   6107]    Category Slack: { [L, 0.176] [H, 0.446] }
[03/09 23:02:55   6107] 
[03/09 23:02:55   6107] ** Profile ** Start :  cpu=0:00:00.0, mem=1951.9M
[03/09 23:02:55   6107] ** Profile ** Other data :  cpu=0:00:00.1, mem=1951.9M
[03/09 23:02:55   6108] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1951.9M
[03/09 23:02:56   6109] ** Profile ** DRVs :  cpu=0:00:01.3, mem=1951.9M
[03/09 23:02:56   6109] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1951.9M
[03/09 23:02:56   6109] **optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1894.7M, totSessionCpu=1:41:49 **
[03/09 23:02:56   6109] -routeWithEco false                      # bool, default=false
[03/09 23:02:56   6109] -routeWithEco true                       # bool, default=false, user setting
[03/09 23:02:56   6109] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 23:02:56   6109] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 23:02:56   6109] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 23:02:56   6109] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 23:02:56   6109] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 23:02:56   6109] 
[03/09 23:02:56   6109] globalDetailRoute
[03/09 23:02:56   6109] 
[03/09 23:02:56   6109] #setNanoRouteMode -drouteAutoStop true
[03/09 23:02:56   6109] #setNanoRouteMode -drouteFixAntenna true
[03/09 23:02:56   6109] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/09 23:02:56   6109] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 23:02:56   6109] #setNanoRouteMode -routeWithEco true
[03/09 23:02:56   6109] #setNanoRouteMode -routeWithSiDriven false
[03/09 23:02:56   6109] #setNanoRouteMode -routeWithTimingDriven false
[03/09 23:02:56   6109] #Start globalDetailRoute on Sun Mar  9 23:02:56 2025
[03/09 23:02:56   6109] #
[03/09 23:02:56   6109] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33468 times net's RC data read were performed.
[03/09 23:02:57   6110] ### Net info: total nets: 33725
[03/09 23:02:57   6110] ### Net info: dirty nets: 0
[03/09 23:02:57   6110] ### Net info: marked as disconnected nets: 0
[03/09 23:02:58   6111] ### Net info: fully routed nets: 33468
[03/09 23:02:58   6111] ### Net info: trivial (single pin) nets: 0
[03/09 23:02:58   6111] ### Net info: unrouted nets: 257
[03/09 23:02:58   6111] ### Net info: re-extraction nets: 0
[03/09 23:02:58   6111] ### Net info: ignored nets: 0
[03/09 23:02:58   6111] ### Net info: skip routing nets: 0
[03/09 23:02:58   6111] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 23:02:58   6111] #Loading the last recorded routing design signature
[03/09 23:02:59   6112] #No placement changes detected since last routing
[03/09 23:02:59   6112] #Start routing data preparation.
[03/09 23:02:59   6112] #Minimum voltage of a net in the design = 0.000.
[03/09 23:02:59   6112] #Maximum voltage of a net in the design = 1.100.
[03/09 23:02:59   6112] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 23:02:59   6112] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 23:02:59   6112] #Voltage range [0.000 - 1.100] has 33723 nets.
[03/09 23:03:00   6112] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 23:03:00   6112] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 23:03:00   6112] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 23:03:00   6112] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 23:03:00   6112] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 23:03:00   6112] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 23:03:00   6112] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 23:03:00   6112] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 23:03:01   6114] #1004/33468 = 2% of signal nets have been set as priority nets
[03/09 23:03:01   6114] #Regenerating Ggrids automatically.
[03/09 23:03:01   6114] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 23:03:01   6114] #Using automatically generated G-grids.
[03/09 23:03:01   6114] #Done routing data preparation.
[03/09 23:03:01   6114] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1512.62 (MB), peak = 1803.48 (MB)
[03/09 23:03:01   6114] #Merging special wires...
[03/09 23:03:01   6114] #Found 0 nets for post-route si or timing fixing.
[03/09 23:03:01   6114] #WARNING (NRGR-22) Design is already detail routed.
[03/09 23:03:02   6114] #Cpu time = 00:00:03
[03/09 23:03:02   6114] #Elapsed time = 00:00:03
[03/09 23:03:02   6114] #Increased memory = -1.21 (MB)
[03/09 23:03:02   6114] #Total memory = 1512.62 (MB)
[03/09 23:03:02   6114] #Peak memory = 1803.48 (MB)
[03/09 23:03:03   6115] #
[03/09 23:03:03   6115] #Start Detail Routing..
[03/09 23:03:03   6115] #start initial detail routing ...
[03/09 23:03:03   6116] #    number of violations = 2
[03/09 23:03:03   6116] #
[03/09 23:03:03   6116] #    By Layer and Type :
[03/09 23:03:03   6116] #	          SpacV   Totals
[03/09 23:03:03   6116] #	M1            2        2
[03/09 23:03:03   6116] #	Totals        2        2
[03/09 23:03:03   6116] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.45 (MB), peak = 1803.48 (MB)
[03/09 23:03:03   6116] #start 1st optimization iteration ...
[03/09 23:03:04   6116] #    number of violations = 0
[03/09 23:03:04   6116] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1524.72 (MB), peak = 1803.48 (MB)
[03/09 23:03:04   6116] #Complete Detail Routing.
[03/09 23:03:04   6117] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 23:03:04   6117] #Total wire length = 633014 um.
[03/09 23:03:04   6117] #Total half perimeter of net bounding box = 557658 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M1 = 907 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M2 = 156123 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M3 = 232379 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M4 = 148250 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M5 = 66130 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M6 = 6405 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M7 = 10074 um.
[03/09 23:03:04   6117] #Total wire length on LAYER M8 = 12747 um.
[03/09 23:03:04   6117] #Total number of vias = 237341
[03/09 23:03:04   6117] #Total number of multi-cut vias = 165406 ( 69.7%)
[03/09 23:03:04   6117] #Total number of single cut vias = 71935 ( 30.3%)
[03/09 23:03:04   6117] #Up-Via Summary (total 237341):
[03/09 23:03:04   6117] #                   single-cut          multi-cut      Total
[03/09 23:03:04   6117] #-----------------------------------------------------------
[03/09 23:03:04   6117] #  Metal 1       70176 ( 64.0%)     39435 ( 36.0%)     109611
[03/09 23:03:04   6117] #  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
[03/09 23:03:04   6117] #  Metal 3          97 (  0.4%)     22904 ( 99.6%)      23001
[03/09 23:03:04   6117] #  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
[03/09 23:03:04   6117] #  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
[03/09 23:03:04   6117] #  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
[03/09 23:03:04   6117] #  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
[03/09 23:03:04   6117] #-----------------------------------------------------------
[03/09 23:03:04   6117] #                71935 ( 30.3%)    165406 ( 69.7%)     237341 
[03/09 23:03:04   6117] #
[03/09 23:03:04   6117] #Total number of DRC violations = 0
[03/09 23:03:04   6117] #Cpu time = 00:00:02
[03/09 23:03:04   6117] #Elapsed time = 00:00:02
[03/09 23:03:04   6117] #Increased memory = 4.55 (MB)
[03/09 23:03:04   6117] #Total memory = 1517.17 (MB)
[03/09 23:03:04   6117] #Peak memory = 1803.48 (MB)
[03/09 23:03:04   6117] #
[03/09 23:03:04   6117] #start routing for process antenna violation fix ...
[03/09 23:03:05   6118] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.02 (MB), peak = 1803.48 (MB)
[03/09 23:03:05   6118] #
[03/09 23:03:05   6118] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 23:03:05   6118] #Total wire length = 633014 um.
[03/09 23:03:05   6118] #Total half perimeter of net bounding box = 557658 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M1 = 907 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M2 = 156123 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M3 = 232379 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M4 = 148250 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M5 = 66130 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M6 = 6405 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M7 = 10074 um.
[03/09 23:03:05   6118] #Total wire length on LAYER M8 = 12747 um.
[03/09 23:03:05   6118] #Total number of vias = 237341
[03/09 23:03:05   6118] #Total number of multi-cut vias = 165406 ( 69.7%)
[03/09 23:03:05   6118] #Total number of single cut vias = 71935 ( 30.3%)
[03/09 23:03:05   6118] #Up-Via Summary (total 237341):
[03/09 23:03:05   6118] #                   single-cut          multi-cut      Total
[03/09 23:03:05   6118] #-----------------------------------------------------------
[03/09 23:03:05   6118] #  Metal 1       70176 ( 64.0%)     39435 ( 36.0%)     109611
[03/09 23:03:05   6118] #  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
[03/09 23:03:05   6118] #  Metal 3          97 (  0.4%)     22904 ( 99.6%)      23001
[03/09 23:03:05   6118] #  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
[03/09 23:03:05   6118] #  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
[03/09 23:03:05   6118] #  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
[03/09 23:03:05   6118] #  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
[03/09 23:03:05   6118] #-----------------------------------------------------------
[03/09 23:03:05   6118] #                71935 ( 30.3%)    165406 ( 69.7%)     237341 
[03/09 23:03:05   6118] #
[03/09 23:03:05   6118] #Total number of DRC violations = 0
[03/09 23:03:05   6118] #Total number of net violated process antenna rule = 0
[03/09 23:03:05   6118] #
[03/09 23:03:07   6120] #
[03/09 23:03:07   6120] #Start Post Route via swapping..
[03/09 23:03:08   6120] #0.07% of area are rerouted by ECO routing.
[03/09 23:03:08   6120] #    number of violations = 0
[03/09 23:03:08   6120] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.62 (MB), peak = 1803.48 (MB)
[03/09 23:03:08   6121] #    number of violations = 0
[03/09 23:03:08   6121] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1530.83 (MB), peak = 1803.48 (MB)
[03/09 23:03:08   6121] #CELL_VIEW core,init has no DRC violation.
[03/09 23:03:08   6121] #Total number of DRC violations = 0
[03/09 23:03:08   6121] #Total number of net violated process antenna rule = 0
[03/09 23:03:08   6121] #Post Route via swapping is done.
[03/09 23:03:09   6121] #Total number of nets with non-default rule or having extra spacing = 247
[03/09 23:03:09   6121] #Total wire length = 633014 um.
[03/09 23:03:09   6121] #Total half perimeter of net bounding box = 557658 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M1 = 907 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M2 = 156123 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M3 = 232379 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M4 = 148250 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M5 = 66130 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M6 = 6405 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M7 = 10074 um.
[03/09 23:03:09   6121] #Total wire length on LAYER M8 = 12747 um.
[03/09 23:03:09   6121] #Total number of vias = 237341
[03/09 23:03:09   6121] #Total number of multi-cut vias = 165411 ( 69.7%)
[03/09 23:03:09   6121] #Total number of single cut vias = 71930 ( 30.3%)
[03/09 23:03:09   6121] #Up-Via Summary (total 237341):
[03/09 23:03:09   6121] #                   single-cut          multi-cut      Total
[03/09 23:03:09   6121] #-----------------------------------------------------------
[03/09 23:03:09   6121] #  Metal 1       70175 ( 64.0%)     39436 ( 36.0%)     109611
[03/09 23:03:09   6121] #  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
[03/09 23:03:09   6121] #  Metal 3          93 (  0.4%)     22908 ( 99.6%)      23001
[03/09 23:03:09   6121] #  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
[03/09 23:03:09   6121] #  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
[03/09 23:03:09   6121] #  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
[03/09 23:03:09   6121] #  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
[03/09 23:03:09   6121] #-----------------------------------------------------------
[03/09 23:03:09   6121] #                71930 ( 30.3%)    165411 ( 69.7%)     237341 
[03/09 23:03:09   6121] #
[03/09 23:03:09   6121] #detailRoute Statistics:
[03/09 23:03:09   6121] #Cpu time = 00:00:07
[03/09 23:03:09   6121] #Elapsed time = 00:00:07
[03/09 23:03:09   6121] #Increased memory = 16.48 (MB)
[03/09 23:03:09   6121] #Total memory = 1529.09 (MB)
[03/09 23:03:09   6121] #Peak memory = 1803.48 (MB)
[03/09 23:03:09   6121] #Updating routing design signature
[03/09 23:03:09   6121] #Created 847 library cell signatures
[03/09 23:03:09   6121] #Created 33725 NETS and 0 SPECIALNETS signatures
[03/09 23:03:09   6121] #Created 59650 instance signatures
[03/09 23:03:09   6121] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.98 (MB), peak = 1803.48 (MB)
[03/09 23:03:09   6122] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.12 (MB), peak = 1803.48 (MB)
[03/09 23:03:10   6123] #
[03/09 23:03:10   6123] #globalDetailRoute statistics:
[03/09 23:03:10   6123] #Cpu time = 00:00:14
[03/09 23:03:10   6123] #Elapsed time = 00:00:13
[03/09 23:03:10   6123] #Increased memory = -53.21 (MB)
[03/09 23:03:10   6123] #Total memory = 1484.80 (MB)
[03/09 23:03:10   6123] #Peak memory = 1803.48 (MB)
[03/09 23:03:10   6123] #Number of warnings = 1
[03/09 23:03:10   6123] #Total number of warnings = 221
[03/09 23:03:10   6123] #Number of fails = 0
[03/09 23:03:10   6123] #Total number of fails = 0
[03/09 23:03:10   6123] #Complete globalDetailRoute on Sun Mar  9 23:03:10 2025
[03/09 23:03:10   6123] #
[03/09 23:03:10   6123] **optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1862.6M, totSessionCpu=1:42:03 **
[03/09 23:03:10   6123] -routeWithEco false                      # bool, default=false
[03/09 23:03:10   6123] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 23:03:10   6123] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 23:03:10   6123] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 23:03:10   6123] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 23:03:10   6123] Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
[03/09 23:03:10   6123] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 23:03:10   6123] RC Extraction called in multi-corner(1) mode.
[03/09 23:03:10   6123] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 23:03:10   6123] Process corner(s) are loaded.
[03/09 23:03:10   6123]  Corner: Cmin
[03/09 23:03:10   6123] extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
[03/09 23:03:10   6123] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 23:03:10   6123]       RC Corner Indexes            0   
[03/09 23:03:10   6123] Capacitance Scaling Factor   : 1.00000 
[03/09 23:03:10   6123] Coupling Cap. Scaling Factor : 1.00000 
[03/09 23:03:10   6123] Resistance Scaling Factor    : 1.00000 
[03/09 23:03:10   6123] Clock Cap. Scaling Factor    : 1.00000 
[03/09 23:03:10   6123] Clock Res. Scaling Factor    : 1.00000 
[03/09 23:03:10   6123] Shrink Factor                : 1.00000
[03/09 23:03:11   6124] Initializing multi-corner capacitance tables ... 
[03/09 23:03:11   6124] Initializing multi-corner resistance tables ...
[03/09 23:03:11   6124] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1862.6M)
[03/09 23:03:11   6124] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for storing RC.
[03/09 23:03:12   6125] Extracted 10.0005% (CPU Time= 0:00:01.2  MEM= 1904.4M)
[03/09 23:03:12   6125] Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1904.4M)
[03/09 23:03:12   6125] Extracted 30.0003% (CPU Time= 0:00:01.5  MEM= 1904.4M)
[03/09 23:03:12   6125] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1904.4M)
[03/09 23:03:13   6125] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1904.4M)
[03/09 23:03:13   6126] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1908.4M)
[03/09 23:03:13   6126] Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1908.4M)
[03/09 23:03:14   6127] Extracted 80.0005% (CPU Time= 0:00:03.4  MEM= 1908.4M)
[03/09 23:03:15   6128] Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1908.4M)
[03/09 23:03:16   6129] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1908.4M)
[03/09 23:03:16   6129] Number of Extracted Resistors     : 598958
[03/09 23:03:16   6129] Number of Extracted Ground Cap.   : 590314
[03/09 23:03:16   6129] Number of Extracted Coupling Cap. : 970116
[03/09 23:03:16   6129] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 23:03:16   6129] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 23:03:16   6129]  Corner: Cmin
[03/09 23:03:16   6129] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1896.4M)
[03/09 23:03:16   6129] Creating parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb_Filter.rcdb.d' for storing RC.
[03/09 23:03:16   6129] Closing parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d'. 33468 times net's RC data read were performed.
[03/09 23:03:17   6130] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1896.410M)
[03/09 23:03:17   6130] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 23:03:17   6130] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1896.410M)
[03/09 23:03:17   6130] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1896.410M)
[03/09 23:03:17   6130] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1862.6M, totSessionCpu=1:42:10 **
[03/09 23:03:17   6130] Starting SI iteration 1 using Infinite Timing Windows
[03/09 23:03:17   6130] Begin IPO call back ...
[03/09 23:03:17   6130] End IPO call back ...
[03/09 23:03:17   6130] #################################################################################
[03/09 23:03:17   6130] # Design Stage: PostRoute
[03/09 23:03:17   6130] # Design Name: core
[03/09 23:03:17   6130] # Design Mode: 65nm
[03/09 23:03:17   6130] # Analysis Mode: MMMC OCV 
[03/09 23:03:17   6130] # Parasitics Mode: SPEF/RCDB
[03/09 23:03:17   6130] # Signoff Settings: SI On 
[03/09 23:03:17   6130] #################################################################################
[03/09 23:03:18   6131] AAE_INFO: 1 threads acquired from CTE.
[03/09 23:03:18   6131] Setting infinite Tws ...
[03/09 23:03:18   6131] First Iteration Infinite Tw... 
[03/09 23:03:18   6131] Calculate early delays in OCV mode...
[03/09 23:03:18   6131] Calculate late delays in OCV mode...
[03/09 23:03:18   6131] Topological Sorting (CPU = 0:00:00.1, MEM = 1872.9M, InitMEM = 1868.1M)
[03/09 23:03:18   6131] Initializing multi-corner capacitance tables ... 
[03/09 23:03:18   6131] Initializing multi-corner resistance tables ...
[03/09 23:03:18   6131] Opening parasitic data file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d' for reading.
[03/09 23:03:18   6131] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1889.5M)
[03/09 23:03:18   6131] AAE_INFO: 1 threads acquired from CTE.
[03/09 23:03:26   6139] AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
[03/09 23:03:26   6139] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 23:03:26   6139] End delay calculation. (MEM=1956.22 CPU=0:00:07.6 REAL=0:00:07.0)
[03/09 23:03:26   6139] Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
[03/09 23:03:26   6139] *** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 1956.2M) ***
[03/09 23:03:27   6140] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1956.2M)
[03/09 23:03:27   6140] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 23:03:27   6140] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1956.2M)
[03/09 23:03:27   6140] Starting SI iteration 2
[03/09 23:03:27   6140] AAE_INFO: 1 threads acquired from CTE.
[03/09 23:03:27   6140] Calculate early delays in OCV mode...
[03/09 23:03:27   6140] Calculate late delays in OCV mode...
[03/09 23:03:28   6141] AAE_INFO-618: Total number of nets in the design is 33725,  0.0 percent of the nets selected for SI analysis
[03/09 23:03:28   6141] End delay calculation. (MEM=1932.26 CPU=0:00:00.2 REAL=0:00:00.0)
[03/09 23:03:28   6141] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1932.3M) ***
[03/09 23:03:29   6142] *** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:12.0 totSessionCpu=1:42:23 mem=1932.3M)
[03/09 23:03:29   6142] **optDesign ... cpu = 0:01:05, real = 0:01:04, mem = 1862.7M, totSessionCpu=1:42:23 **
[03/09 23:03:29   6142] Latch borrow mode reset to max_borrow
[03/09 23:03:30   6143] <optDesign CMD> Restore Using all VT Cells
[03/09 23:03:30   6143] Reported timing to dir ./timingReports
[03/09 23:03:30   6143] **optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1862.7M, totSessionCpu=1:42:24 **
[03/09 23:03:30   6143] Begin: glitch net info
[03/09 23:03:31   6144] glitch slack range: number of glitch nets
[03/09 23:03:31   6144] glitch slack < -0.32 : 0
[03/09 23:03:31   6144] -0.32 < glitch slack < -0.28 : 0
[03/09 23:03:31   6144] -0.28 < glitch slack < -0.24 : 0
[03/09 23:03:31   6144] -0.24 < glitch slack < -0.2 : 0
[03/09 23:03:31   6144] -0.2 < glitch slack < -0.16 : 0
[03/09 23:03:31   6144] -0.16 < glitch slack < -0.12 : 0
[03/09 23:03:31   6144] -0.12 < glitch slack < -0.08 : 0
[03/09 23:03:31   6144] -0.08 < glitch slack < -0.04 : 0
[03/09 23:03:31   6144] -0.04 < glitch slack : 0
[03/09 23:03:31   6144] End: glitch net info
[03/09 23:03:31   6144] ** Profile ** Start :  cpu=0:00:00.0, mem=1919.9M
[03/09 23:03:31   6144] ** Profile ** Other data :  cpu=0:00:00.1, mem=1919.9M
[03/09 23:03:31   6144] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1919.9M
[03/09 23:03:33   6145] ** Profile ** Total reports :  cpu=0:00:01.5, mem=1850.7M
[03/09 23:03:34   6147] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1850.7M
[03/09 23:03:34   6147] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1850.7M
[03/09 23:03:34   6147] **optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1848.7M, totSessionCpu=1:42:27 **
[03/09 23:03:34   6147]  ReSet Options after AAE Based Opt flow 
[03/09 23:03:34   6147] *** Finished optDesign ***
[03/09 23:03:34   6147] *** Changing analysis mode to hold ***
[03/09 23:03:34   6147] 
[03/09 23:03:34   6147] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:12 real=  0:01:11)
[03/09 23:03:34   6147] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 23:03:34   6147] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.0 real=0:00:13.8)
[03/09 23:03:34   6147] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 23:03:34   6147] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.9 real=0:00:14.8)
[03/09 23:03:34   6147] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.2 real=0:00:07.1)
[03/09 23:03:34   6147] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[03/09 23:03:34   6147] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:13.7 real=0:00:13.5)
[03/09 23:03:34   6147] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.7 real=0:00:12.7)
[03/09 23:03:34   6147] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 23:03:34   6147] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/09 23:03:34   6147] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 23:03:34   6147] Info: pop threads available for lower-level modules during optimization.
[03/09 23:03:34   6147] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 23:03:50   6149] <CMD> fit
[03/09 23:04:06   6152] <CMD> setLayerPreference violation -isVisible 1
[03/09 23:04:06   6152] <CMD> uiKit::addWidget vb -type main
[03/09 23:04:06   6152] <CMD> violationBrowser -all -no_display_false
[03/09 23:04:28   6156] couldn't read file "route_no_drc.enc": no such file or directory
[03/09 23:09:00   6198] <CMD> saveDesign route_no_drc.enc
[03/09 23:09:00   6198] The in-memory database contained RC information but was not saved. To save 
[03/09 23:09:00   6198] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/09 23:09:00   6198] so it should only be saved when it is really desired.
[03/09 23:09:01   6199] Writing Netlist "route_no_drc.enc.dat/core.v.gz" ...
[03/09 23:09:01   6199] Saving AAE Data ...
[03/09 23:09:01   6199] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/09 23:09:01   6199] Saving scheduling_file.cts.18281 in route_no_drc.enc.dat/scheduling_file.cts
[03/09 23:09:01   6199] Saving preference file route_no_drc.enc.dat/gui.pref.tcl ...
[03/09 23:09:01   6199] Saving mode setting ...
[03/09 23:09:01   6199] Saving global file ...
[03/09 23:09:01   6199] Saving floorplan file ...
[03/09 23:09:01   6199] Saving Drc markers ...
[03/09 23:09:01   6199] ... No Drc file written since there is no markers found.
[03/09 23:09:01   6199] Saving placement file ...
[03/09 23:09:02   6200] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1826.1M) ***
[03/09 23:09:02   6200] Saving route file ...
[03/09 23:09:03   6200] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=1826.1M) ***
[03/09 23:09:03   6200] Saving DEF file ...
[03/09 23:09:03   6200] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 23:09:03   6200] 
[03/09 23:09:03   6200] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 23:09:03   6200] 
[03/09 23:09:03   6200] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 23:09:04   6201] Generated self-contained design route_no_drc.enc.dat
[03/09 23:09:04   6201] 
[03/09 23:09:04   6201] *** Summary of all messages that are not suppressed in this session:
[03/09 23:09:04   6201] Severity  ID               Count  Summary                                  
[03/09 23:09:04   6201] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 23:09:04   6201] ERROR     IMPOAX-142           2  %s                                       
[03/09 23:09:04   6201] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/09 23:09:04   6201] *** Message Summary: 1 warning(s), 3 error(s)
[03/09 23:09:04   6201] 
[03/09 23:09:42   6207] 
[03/09 23:09:42   6207] *** Memory Usage v#1 (Current mem = 1751.465M, initial mem = 149.258M) ***
[03/09 23:09:42   6207] 
[03/09 23:09:42   6207] *** Summary of all messages that are not suppressed in this session:
[03/09 23:09:42   6207] Severity  ID               Count  Summary                                  
[03/09 23:09:42   6207] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/09 23:09:42   6207] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/09 23:09:42   6207] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/09 23:09:42   6207] WARNING   IMPPTN-562         320  Pin [%s] is [%s] at location (%8.3f, %8....
[03/09 23:09:42   6207] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/09 23:09:42   6207] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[03/09 23:09:42   6207] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/09 23:09:42   6207] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/09 23:09:42   6207] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/09 23:09:42   6207] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/09 23:09:42   6207] WARNING   IMPEXT-3442         23  The version of the capacitance table fil...
[03/09 23:09:42   6207] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/09 23:09:42   6207] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/09 23:09:42   6207] WARNING   IMPEXT-3518         10  The lower process node is set (using com...
[03/09 23:09:42   6207] ERROR     IMPSYT-6245          6  Error %s, while saving MS constraint fil...
[03/09 23:09:42   6207] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/09 23:09:42   6207] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/09 23:09:42   6207] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[03/09 23:09:42   6207] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/09 23:09:42   6207] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/09 23:09:42   6207] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/09 23:09:42   6207] ERROR     IMPSP-2002           8  Density too high (%.1f%%), stopping deta...
[03/09 23:09:42   6207] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/09 23:09:42   6207] WARNING   IMPOPT-3663          6  Power view is not set. First setup analy...
[03/09 23:09:42   6207] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 23:09:42   6207] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[03/09 23:09:42   6207] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/09 23:09:42   6207] WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
[03/09 23:09:42   6207] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/09 23:09:42   6207] WARNING   IMPOPT-3564          7  The following cells are set dont_use tem...
[03/09 23:09:42   6207] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/09 23:09:42   6207] WARNING   IMPCCOPT-2231       11  CCOpt data structures have been affected...
[03/09 23:09:42   6207] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/09 23:09:42   6207] ERROR     IMPOAX-142          15  %s                                       
[03/09 23:09:42   6207] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/09 23:09:42   6207] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/09 23:09:42   6207] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[03/09 23:09:42   6207] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/09 23:09:42   6207] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/09 23:09:42   6207] *** Message Summary: 2210 warning(s), 32 error(s)
[03/09 23:09:42   6207] 
[03/09 23:09:42   6207] --- Ending "Innovus" (totcpu=1:43:27, real=3:04:17, mem=1751.5M) ---
