Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 22 15:55:42 2024
| Host         : DESKTOP-7ES4SVN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 130 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.339        0.000                      0                   32        0.176        0.000                      0                   32        3.000        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
inst_clk_wiz_50mhz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz               {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_clk_wiz_50mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz                    16.339        0.000                      0                   32        0.176        0.000                      0                   32        9.500        0.000                       0                    19  
  clkfbout_clk_wiz                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_clk_wiz_50mhz/inst/clk_in1
  To Clock:  inst_clk_wiz_50mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk_wiz_50mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_50mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       16.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.339ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.835ns (25.924%)  route 2.386ns (74.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 21.721 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.117     4.080 r  inst_MSA_SPI/cnt[6]_i_2/O
                         net (fo=1, routed)           0.979     5.058    inst_MSA_SPI/p_0_in[6]
    SLICE_X0Y119         FDCE                                         r  inst_MSA_SPI/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.721    21.721    inst_MSA_SPI/CLK
    SLICE_X0Y119         FDCE                                         r  inst_MSA_SPI/cnt_reg[6]/C
                         clock pessimism              0.089    21.810    
                         clock uncertainty           -0.084    21.727    
    SLICE_X0Y119         FDCE (Setup_fdce_C_D)       -0.329    21.398    inst_MSA_SPI/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.398    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                 16.339    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.966ns (33.519%)  route 1.916ns (66.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.348     4.719    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[4]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X5Y119         FDCE (Setup_fdce_C_CE)      -0.205    21.507    inst_MSA_SPI/data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.966ns (33.519%)  route 1.916ns (66.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.348     4.719    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[5]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X5Y119         FDCE (Setup_fdce_C_CE)      -0.205    21.507    inst_MSA_SPI/data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.966ns (33.519%)  route 1.916ns (66.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.348     4.719    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[6]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X5Y119         FDCE (Setup_fdce_C_CE)      -0.205    21.507    inst_MSA_SPI/data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.966ns (33.519%)  route 1.916ns (66.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.348     4.719    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[7]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X5Y119         FDCE (Setup_fdce_C_CE)      -0.205    21.507    inst_MSA_SPI/data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.825ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.966ns (33.539%)  route 1.914ns (66.461%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.346     4.718    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[0]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X6Y119         FDCE (Setup_fdce_C_CE)      -0.169    21.543    inst_MSA_SPI/data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                 16.825    

Slack (MET) :             16.825ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.966ns (33.539%)  route 1.914ns (66.461%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.346     4.718    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[1]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X6Y119         FDCE (Setup_fdce_C_CE)      -0.169    21.543    inst_MSA_SPI/data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                 16.825    

Slack (MET) :             16.825ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.966ns (33.539%)  route 1.914ns (66.461%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.346     4.718    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[2]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X6Y119         FDCE (Setup_fdce_C_CE)      -0.169    21.543    inst_MSA_SPI/data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                 16.825    

Slack (MET) :             16.825ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.966ns (33.539%)  route 1.914ns (66.461%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 21.720 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.585     3.963    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124     4.087 f  inst_MSA_SPI/data[7]_i_4/O
                         net (fo=1, routed)           0.161     4.248    inst_MSA_SPI/data[7]_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.372 r  inst_MSA_SPI/data[7]_i_1/O
                         net (fo=8, routed)           0.346     4.718    inst_MSA_SPI/data[7]_i_1_n_0
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.720    21.720    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[3]/C
                         clock pessimism              0.075    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X6Y119         FDCE (Setup_fdce_C_CE)      -0.169    21.543    inst_MSA_SPI/data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                 16.825    

Slack (MET) :             17.342ns  (required time - arrival time)
  Source:                 inst_MSA_SPI/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.842ns (32.084%)  route 1.782ns (67.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 21.721 - 20.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          2.106     2.106    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.837     1.837    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.419     2.256 r  inst_MSA_SPI/cnt_reg[2]/Q
                         net (fo=8, routed)           0.822     3.079    inst_MSA_SPI/cnt_reg[2]
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.299     3.378 r  inst_MSA_SPI/cnt[6]_i_3/O
                         net (fo=4, routed)           0.960     4.338    inst_MSA_SPI/cnt[6]_i_3_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     4.462 r  inst_MSA_SPI/current_state_i_1/O
                         net (fo=1, routed)           0.000     4.462    inst_MSA_SPI/current_state_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  inst_MSA_SPI/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.972    21.972    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.721    21.721    inst_MSA_SPI/CLK
    SLICE_X2Y119         FDCE                                         r  inst_MSA_SPI/current_state_reg/C
                         clock pessimism              0.089    21.810    
                         clock uncertainty           -0.084    21.727    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.077    21.804    inst_MSA_SPI/current_state_reg
  -------------------------------------------------------------------
                         required time                         21.804    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 17.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.904%)  route 0.124ns (40.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.647     0.647    inst_MSA_SPI/CLK
    SLICE_X0Y119         FDCE                                         r  inst_MSA_SPI/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     0.788 r  inst_MSA_SPI/cnt_reg[6]/Q
                         net (fo=7, routed)           0.124     0.912    inst_MSA_SPI/cnt_reg[6]
    SLICE_X2Y119         LUT6 (Prop_lut6_I1_O)        0.045     0.957 r  inst_MSA_SPI/current_state_i_1/O
                         net (fo=1, routed)           0.000     0.957    inst_MSA_SPI/current_state_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  inst_MSA_SPI/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.919     0.919    inst_MSA_SPI/CLK
    SLICE_X2Y119         FDCE                                         r  inst_MSA_SPI/current_state_reg/C
                         clock pessimism             -0.258     0.661    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.120     0.781    inst_MSA_SPI/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.486%)  route 0.096ns (31.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDCE (Prop_fdce_C_Q)         0.164     0.810 r  inst_MSA_SPI/data_reg[3]/Q
                         net (fo=1, routed)           0.096     0.906    inst_MSA_SPI/data[3]
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.045     0.951 r  inst_MSA_SPI/data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    inst_MSA_SPI/p_1_in[4]
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.918     0.918    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[4]/C
                         clock pessimism             -0.258     0.660    
    SLICE_X5Y119         FDCE (Hold_fdce_C_D)         0.091     0.751    inst_MSA_SPI/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.141     0.787 r  inst_MSA_SPI/data_reg[6]/Q
                         net (fo=1, routed)           0.142     0.929    inst_MSA_SPI/data[6]
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.045     0.974 r  inst_MSA_SPI/data[7]_i_2/O
                         net (fo=1, routed)           0.000     0.974    inst_MSA_SPI/p_1_in[7]
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.918     0.918    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[7]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X5Y119         FDCE (Hold_fdce_C_D)         0.092     0.738    inst_MSA_SPI/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.943%)  route 0.168ns (47.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X1Y120         FDCE                                         r  inst_MSA_SPI/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.141     0.787 r  inst_MSA_SPI/cnt_reg[0]/Q
                         net (fo=9, routed)           0.168     0.955    inst_MSA_SPI/cnt_reg[0]
    SLICE_X1Y121         LUT4 (Prop_lut4_I2_O)        0.048     1.003 r  inst_MSA_SPI/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.003    inst_MSA_SPI/p_0_in[2]
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.917     0.917    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[2]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X1Y121         FDCE (Hold_fdce_C_D)         0.107     0.766    inst_MSA_SPI/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDCE (Prop_fdce_C_Q)         0.164     0.810 r  inst_MSA_SPI/data_reg[0]/Q
                         net (fo=1, routed)           0.163     0.973    inst_MSA_SPI/data[0]
    SLICE_X6Y119         LUT4 (Prop_lut4_I0_O)        0.043     1.016 r  inst_MSA_SPI/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.016    inst_MSA_SPI/p_1_in[1]
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.918     0.918    inst_MSA_SPI/CLK
    SLICE_X6Y119         FDCE                                         r  inst_MSA_SPI/data_reg[1]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X6Y119         FDCE (Hold_fdce_C_D)         0.131     0.777    inst_MSA_SPI/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.927%)  route 0.169ns (47.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X1Y120         FDCE                                         r  inst_MSA_SPI/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.141     0.787 r  inst_MSA_SPI/cnt_reg[0]/Q
                         net (fo=9, routed)           0.169     0.956    inst_MSA_SPI/cnt_reg[0]
    SLICE_X1Y121         LUT5 (Prop_lut5_I3_O)        0.049     1.005 r  inst_MSA_SPI/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.005    inst_MSA_SPI/p_0_in[3]
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.917     0.917    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[3]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X1Y121         FDCE (Hold_fdce_C_D)         0.104     0.763    inst_MSA_SPI/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.154%)  route 0.192ns (50.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.645     0.645    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDCE (Prop_fdce_C_Q)         0.141     0.786 r  inst_MSA_SPI/cnt_reg[1]/Q
                         net (fo=11, routed)          0.192     0.978    inst_MSA_SPI/cnt_reg[1]
    SLICE_X2Y120         LUT6 (Prop_lut6_I1_O)        0.045     1.023 r  inst_MSA_SPI/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.023    inst_MSA_SPI/p_0_in[4]
    SLICE_X2Y120         FDCE                                         r  inst_MSA_SPI/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.918     0.918    inst_MSA_SPI/CLK
    SLICE_X2Y120         FDCE                                         r  inst_MSA_SPI/cnt_reg[4]/C
                         clock pessimism             -0.258     0.660    
    SLICE_X2Y120         FDCE (Hold_fdce_C_D)         0.120     0.780    inst_MSA_SPI/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.545%)  route 0.168ns (47.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X1Y120         FDCE                                         r  inst_MSA_SPI/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.141     0.787 r  inst_MSA_SPI/cnt_reg[0]/Q
                         net (fo=9, routed)           0.168     0.955    inst_MSA_SPI/cnt_reg[0]
    SLICE_X1Y121         LUT3 (Prop_lut3_I2_O)        0.045     1.000 r  inst_MSA_SPI/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.000    inst_MSA_SPI/p_0_in[1]
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.917     0.917    inst_MSA_SPI/CLK
    SLICE_X1Y121         FDCE                                         r  inst_MSA_SPI/cnt_reg[1]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X1Y121         FDCE (Hold_fdce_C_D)         0.091     0.750    inst_MSA_SPI/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.141     0.787 r  inst_MSA_SPI/data_reg[4]/Q
                         net (fo=1, routed)           0.158     0.945    inst_MSA_SPI/data[4]
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.045     0.990 r  inst_MSA_SPI/data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.990    inst_MSA_SPI/p_1_in[5]
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.918     0.918    inst_MSA_SPI/CLK
    SLICE_X5Y119         FDCE                                         r  inst_MSA_SPI/data_reg[5]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X5Y119         FDCE (Hold_fdce_C_D)         0.092     0.738    inst_MSA_SPI/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 inst_MSA_SPI/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_MSA_SPI/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.745     0.745    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.646     0.646    inst_MSA_SPI/CLK
    SLICE_X3Y120         FDRE                                         r  inst_MSA_SPI/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  inst_MSA_SPI/ready_reg/Q
                         net (fo=3, routed)           0.180     0.967    inst_MSA_SPI/SPI_ready
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.045     1.012 r  inst_MSA_SPI/ready_i_1/O
                         net (fo=1, routed)           0.000     1.012    inst_MSA_SPI/ready_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  inst_MSA_SPI/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.022     1.022    inst_clk_wiz_50mhz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    inst_clk_wiz_50mhz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  inst_clk_wiz_50mhz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.918     0.918    inst_MSA_SPI/CLK
    SLICE_X3Y120         FDRE                                         r  inst_MSA_SPI/ready_reg/C
                         clock pessimism             -0.272     0.646    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.091     0.737    inst_MSA_SPI/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    inst_clk_wiz_50mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y120     inst_MSA_SPI/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y121     inst_MSA_SPI/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y121     inst_MSA_SPI/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y121     inst_MSA_SPI/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y120     inst_MSA_SPI/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y120     inst_MSA_SPI/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y119     inst_MSA_SPI/cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y119     inst_MSA_SPI/data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y120     inst_MSA_SPI/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y121     inst_MSA_SPI/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y121     inst_MSA_SPI/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y121     inst_MSA_SPI/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     inst_MSA_SPI/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y120     inst_MSA_SPI/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y119     inst_MSA_SPI/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y119     inst_MSA_SPI/data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y119     inst_MSA_SPI/data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y119     inst_MSA_SPI/data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y120     inst_MSA_SPI/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y121     inst_MSA_SPI/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y121     inst_MSA_SPI/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y121     inst_MSA_SPI/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     inst_MSA_SPI/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y120     inst_MSA_SPI/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y119     inst_MSA_SPI/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y119     inst_MSA_SPI/data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y119     inst_MSA_SPI/data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y119     inst_MSA_SPI/data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    inst_clk_wiz_50mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  inst_clk_wiz_50mhz/inst/mmcm_adv_inst/CLKFBOUT



