# -*- mode: snippet -*-
# name: src-verilog
# key: <.v
# group: babel
# --

#+begin_src verilog
$0
#+end_src
