#ifndef _RXANA_AFE_MSG_H_
#define _RXANA_AFE_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_GLOBAL_BASE  ( 0x06027ba0 )
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q0_BASE      ( 0x0602bba0 )
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q1_BASE      ( 0x0602fba0 )
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q2_BASE      ( 0x06033ba0 )
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q3_BASE      ( 0x06037ba0 )
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_GLOBAL_BASE  ( 0x06827ba0 )
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q0_BASE      ( 0x0682bba0 )
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q1_BASE      ( 0x0682fba0 )
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q2_BASE      ( 0x06833ba0 )
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q3_BASE      ( 0x06837ba0 )
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_GLOBAL_BASE  ( 0x07027ba0 )
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q0_BASE      ( 0x0702bba0 )
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q1_BASE      ( 0x0702fba0 )
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q2_BASE      ( 0x07033ba0 )
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q3_BASE      ( 0x07037ba0 )
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_GLOBAL_BASE  ( 0x07827ba0 )
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q0_BASE      ( 0x0782bba0 )
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q1_BASE      ( 0x0782fba0 )
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q2_BASE      ( 0x07833ba0 )
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q3_BASE      ( 0x07837ba0 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define RXANA_AFE_MSG_BSCAN_OFFSET ( 0x00000000U )
#define RXANA_AFE_MSG_STG_CTRL0_OFFSET ( 0x00000004U )
#define RXANA_AFE_MSG_STG_CTRL1_OFFSET ( 0x00000008U )
#define RXANA_AFE_MSG_LB_CTRL0_OFFSET ( 0x0000000cU )
#define RXANA_AFE_MSG_LB_CTRL1_OFFSET ( 0x00000010U )
#define RXANA_AFE_MSG_OFFSET_CTRL0_OFFSET ( 0x00000014U )
#define RXANA_AFE_MSG_OFFSET_CTRL1_OFFSET ( 0x00000018U )
#define RXANA_AFE_MSG_OFFSET_CTRL2_OFFSET ( 0x0000001cU )
#define RXANA_AFE_MSG_SQUELCH_CTRL0_OFFSET ( 0x00000020U )
#define RXANA_AFE_MSG_STG1_CTRL0_OFFSET ( 0x00000024U )
#define RXANA_AFE_MSG_STG1_CTRL1_OFFSET ( 0x00000028U )
#define RXANA_AFE_MSG_STG1_CTRL2_OFFSET ( 0x0000002cU )
#define RXANA_AFE_MSG_STG2_CTRL0_OFFSET ( 0x00000030U )
#define RXANA_AFE_MSG_STG2_CTRL1_OFFSET ( 0x00000034U )
#define RXANA_AFE_MSG_STG2_CTRL2_OFFSET ( 0x00000038U )
#define RXANA_AFE_MSG_STG3_CTRL0_OFFSET ( 0x0000003cU )
#define RXANA_AFE_MSG_STG3_CTRL1_OFFSET ( 0x00000040U )
#define RXANA_AFE_MSG_STG3_CTRL2_OFFSET ( 0x00000044U )
#define RXANA_AFE_MSG_SPARE0_OFFSET ( 0x00000048U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define RXANA_AFE_MSG_BSCAN_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_BSCAN_OFFSET ) ))
#define RXANA_AFE_MSG_STG_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_STG_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG_CTRL1_OFFSET ) ))
#define RXANA_AFE_MSG_LB_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_LB_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_LB_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_LB_CTRL1_OFFSET ) ))
#define RXANA_AFE_MSG_OFFSET_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_OFFSET_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_OFFSET_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_OFFSET_CTRL1_OFFSET ) ))
#define RXANA_AFE_MSG_OFFSET_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_OFFSET_CTRL2_OFFSET ) ))
#define RXANA_AFE_MSG_SQUELCH_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_SQUELCH_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_STG1_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG1_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_STG1_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG1_CTRL1_OFFSET ) ))
#define RXANA_AFE_MSG_STG1_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG1_CTRL2_OFFSET ) ))
#define RXANA_AFE_MSG_STG2_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG2_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_STG2_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG2_CTRL1_OFFSET ) ))
#define RXANA_AFE_MSG_STG2_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG2_CTRL2_OFFSET ) ))
#define RXANA_AFE_MSG_STG3_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG3_CTRL0_OFFSET ) ))
#define RXANA_AFE_MSG_STG3_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG3_CTRL1_OFFSET ) ))
#define RXANA_AFE_MSG_STG3_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_STG3_CTRL2_OFFSET ) ))
#define RXANA_AFE_MSG_SPARE0_ADR(_BASE) (( ( _BASE ) + ( RXANA_AFE_MSG_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_BSCAN register description at address offset 0x0
  *
  * Register default value:        0x00000010
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_bscan
  * rxafe_bscan
  */

typedef union {
  struct {
    uint32_t RXAFE_BS_HICM_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_BS_HIHYST_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t RXAFE_BS_VREF : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x4"
    uint32_t  : 27;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_bscan_reg_t;

#define RXANA_AFE_MSG_BSCAN_DEFAULT (0x00000010U)
#define RXANA_AFE_MSG_BSCAN_RD_MASK (0x0000001fU)
#define RXANA_AFE_MSG_BSCAN_WR_MASK (0x0000001fU)


#define RXANA_AFE_MSG_BSCAN_BS_HICM_EN_BF_OFF ( 0)
#define RXANA_AFE_MSG_BSCAN_BS_HICM_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_BSCAN_BS_HICM_EN_BF_MSK (0x00000001)
#define RXANA_AFE_MSG_BSCAN_BS_HICM_EN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_BSCAN_BS_HIHYST_EN_BF_OFF ( 1)
#define RXANA_AFE_MSG_BSCAN_BS_HIHYST_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_BSCAN_BS_HIHYST_EN_BF_MSK (0x00000002)
#define RXANA_AFE_MSG_BSCAN_BS_HIHYST_EN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_BSCAN_BS_VREF_BF_OFF ( 2)
#define RXANA_AFE_MSG_BSCAN_BS_VREF_BF_WID ( 3)
#define RXANA_AFE_MSG_BSCAN_BS_VREF_BF_MSK (0x0000001C)
#define RXANA_AFE_MSG_BSCAN_BS_VREF_BF_DEF (0x00000010)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG_CTRL0 register description at address offset 0x4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg_ctrl0
  * rxafe_stg_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_CALINPROBEMUXEN : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_CALSTG1PROBEMUXEN : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXAFE_CALSTG1STATE : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t RXAFE_CALSTG2PROBEMUXEN : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t RXAFE_CALSTG2STATE : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t RXAFE_CALSTG3PROBEMUXEN : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t RXAFE_CALSTG3STATE : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t RXAFE_HICM : 1;
    ///< indicates the common-mode voltage of the input signal
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t RXAFE_IN_BYPASS_ACCAP : 1;
    ///< control for shorting out the input AC cap0: input is AC-coupled (capacitor
    ///< is enabled)1: input is DC-coupled (capacitor is shorted out)
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t RXAFE_IN_SDIEN : 1;
    ///< enable control for SDI mode0: SDI mode desabled1: SDI mode enabled
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t RX_NTL_OUT_SEL : 1;
    ///< 1: selects p 0: selects n
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t RX_NTL_HIGH_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t RX_NTL_LOW_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t RXAFE_BIAS_EN : 8;
    ///< enable/disable bias current for each gm cell within each stage
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t  : 4;
    ///< Reserved
    ///< AccessType="RO" BitOffset="28" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg_ctrl0_reg_t;

#define RXANA_AFE_MSG_STG_CTRL0_DEFAULT (0x00000000U)
#define RXANA_AFE_MSG_STG_CTRL0_RD_MASK (0x0fffffffU)
#define RXANA_AFE_MSG_STG_CTRL0_WR_MASK (0x0fffffffU)


#define RXANA_AFE_MSG_STG_CTRL0_CALINPROBEMUXEN_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG_CTRL0_CALINPROBEMUXEN_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALINPROBEMUXEN_BF_MSK (0x00000003)
#define RXANA_AFE_MSG_STG_CTRL0_CALINPROBEMUXEN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1PROBEMUXEN_BF_OFF ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1PROBEMUXEN_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1PROBEMUXEN_BF_MSK (0x0000000C)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1PROBEMUXEN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1STATE_BF_OFF ( 4)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1STATE_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1STATE_BF_MSK (0x00000030)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG1STATE_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2PROBEMUXEN_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2PROBEMUXEN_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2PROBEMUXEN_BF_MSK (0x000000C0)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2PROBEMUXEN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2STATE_BF_OFF ( 8)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2STATE_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2STATE_BF_MSK (0x00000300)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG2STATE_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3PROBEMUXEN_BF_OFF (10)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3PROBEMUXEN_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3PROBEMUXEN_BF_MSK (0x00000C00)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3PROBEMUXEN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3STATE_BF_OFF (12)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3STATE_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3STATE_BF_MSK (0x00003000)
#define RXANA_AFE_MSG_STG_CTRL0_CALSTG3STATE_BF_DEF (0x00000000)

///< indicates the common-mode voltage of the input signal
#define RXANA_AFE_MSG_STG_CTRL0_HICM_BF_OFF (14)
#define RXANA_AFE_MSG_STG_CTRL0_HICM_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL0_HICM_BF_MSK (0x00004000)
#define RXANA_AFE_MSG_STG_CTRL0_HICM_BF_DEF (0x00000000)

///< control for shorting out the input AC cap0: input is AC-coupled (capacitor
///< is enabled)1: input is DC-coupled (capacitor is shorted out)
#define RXANA_AFE_MSG_STG_CTRL0_IN_BYP_ACCAP_BF_OFF (15)
#define RXANA_AFE_MSG_STG_CTRL0_IN_BYP_ACCAP_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL0_IN_BYP_ACCAP_BF_MSK (0x00008000)
#define RXANA_AFE_MSG_STG_CTRL0_IN_BYP_ACCAP_BF_DEF (0x00000000)

///< enable control for SDI mode0: SDI mode desabled1: SDI mode enabled
#define RXANA_AFE_MSG_STG_CTRL0_IN_SDIEN_BF_OFF (16)
#define RXANA_AFE_MSG_STG_CTRL0_IN_SDIEN_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL0_IN_SDIEN_BF_MSK (0x00010000)
#define RXANA_AFE_MSG_STG_CTRL0_IN_SDIEN_BF_DEF (0x00000000)

///< 1: selects p 0: selects n
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_OUT_SEL_BF_OFF (17)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_OUT_SEL_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_OUT_SEL_BF_MSK (0x00020000)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_OUT_SEL_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_HIGH_EN_BF_OFF (18)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_HIGH_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_HIGH_EN_BF_MSK (0x00040000)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_HIGH_EN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_LOW_EN_BF_OFF (19)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_LOW_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_LOW_EN_BF_MSK (0x00080000)
#define RXANA_AFE_MSG_STG_CTRL0_RX_NTL_LOW_EN_BF_DEF (0x00000000)

///< enable/disable bias current for each gm cell within each stage
#define RXANA_AFE_MSG_STG_CTRL0_BIAS_EN_BF_OFF (20)
#define RXANA_AFE_MSG_STG_CTRL0_BIAS_EN_BF_WID ( 8)
#define RXANA_AFE_MSG_STG_CTRL0_BIAS_EN_BF_MSK (0x0FF00000)
#define RXANA_AFE_MSG_STG_CTRL0_BIAS_EN_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG_CTRL1 register description at address offset 0x8
  *
  * Register default value:        0x0200E3C0
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg_ctrl1
  * rxafe_stg_ctrl1
  */

typedef union {
  struct {
    uint32_t RXAFE_IN_LFGAIN : 3;
    ///< controls the low-frequency gain of the attenuator000: maximum attenuation101:
    ///< minimum attenuation110-111: not used
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_IN_MBZ : 3;
    ///< controls the mid-band zero frequency of the attenuator000: lowest
    ///< zero frequency111: highest zero frequency
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t RXAFE_IN_TERM_COARSE : 1;
    ///< coarse control for input termination resistance0: 85-Ohm mode1: 100-Ohm
    ///< mode
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t RXAFE_IN_TERM_FINE : 4;
    ///< fine control for input termination resistance0000: minimum resistance1111:
    ///< maximum resistance
    ///< AccessType="RW" BitOffset="7" ResetValue="0x7"
    uint32_t RXAFE_IN_TERM_MODE : 2;
    ///< sets the termination mode00: termination to ground01: termination
    ///< to  termv  voltage10: floating termiantion11: not used
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t RXAFE_INP_REF : 4;
    ///< set common mode ref. for inp. stage
    ///< AccessType="RW" BitOffset="13" ResetValue="0x7"
    uint32_t RXAFE_REFGEN_SPARE : 4;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t RXAFE_PD_B : 1;
    ///< Reset control for the squelch block0: squelch is in reset mode1: squelch
    ///< is in active mode
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t RXAFE_VBIAS_SEL_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="22" ResetValue="0x8"
    uint32_t RXAFE_IN_BGR : 2;
    ///< shorts out parts of the big bias resistor
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="29" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg_ctrl1_reg_t;

#define RXANA_AFE_MSG_STG_CTRL1_DEFAULT (0x0200e3c0U)
#define RXANA_AFE_MSG_STG_CTRL1_RD_MASK (0x1fffffffU)
#define RXANA_AFE_MSG_STG_CTRL1_WR_MASK (0x1fffffffU)


///< controls the low-frequency gain of the attenuator000: maximum attenuation101:
///< minimum attenuation110-111: not used
#define RXANA_AFE_MSG_STG_CTRL1_IN_LFGAIN_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG_CTRL1_IN_LFGAIN_BF_WID ( 3)
#define RXANA_AFE_MSG_STG_CTRL1_IN_LFGAIN_BF_MSK (0x00000007)
#define RXANA_AFE_MSG_STG_CTRL1_IN_LFGAIN_BF_DEF (0x00000000)

///< controls the mid-band zero frequency of the attenuator000: lowest
///< zero frequency111: highest zero frequency
#define RXANA_AFE_MSG_STG_CTRL1_IN_MBZ_BF_OFF ( 3)
#define RXANA_AFE_MSG_STG_CTRL1_IN_MBZ_BF_WID ( 3)
#define RXANA_AFE_MSG_STG_CTRL1_IN_MBZ_BF_MSK (0x00000038)
#define RXANA_AFE_MSG_STG_CTRL1_IN_MBZ_BF_DEF (0x00000000)

///< coarse control for input termination resistance0: 85-Ohm mode1: 100-Ohm
///< mode
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_COARSE_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_COARSE_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_COARSE_BF_MSK (0x00000040)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_COARSE_BF_DEF (0x00000040)

///< fine control for input termination resistance0000: minimum resistance1111:
///< maximum resistance
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_FINE_BF_OFF ( 7)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_FINE_BF_WID ( 4)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_FINE_BF_MSK (0x00000780)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_FINE_BF_DEF (0x00000380)

///< sets the termination mode00: termination to ground01: termination
///< to  termv  voltage10: floating termiantion11: not used
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_MODE_BF_OFF (11)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_MODE_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_MODE_BF_MSK (0x00001800)
#define RXANA_AFE_MSG_STG_CTRL1_IN_TERM_MODE_BF_DEF (0x00000000)

///< set common mode ref. for inp. stage
#define RXANA_AFE_MSG_STG_CTRL1_INP_REF_BF_OFF (13)
#define RXANA_AFE_MSG_STG_CTRL1_INP_REF_BF_WID ( 4)
#define RXANA_AFE_MSG_STG_CTRL1_INP_REF_BF_MSK (0x0001E000)
#define RXANA_AFE_MSG_STG_CTRL1_INP_REF_BF_DEF (0x0000E000)

#define RXANA_AFE_MSG_STG_CTRL1_REFGEN_SPARE_BF_OFF (17)
#define RXANA_AFE_MSG_STG_CTRL1_REFGEN_SPARE_BF_WID ( 4)
#define RXANA_AFE_MSG_STG_CTRL1_REFGEN_SPARE_BF_MSK (0x001E0000)
#define RXANA_AFE_MSG_STG_CTRL1_REFGEN_SPARE_BF_DEF (0x00000000)

///< Reset control for the squelch block0: squelch is in reset mode1: squelch
///< is in active mode
#define RXANA_AFE_MSG_STG_CTRL1_PD_B_BF_OFF (21)
#define RXANA_AFE_MSG_STG_CTRL1_PD_B_BF_WID ( 1)
#define RXANA_AFE_MSG_STG_CTRL1_PD_B_BF_MSK (0x00200000)
#define RXANA_AFE_MSG_STG_CTRL1_PD_B_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG_CTRL1_VBIAS_SEL_GRY_BF_OFF (22)
#define RXANA_AFE_MSG_STG_CTRL1_VBIAS_SEL_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG_CTRL1_VBIAS_SEL_GRY_BF_MSK (0x07C00000)
#define RXANA_AFE_MSG_STG_CTRL1_VBIAS_SEL_GRY_BF_DEF (0x02000000)

///< shorts out parts of the big bias resistor
#define RXANA_AFE_MSG_STG_CTRL1_IN_BGR_BF_OFF (27)
#define RXANA_AFE_MSG_STG_CTRL1_IN_BGR_BF_WID ( 2)
#define RXANA_AFE_MSG_STG_CTRL1_IN_BGR_BF_MSK (0x18000000)
#define RXANA_AFE_MSG_STG_CTRL1_IN_BGR_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_LB_CTRL0 register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_lb_ctrl0
  * rxafe_lb_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_LB_SW : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_LBTX2RX_EN : 1;
    ///< enable/disable high speed internal LB
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXAFE_LBTX2RXIOTIMED_EN : 1;
    ///< enable control for io-timed loopback0: io-timed loopback is desabled1:
    ///< io-timed loopback is enabled
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t RXAFE_LB_EN_GM1_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t  : 23;
    ///< Reserved
    ///< AccessType="RO" BitOffset="9" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_lb_ctrl0_reg_t;

#define RXANA_AFE_MSG_LB_CTRL0_DEFAULT (0x00000000U)
#define RXANA_AFE_MSG_LB_CTRL0_RD_MASK (0x000001ffU)
#define RXANA_AFE_MSG_LB_CTRL0_WR_MASK (0x000001ffU)


#define RXANA_AFE_MSG_LB_CTRL0_LB_SW_BF_OFF ( 0)
#define RXANA_AFE_MSG_LB_CTRL0_LB_SW_BF_WID ( 2)
#define RXANA_AFE_MSG_LB_CTRL0_LB_SW_BF_MSK (0x00000003)
#define RXANA_AFE_MSG_LB_CTRL0_LB_SW_BF_DEF (0x00000000)

///< enable/disable high speed internal LB
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RX_EN_BF_OFF ( 2)
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RX_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RX_EN_BF_MSK (0x00000004)
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RX_EN_BF_DEF (0x00000000)

///< enable control for io-timed loopback0: io-timed loopback is desabled1:
///< io-timed loopback is enabled
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RXIOTIMED_EN_BF_OFF ( 3)
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RXIOTIMED_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RXIOTIMED_EN_BF_MSK (0x00000008)
#define RXANA_AFE_MSG_LB_CTRL0_LBTX2RXIOTIMED_EN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_LB_CTRL0_LB_EN_GM1_GRY_BF_OFF ( 4)
#define RXANA_AFE_MSG_LB_CTRL0_LB_EN_GM1_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_LB_CTRL0_LB_EN_GM1_GRY_BF_MSK (0x000001F0)
#define RXANA_AFE_MSG_LB_CTRL0_LB_EN_GM1_GRY_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_LB_CTRL1 register description at address offset 0x10
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_lb_ctrl1
  * rxafe_lb_ctrl1
  */

typedef union {
  struct {
    uint32_t RXAFE_LB_CM : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_LB_GM1_GRY : 4;
    ///< fine tuning loopback gm1 bias
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXAFE_LB_LOW_RATE_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t RXAFE_LB_LOW_RATE_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t RXAFE_LB_RESZERO_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t RXAFE_LB_RESZERO_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_lb_ctrl1_reg_t;

#define RXANA_AFE_MSG_LB_CTRL1_DEFAULT (0x00000000U)
#define RXANA_AFE_MSG_LB_CTRL1_RD_MASK (0x03ffffffU)
#define RXANA_AFE_MSG_LB_CTRL1_WR_MASK (0x03ffffffU)


#define RXANA_AFE_MSG_LB_CTRL1_LB_CM_BF_OFF ( 0)
#define RXANA_AFE_MSG_LB_CTRL1_LB_CM_BF_WID ( 2)
#define RXANA_AFE_MSG_LB_CTRL1_LB_CM_BF_MSK (0x00000003)
#define RXANA_AFE_MSG_LB_CTRL1_LB_CM_BF_DEF (0x00000000)

///< fine tuning loopback gm1 bias
#define RXANA_AFE_MSG_LB_CTRL1_LB_GM1_GRY_BF_OFF ( 2)
#define RXANA_AFE_MSG_LB_CTRL1_LB_GM1_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_LB_CTRL1_LB_GM1_GRY_BF_MSK (0x0000003C)
#define RXANA_AFE_MSG_LB_CTRL1_LB_GM1_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_NMOS_GRY_BF_OFF ( 6)
#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_NMOS_GRY_BF_MSK (0x000007C0)
#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_NMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_PMOS_GRY_BF_OFF (11)
#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_PMOS_GRY_BF_MSK (0x0000F800)
#define RXANA_AFE_MSG_LB_CTRL1_LB_LOW_RATE_PMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_NMOS_GRY_BF_OFF (16)
#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_NMOS_GRY_BF_MSK (0x001F0000)
#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_NMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_PMOS_GRY_BF_OFF (21)
#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_PMOS_GRY_BF_MSK (0x03E00000)
#define RXANA_AFE_MSG_LB_CTRL1_LB_RESZERO_PMOS_GRY_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_OFFSET_CTRL0 register description at address offset 0x14
  *
  * Register default value:        0x02100210
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_offset_ctrl0
  * rxafe_offset_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_ODAC1_GRY : 11;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x210"
    uint32_t  : 5;
    ///< Reserved
    ///< AccessType="RO" BitOffset="11" ResetValue="None"
    uint32_t RXAFE_ODAC2_GRY : 11;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x210"
    uint32_t  : 5;
    ///< Reserved
    ///< AccessType="RO" BitOffset="27" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_offset_ctrl0_reg_t;

#define RXANA_AFE_MSG_OFFSET_CTRL0_DEFAULT (0x02100210U)
#define RXANA_AFE_MSG_OFFSET_CTRL0_RD_MASK (0x07ff07ffU)
#define RXANA_AFE_MSG_OFFSET_CTRL0_WR_MASK (0x07ff07ffU)


#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC1_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC1_GRY_BF_WID (11)
#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC1_GRY_BF_MSK (0x000007FF)
#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC1_GRY_BF_DEF (0x00000210)

#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC2_GRY_BF_OFF (16)
#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC2_GRY_BF_WID (11)
#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC2_GRY_BF_MSK (0x07FF0000)
#define RXANA_AFE_MSG_OFFSET_CTRL0_ODAC2_GRY_BF_DEF (0x02100000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_OFFSET_CTRL1 register description at address offset 0x18
  *
  * Register default value:        0x00000210
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_offset_ctrl1
  * rxafe_offset_ctrl1
  */

typedef union {
  struct {
    uint32_t RXAFE_ODAC3_GRY : 11;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x210"
    uint32_t  : 21;
    ///< Reserved
    ///< AccessType="RO" BitOffset="11" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_offset_ctrl1_reg_t;

#define RXANA_AFE_MSG_OFFSET_CTRL1_DEFAULT (0x00000210U)
#define RXANA_AFE_MSG_OFFSET_CTRL1_RD_MASK (0x000007ffU)
#define RXANA_AFE_MSG_OFFSET_CTRL1_WR_MASK (0x000007ffU)


#define RXANA_AFE_MSG_OFFSET_CTRL1_ODAC3_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_OFFSET_CTRL1_ODAC3_GRY_BF_WID (11)
#define RXANA_AFE_MSG_OFFSET_CTRL1_ODAC3_GRY_BF_MSK (0x000007FF)
#define RXANA_AFE_MSG_OFFSET_CTRL1_ODAC3_GRY_BF_DEF (0x00000210)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_OFFSET_CTRL2 register description at address offset 0x1c
  *
  * Register default value:        0x00000017
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_offset_ctrl2
  * rxafe_offset_ctrl2
  */

typedef union {
  struct {
    uint32_t AFE_STG1_ODAC_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t AFE_STG2_ODAC_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t AFE_STG3_ODAC_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
    uint32_t RXAFE_ODAC_RANGE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t  : 27;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_offset_ctrl2_reg_t;

#define RXANA_AFE_MSG_OFFSET_CTRL2_DEFAULT (0x00000017U)
#define RXANA_AFE_MSG_OFFSET_CTRL2_RD_MASK (0x00000017U)
#define RXANA_AFE_MSG_OFFSET_CTRL2_WR_MASK (0x00000017U)


#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG1_ODAC_EN_BF_OFF ( 0)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG1_ODAC_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG1_ODAC_EN_BF_MSK (0x00000001)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG1_ODAC_EN_BF_DEF (0x00000001)

#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG2_ODAC_EN_BF_OFF ( 1)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG2_ODAC_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG2_ODAC_EN_BF_MSK (0x00000002)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG2_ODAC_EN_BF_DEF (0x00000002)

#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG3_ODAC_EN_BF_OFF ( 2)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG3_ODAC_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG3_ODAC_EN_BF_MSK (0x00000004)
#define RXANA_AFE_MSG_OFFSET_CTRL2_AFE_STG3_ODAC_EN_BF_DEF (0x00000004)

#define RXANA_AFE_MSG_OFFSET_CTRL2_ODAC_RANGE_BF_OFF ( 4)
#define RXANA_AFE_MSG_OFFSET_CTRL2_ODAC_RANGE_BF_WID ( 1)
#define RXANA_AFE_MSG_OFFSET_CTRL2_ODAC_RANGE_BF_MSK (0x00000010)
#define RXANA_AFE_MSG_OFFSET_CTRL2_ODAC_RANGE_BF_DEF (0x00000010)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_SQUELCH_CTRL0 register description at address offset 0x20
  *
  * Register default value:        0x00000602
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_squelch_ctrl0
  * rxafe_squelch_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_SQ_FREQDIV : 2;
    ///< Selects by how much to divide the ring-oscillator clock before using
    ///< it in the peak-detector00: divide by 2 (default)01: divide by 410:
    ///< divide by 811: divide by 16
    ///< AccessType="RW" BitOffset="0" ResetValue="0x2"
    uint32_t RXAFE_SQ_HSCLK_EN : 1;
    ///< Activates the squelch hsclk output0: hsclk output is disabled1: hsclk
    ///< output is enabled
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXAFE_SQ_SPARE : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t RXAFE_SQ_THRES : 3;
    ///< Squelch threshold control000: lowest threshold (around 70 mVpp diff.)011:
    ///< default111: highest threshold (around 180 mVpp diff.)
    ///< AccessType="RW" BitOffset="9" ResetValue="0x3"
    uint32_t RXAFE_SQ_RST_B : 1;
    ///< Reset control for the squelch block0: squelch is in reset mode1: squelch
    ///< is in active mode
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t  : 19;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_squelch_ctrl0_reg_t;

#define RXANA_AFE_MSG_SQUELCH_CTRL0_DEFAULT (0x00000602U)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_RD_MASK (0x00001fffU)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_WR_MASK (0x00001fffU)


///< Selects by how much to divide the ring-oscillator clock before using
///< it in the peak-detector00: divide by 2 (default)01: divide by 410:
///< divide by 811: divide by 16
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_FREQDIV_BF_OFF ( 0)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_FREQDIV_BF_WID ( 2)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_FREQDIV_BF_MSK (0x00000003)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_FREQDIV_BF_DEF (0x00000002)

///< Activates the squelch hsclk output0: hsclk output is disabled1: hsclk
///< output is enabled
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_HSCLK_EN_BF_OFF ( 2)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_HSCLK_EN_BF_WID ( 1)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_HSCLK_EN_BF_MSK (0x00000004)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_HSCLK_EN_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_SPARE_BF_OFF ( 3)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_SPARE_BF_WID ( 6)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_SPARE_BF_MSK (0x000001F8)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_SPARE_BF_DEF (0x00000000)

///< Squelch threshold control000: lowest threshold (around 70 mVpp diff.)011:
///< default111: highest threshold (around 180 mVpp diff.)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_THRES_BF_OFF ( 9)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_THRES_BF_WID ( 3)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_THRES_BF_MSK (0x00000E00)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_THRES_BF_DEF (0x00000600)

///< Reset control for the squelch block0: squelch is in reset mode1: squelch
///< is in active mode
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_RST_B_BF_OFF (12)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_RST_B_BF_WID ( 1)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_RST_B_BF_MSK (0x00001000)
#define RXANA_AFE_MSG_SQUELCH_CTRL0_SQ_RST_B_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG1_CTRL0 register description at address offset 0x24
  *
  * Register default value:        0x00610011
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg1_ctrl0
  * rxafe_stg1_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_STG1_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x11"
    uint32_t RXAFE_DCMON_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t RXAFE_STG1_EN_GM1_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x20"
    uint32_t RXAFE_STG1_EN_GM2_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x30"
    uint32_t RXAFE_STG1_GM1_GRY : 4;
    ///< fine tuning stage1 gm1 bias
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t RXAFE_STG1_GM2_GRY : 4;
    ///< fine tuning stage1 gm2 bias
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg1_ctrl0_reg_t;

#define RXANA_AFE_MSG_STG1_CTRL0_DEFAULT (0x00610011U)
#define RXANA_AFE_MSG_STG1_CTRL0_RD_MASK (0x7fffffffU)
#define RXANA_AFE_MSG_STG1_CTRL0_WR_MASK (0x7fffffffU)


#define RXANA_AFE_MSG_STG1_CTRL0_STG1_BOOST_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_BOOST_GRY_BF_MSK (0x0000003F)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_BOOST_GRY_BF_DEF (0x00000011)

#define RXANA_AFE_MSG_STG1_CTRL0_DCMON_SEL_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG1_CTRL0_DCMON_SEL_BF_WID ( 5)
#define RXANA_AFE_MSG_STG1_CTRL0_DCMON_SEL_BF_MSK (0x000007C0)
#define RXANA_AFE_MSG_STG1_CTRL0_DCMON_SEL_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM1_GRY_BF_OFF (11)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM1_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM1_GRY_BF_MSK (0x0001F800)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM1_GRY_BF_DEF (0x00010000)

#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM2_GRY_BF_OFF (17)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM2_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM2_GRY_BF_MSK (0x007E0000)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_EN_GM2_GRY_BF_DEF (0x00600000)

///< fine tuning stage1 gm1 bias
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM1_GRY_BF_OFF (23)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM1_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM1_GRY_BF_MSK (0x07800000)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM1_GRY_BF_DEF (0x00000000)

///< fine tuning stage1 gm2 bias
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM2_GRY_BF_OFF (27)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM2_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM2_GRY_BF_MSK (0x78000000)
#define RXANA_AFE_MSG_STG1_CTRL0_STG1_GM2_GRY_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG1_CTRL1 register description at address offset 0x28
  *
  * Register default value:        0x00030115
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg1_ctrl1
  * rxafe_stg1_ctrl1
  */

typedef union {
  struct {
    uint32_t RXAFE_STG1_IND1_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x15"
    uint32_t RXAFE_STG1_IND2_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x4"
    uint32_t RXAFE_STG1_IND3_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x30"
    uint32_t RXAFE_STG1_LOW_RATE_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t RXAFE_STG1_LOW_RATE_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t RXAFE_STG1_REF : 4;
    ///< set common mode ref. for CTLE stage1
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
  } ;
  uint32_t value;
} rxana_afe_msg_stg1_ctrl1_reg_t;

#define RXANA_AFE_MSG_STG1_CTRL1_DEFAULT (0x00030115U)
#define RXANA_AFE_MSG_STG1_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_AFE_MSG_STG1_CTRL1_WR_MASK (0xffffffffU)


#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND1_BOOST_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND1_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND1_BOOST_GRY_BF_MSK (0x0000003F)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND1_BOOST_GRY_BF_DEF (0x00000015)

#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND2_BOOST_GRY_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND2_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND2_BOOST_GRY_BF_MSK (0x00000FC0)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND2_BOOST_GRY_BF_DEF (0x00000100)

#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND3_BOOST_GRY_BF_OFF (12)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND3_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND3_BOOST_GRY_BF_MSK (0x0003F000)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_IND3_BOOST_GRY_BF_DEF (0x00030000)

#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_NMOS_GRY_BF_OFF (18)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_NMOS_GRY_BF_MSK (0x007C0000)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_NMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_PMOS_GRY_BF_OFF (23)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_PMOS_GRY_BF_MSK (0x0F800000)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_LOW_RATE_PMOS_GRY_BF_DEF (0x00000000)

///< set common mode ref. for CTLE stage1
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_REF_BF_OFF (28)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_REF_BF_WID ( 4)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_REF_BF_MSK (0xF0000000)
#define RXANA_AFE_MSG_STG1_CTRL1_STG1_REF_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG1_CTRL2 register description at address offset 0x2c
  *
  * Register default value:        0x00000339
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg1_ctrl2
  * rxafe_stg1_ctrl2
  */

typedef union {
  struct {
    uint32_t RXAFE_STG1_RESZERO_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x19"
    uint32_t RXAFE_STG1_RESZERO_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x19"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg1_ctrl2_reg_t;

#define RXANA_AFE_MSG_STG1_CTRL2_DEFAULT (0x00000339U)
#define RXANA_AFE_MSG_STG1_CTRL2_RD_MASK (0x000003ffU)
#define RXANA_AFE_MSG_STG1_CTRL2_WR_MASK (0x000003ffU)


#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_NMOS_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_NMOS_GRY_BF_MSK (0x0000001F)
#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_NMOS_GRY_BF_DEF (0x00000019)

#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_PMOS_GRY_BF_OFF ( 5)
#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_PMOS_GRY_BF_MSK (0x000003E0)
#define RXANA_AFE_MSG_STG1_CTRL2_STG1_RESZERO_PMOS_GRY_BF_DEF (0x00000320)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG2_CTRL0 register description at address offset 0x30
  *
  * Register default value:        0x00030815
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg2_ctrl0
  * rxafe_stg2_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_STG2_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x15"
    uint32_t RXAFE_STG2_EN_GM1_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x20"
    uint32_t RXAFE_STG2_EN_GM2_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x30"
    uint32_t RXAFE_STG2_GM1_GRY : 4;
    ///< fine tuning stage2 gm1 bias
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t RXAFE_STG2_GM2_GRY : 4;
    ///< fine tuning stage2 gm2 bias
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg2_ctrl0_reg_t;

#define RXANA_AFE_MSG_STG2_CTRL0_DEFAULT (0x00030815U)
#define RXANA_AFE_MSG_STG2_CTRL0_RD_MASK (0x03ffffffU)
#define RXANA_AFE_MSG_STG2_CTRL0_WR_MASK (0x03ffffffU)


#define RXANA_AFE_MSG_STG2_CTRL0_STG2_BOOST_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_BOOST_GRY_BF_MSK (0x0000003F)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_BOOST_GRY_BF_DEF (0x00000015)

#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM1_GRY_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM1_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM1_GRY_BF_MSK (0x00000FC0)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM1_GRY_BF_DEF (0x00000800)

#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM2_GRY_BF_OFF (12)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM2_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM2_GRY_BF_MSK (0x0003F000)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_EN_GM2_GRY_BF_DEF (0x00030000)

///< fine tuning stage2 gm1 bias
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM1_GRY_BF_OFF (18)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM1_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM1_GRY_BF_MSK (0x003C0000)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM1_GRY_BF_DEF (0x00000000)

///< fine tuning stage2 gm2 bias
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM2_GRY_BF_OFF (22)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM2_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM2_GRY_BF_MSK (0x03C00000)
#define RXANA_AFE_MSG_STG2_CTRL0_STG2_GM2_GRY_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG2_CTRL1 register description at address offset 0x34
  *
  * Register default value:        0x0000A618
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg2_ctrl1
  * rxafe_stg2_ctrl1
  */

typedef union {
  struct {
    uint32_t RXAFE_STG2_IND1_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x18"
    uint32_t RXAFE_STG2_IND2_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x18"
    uint32_t RXAFE_STG2_IND3_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0xA"
    uint32_t RXAFE_STG2_LOW_RATE_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t RXAFE_STG2_LOW_RATE_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t RXAFE_STG2_REF : 4;
    ///< set common mode ref. for CTLE stage2
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
  } ;
  uint32_t value;
} rxana_afe_msg_stg2_ctrl1_reg_t;

#define RXANA_AFE_MSG_STG2_CTRL1_DEFAULT (0x0000a618U)
#define RXANA_AFE_MSG_STG2_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_AFE_MSG_STG2_CTRL1_WR_MASK (0xffffffffU)


#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND1_BOOST_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND1_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND1_BOOST_GRY_BF_MSK (0x0000003F)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND1_BOOST_GRY_BF_DEF (0x00000018)

#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND2_BOOST_GRY_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND2_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND2_BOOST_GRY_BF_MSK (0x00000FC0)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND2_BOOST_GRY_BF_DEF (0x00000600)

#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND3_BOOST_GRY_BF_OFF (12)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND3_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND3_BOOST_GRY_BF_MSK (0x0003F000)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_IND3_BOOST_GRY_BF_DEF (0x0000A000)

#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_NMOS_GRY_BF_OFF (18)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_NMOS_GRY_BF_MSK (0x007C0000)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_NMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_PMOS_GRY_BF_OFF (23)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_PMOS_GRY_BF_MSK (0x0F800000)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_LOW_RATE_PMOS_GRY_BF_DEF (0x00000000)

///< set common mode ref. for CTLE stage2
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_REF_BF_OFF (28)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_REF_BF_WID ( 4)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_REF_BF_MSK (0xF0000000)
#define RXANA_AFE_MSG_STG2_CTRL1_STG2_REF_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG2_CTRL2 register description at address offset 0x38
  *
  * Register default value:        0x00000339
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg2_ctrl2
  * rxafe_stg2_ctrl2
  */

typedef union {
  struct {
    uint32_t RXAFE_STG2_RESZERO_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x19"
    uint32_t RXAFE_STG2_RESZERO_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x19"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg2_ctrl2_reg_t;

#define RXANA_AFE_MSG_STG2_CTRL2_DEFAULT (0x00000339U)
#define RXANA_AFE_MSG_STG2_CTRL2_RD_MASK (0x000003ffU)
#define RXANA_AFE_MSG_STG2_CTRL2_WR_MASK (0x000003ffU)


#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_NMOS_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_NMOS_GRY_BF_MSK (0x0000001F)
#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_NMOS_GRY_BF_DEF (0x00000019)

#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_PMOS_GRY_BF_OFF ( 5)
#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_PMOS_GRY_BF_MSK (0x000003E0)
#define RXANA_AFE_MSG_STG2_CTRL2_STG2_RESZERO_PMOS_GRY_BF_DEF (0x00000320)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG3_CTRL0 register description at address offset 0x3c
  *
  * Register default value:        0x00030740
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg3_ctrl0
  * rxafe_stg3_ctrl0
  */

typedef union {
  struct {
    uint32_t RXAFE_STG3_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_STG3_EN_GM1_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1D"
    uint32_t RXAFE_STG3_EN_GM2_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x30"
    uint32_t RXAFE_STG3_GM1_GRY : 4;
    ///< fine tuning stage3 gm1 bias
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t RXAFE_STG3_GM2_GRY : 4;
    ///< fine tuning stage3 gm2 bias
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg3_ctrl0_reg_t;

#define RXANA_AFE_MSG_STG3_CTRL0_DEFAULT (0x00030740U)
#define RXANA_AFE_MSG_STG3_CTRL0_RD_MASK (0x03ffffffU)
#define RXANA_AFE_MSG_STG3_CTRL0_WR_MASK (0x03ffffffU)


#define RXANA_AFE_MSG_STG3_CTRL0_STG3_BOOST_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_BOOST_GRY_BF_MSK (0x0000003F)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_BOOST_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM1_GRY_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM1_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM1_GRY_BF_MSK (0x00000FC0)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM1_GRY_BF_DEF (0x00000740)

#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM2_GRY_BF_OFF (12)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM2_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM2_GRY_BF_MSK (0x0003F000)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_EN_GM2_GRY_BF_DEF (0x00030000)

///< fine tuning stage3 gm1 bias
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM1_GRY_BF_OFF (18)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM1_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM1_GRY_BF_MSK (0x003C0000)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM1_GRY_BF_DEF (0x00000000)

///< fine tuning stage3 gm2 bias
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM2_GRY_BF_OFF (22)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM2_GRY_BF_WID ( 4)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM2_GRY_BF_MSK (0x03C00000)
#define RXANA_AFE_MSG_STG3_CTRL0_STG3_GM2_GRY_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG3_CTRL1 register description at address offset 0x40
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg3_ctrl1
  * rxafe_stg3_ctrl1
  */

typedef union {
  struct {
    uint32_t RXAFE_STG3_IND1_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_STG3_IND2_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t RXAFE_STG3_IND3_BOOST_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t RXAFE_STG3_LOW_RATE_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t RXAFE_STG3_LOW_RATE_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t RXAFE_STG3_REF : 4;
    ///< set common mode ref. for CTLE stage3
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
  } ;
  uint32_t value;
} rxana_afe_msg_stg3_ctrl1_reg_t;

#define RXANA_AFE_MSG_STG3_CTRL1_DEFAULT (0x00000000U)
#define RXANA_AFE_MSG_STG3_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_AFE_MSG_STG3_CTRL1_WR_MASK (0xffffffffU)


#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND1_BOOST_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND1_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND1_BOOST_GRY_BF_MSK (0x0000003F)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND1_BOOST_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND2_BOOST_GRY_BF_OFF ( 6)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND2_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND2_BOOST_GRY_BF_MSK (0x00000FC0)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND2_BOOST_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND3_BOOST_GRY_BF_OFF (12)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND3_BOOST_GRY_BF_WID ( 6)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND3_BOOST_GRY_BF_MSK (0x0003F000)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_IND3_BOOST_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_NMOS_GRY_BF_OFF (18)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_NMOS_GRY_BF_MSK (0x007C0000)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_NMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_PMOS_GRY_BF_OFF (23)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_PMOS_GRY_BF_MSK (0x0F800000)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_LOW_RATE_PMOS_GRY_BF_DEF (0x00000000)

///< set common mode ref. for CTLE stage3
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_REF_BF_OFF (28)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_REF_BF_WID ( 4)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_REF_BF_MSK (0xF0000000)
#define RXANA_AFE_MSG_STG3_CTRL1_STG3_REF_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_STG3_CTRL2 register description at address offset 0x44
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_stg3_ctrl2
  * rxafe_stg3_ctrl2
  */

typedef union {
  struct {
    uint32_t RXAFE_STG3_RESZERO_NMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXAFE_STG3_RESZERO_PMOS_GRY : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_stg3_ctrl2_reg_t;

#define RXANA_AFE_MSG_STG3_CTRL2_DEFAULT (0x00000000U)
#define RXANA_AFE_MSG_STG3_CTRL2_RD_MASK (0x000003ffU)
#define RXANA_AFE_MSG_STG3_CTRL2_WR_MASK (0x000003ffU)


#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_NMOS_GRY_BF_OFF ( 0)
#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_NMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_NMOS_GRY_BF_MSK (0x0000001F)
#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_NMOS_GRY_BF_DEF (0x00000000)

#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_PMOS_GRY_BF_OFF ( 5)
#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_PMOS_GRY_BF_WID ( 5)
#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_PMOS_GRY_BF_MSK (0x000003E0)
#define RXANA_AFE_MSG_STG3_CTRL2_STG3_RESZERO_PMOS_GRY_BF_DEF (0x00000000)


/** @brief RXANA_AFE_REGS_MSG_RXANA_AFE_REGS_RXAFE_SPARE0 register description at address offset 0x48
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_AFE_regs_MSG/RXANA_AFE_regs/rxafe_spare0
  * rxafe_spare0
  */

typedef union {
  struct {
    uint32_t RXAFE_SPARE : 20;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 12;
    ///< Reserved
    ///< AccessType="RO" BitOffset="20" ResetValue="None"
  } ;
  uint32_t value;
} rxana_afe_msg_spare0_reg_t;

#define RXANA_AFE_MSG_SPARE0_DEFAULT (0x00000000U)
#define RXANA_AFE_MSG_SPARE0_RD_MASK (0x000fffffU)
#define RXANA_AFE_MSG_SPARE0_WR_MASK (0x000fffffU)


#define RXANA_AFE_MSG_SPARE0_SPARE_BF_OFF ( 0)
#define RXANA_AFE_MSG_SPARE0_SPARE_BF_WID (20)
#define RXANA_AFE_MSG_SPARE0_SPARE_BF_MSK (0x000FFFFF)
#define RXANA_AFE_MSG_SPARE0_SPARE_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define RXANA_AFE_MSG_BSCAN_REG(_BASE) ((rxana_afe_msg_bscan_reg_t*) RXANA_AFE_MSG_BSCAN_ADR(_BASE))
#define RXANA_AFE_MSG_STG_CTRL0_REG(_BASE) ((rxana_afe_msg_stg_ctrl0_reg_t*) RXANA_AFE_MSG_STG_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_STG_CTRL1_REG(_BASE) ((rxana_afe_msg_stg_ctrl1_reg_t*) RXANA_AFE_MSG_STG_CTRL1_ADR(_BASE))
#define RXANA_AFE_MSG_LB_CTRL0_REG(_BASE) ((rxana_afe_msg_lb_ctrl0_reg_t*) RXANA_AFE_MSG_LB_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_LB_CTRL1_REG(_BASE) ((rxana_afe_msg_lb_ctrl1_reg_t*) RXANA_AFE_MSG_LB_CTRL1_ADR(_BASE))
#define RXANA_AFE_MSG_OFFSET_CTRL0_REG(_BASE) ((rxana_afe_msg_offset_ctrl0_reg_t*) RXANA_AFE_MSG_OFFSET_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_OFFSET_CTRL1_REG(_BASE) ((rxana_afe_msg_offset_ctrl1_reg_t*) RXANA_AFE_MSG_OFFSET_CTRL1_ADR(_BASE))
#define RXANA_AFE_MSG_OFFSET_CTRL2_REG(_BASE) ((rxana_afe_msg_offset_ctrl2_reg_t*) RXANA_AFE_MSG_OFFSET_CTRL2_ADR(_BASE))
#define RXANA_AFE_MSG_SQUELCH_CTRL0_REG(_BASE) ((rxana_afe_msg_squelch_ctrl0_reg_t*) RXANA_AFE_MSG_SQUELCH_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_STG1_CTRL0_REG(_BASE) ((rxana_afe_msg_stg1_ctrl0_reg_t*) RXANA_AFE_MSG_STG1_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_STG1_CTRL1_REG(_BASE) ((rxana_afe_msg_stg1_ctrl1_reg_t*) RXANA_AFE_MSG_STG1_CTRL1_ADR(_BASE))
#define RXANA_AFE_MSG_STG1_CTRL2_REG(_BASE) ((rxana_afe_msg_stg1_ctrl2_reg_t*) RXANA_AFE_MSG_STG1_CTRL2_ADR(_BASE))
#define RXANA_AFE_MSG_STG2_CTRL0_REG(_BASE) ((rxana_afe_msg_stg2_ctrl0_reg_t*) RXANA_AFE_MSG_STG2_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_STG2_CTRL1_REG(_BASE) ((rxana_afe_msg_stg2_ctrl1_reg_t*) RXANA_AFE_MSG_STG2_CTRL1_ADR(_BASE))
#define RXANA_AFE_MSG_STG2_CTRL2_REG(_BASE) ((rxana_afe_msg_stg2_ctrl2_reg_t*) RXANA_AFE_MSG_STG2_CTRL2_ADR(_BASE))
#define RXANA_AFE_MSG_STG3_CTRL0_REG(_BASE) ((rxana_afe_msg_stg3_ctrl0_reg_t*) RXANA_AFE_MSG_STG3_CTRL0_ADR(_BASE))
#define RXANA_AFE_MSG_STG3_CTRL1_REG(_BASE) ((rxana_afe_msg_stg3_ctrl1_reg_t*) RXANA_AFE_MSG_STG3_CTRL1_ADR(_BASE))
#define RXANA_AFE_MSG_STG3_CTRL2_REG(_BASE) ((rxana_afe_msg_stg3_ctrl2_reg_t*) RXANA_AFE_MSG_STG3_CTRL2_ADR(_BASE))
#define RXANA_AFE_MSG_SPARE0_REG(_BASE) ((rxana_afe_msg_spare0_reg_t*) RXANA_AFE_MSG_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    rxana_afe_msg_bscan_reg_t BSCAN; /*< Address offset = 0x0 */
    rxana_afe_msg_stg_ctrl0_reg_t STG_CTRL0; /*< Address offset = 0x4 */
    rxana_afe_msg_stg_ctrl1_reg_t STG_CTRL1; /*< Address offset = 0x8 */
    rxana_afe_msg_lb_ctrl0_reg_t LB_CTRL0; /*< Address offset = 0xc */
    rxana_afe_msg_lb_ctrl1_reg_t LB_CTRL1; /*< Address offset = 0x10 */
    rxana_afe_msg_offset_ctrl0_reg_t OFFSET_CTRL0; /*< Address offset = 0x14 */
    rxana_afe_msg_offset_ctrl1_reg_t OFFSET_CTRL1; /*< Address offset = 0x18 */
    rxana_afe_msg_offset_ctrl2_reg_t OFFSET_CTRL2; /*< Address offset = 0x1c */
    rxana_afe_msg_squelch_ctrl0_reg_t SQUELCH_CTRL0; /*< Address offset = 0x20 */
    rxana_afe_msg_stg1_ctrl0_reg_t STG1_CTRL0; /*< Address offset = 0x24 */
    rxana_afe_msg_stg1_ctrl1_reg_t STG1_CTRL1; /*< Address offset = 0x28 */
    rxana_afe_msg_stg1_ctrl2_reg_t STG1_CTRL2; /*< Address offset = 0x2c */
    rxana_afe_msg_stg2_ctrl0_reg_t STG2_CTRL0; /*< Address offset = 0x30 */
    rxana_afe_msg_stg2_ctrl1_reg_t STG2_CTRL1; /*< Address offset = 0x34 */
    rxana_afe_msg_stg2_ctrl2_reg_t STG2_CTRL2; /*< Address offset = 0x38 */
    rxana_afe_msg_stg3_ctrl0_reg_t STG3_CTRL0; /*< Address offset = 0x3c */
    rxana_afe_msg_stg3_ctrl1_reg_t STG3_CTRL1; /*< Address offset = 0x40 */
    rxana_afe_msg_stg3_ctrl2_reg_t STG3_CTRL2; /*< Address offset = 0x44 */
    rxana_afe_msg_spare0_reg_t SPARE0; /*< Address offset = 0x48 */
} rxana_afe_msg_t;     // size: 0x004c

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_GLOBAL  ((rxana_afe_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_AFE_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q0      ((rxana_afe_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q1      ((rxana_afe_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q2      ((rxana_afe_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q3      ((rxana_afe_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_AFE_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_GLOBAL  ((rxana_afe_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_AFE_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q0      ((rxana_afe_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q1      ((rxana_afe_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q2      ((rxana_afe_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q3      ((rxana_afe_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_AFE_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_GLOBAL  ((rxana_afe_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_AFE_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q0      ((rxana_afe_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q1      ((rxana_afe_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q2      ((rxana_afe_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q3      ((rxana_afe_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_AFE_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_GLOBAL  ((rxana_afe_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_AFE_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q0      ((rxana_afe_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q1      ((rxana_afe_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q2      ((rxana_afe_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q3      ((rxana_afe_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_AFE_Q3_BASE)

// ******************************************* /Address Space

#endif      // _RXANA_AFE_MSG_H_

