 cpu.read_reqs : Accumulator : Sum.u64 = 20000; SumSQ.u64 = 20000; Count.u64 = 20000; 
 cpu.write_reqs : Accumulator : Sum.u64 = 10000; SumSQ.u64 = 10000; Count.u64 = 10000; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 2517921; SumSQ.u64 = 2517921; Count.u64 = 2517921; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 160000; SumSQ.u64 = 1280000; Count.u64 = 20000; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 80000; SumSQ.u64 = 640000; Count.u64 = 10000; 
 cpu.req_latency : Accumulator : Sum.u64 = 13356657; SumSQ.u64 = 11964443653; Count.u64 = 30000; 
 cpu.time : Accumulator : Sum.u64 = 1258961; SumSQ.u64 = 1584982799521; Count.u64 = 1; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 10000; SumSQ.u64 = 10000; Count.u64 = 10000; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 2517922; SumSQ.u64 = 2517922; Count.u64 = 2517922; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 7539; SumSQ.u64 = 7539; Count.u64 = 7539; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 3613; SumSQ.u64 = 3613; Count.u64 = 3613; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 3926; SumSQ.u64 = 3926; Count.u64 = 3926; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 29860; SumSQ.u64 = 29860; Count.u64 = 29860; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 15097; SumSQ.u64 = 15097; Count.u64 = 15097; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 4783; SumSQ.u64 = 4783; Count.u64 = 4783; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 9980; SumSQ.u64 = 9980; Count.u64 = 9980; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 3753; SumSQ.u64 = 3753; Count.u64 = 3753; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 3733; SumSQ.u64 = 3733; Count.u64 = 3733; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 23613; SumSQ.u64 = 23613; Count.u64 = 23613; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 10000; SumSQ.u64 = 10000; Count.u64 = 10000; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 3730; SumSQ.u64 = 3730; Count.u64 = 3730; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 3733; SumSQ.u64 = 3733; Count.u64 = 3733; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           33613
     GetS:                                       23613
     GetX:                                       10000
     GetSEx:                                     0
- Total misses:                                  3753
     GetS, miss on arrival:                      3733
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      20
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    29860
     GetS, hit on arrival:                       15097
     GetS, hit after being blocked:              4783
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              9980
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     88.835%
- Miss ratio:                                    11.165%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   3733
- GetX   I->M:                                   20
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 1239]
- PUTX sent due to [inv, evictions]:             [0, 2482]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    37363
- Requests handled by MSHR (MSHR hits):          18513
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2004
- Latency GetS   I->S                            2003
- Latency GetX   I->M                            2005

Simulation is complete, simulated time: 1.25896 ms
