<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/include/cmsis/core_cm0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('core__cm0_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_cm0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm0_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   - Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">   ---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"> #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __CORE_CM0_H_GENERIC</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#a1c7b83f58ef7b4d6b5f50ec1e294b34e">   42</a></span>&#160;<span class="preprocessor">#define __CORE_CM0_H_GENERIC</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// [ILG]</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#if defined ( __GNUC__ )</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#pragma GCC diagnostic push</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wsign-conversion&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wconversion&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wunused-parameter&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/*  CMSIS CM0 definitions */</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#acd01bf0a654a7f15f606593aa636bc72">   82</a></span>&#160;<span class="preprocessor">#define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#ab6a85b0d3b2fbcfb62003006ece175cc">   83</a></span>&#160;<span class="preprocessor">#define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#af233a7b7b2818cc6194e7a9386faccd8">   84</a></span>&#160;<span class="preprocessor">#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">                                    __CM0_CMSIS_VERSION_SUB           )        </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#a63ea62503c88acab19fcf3d5743009e3">   87</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x00U)                                      </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">  #define __packed</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">  #define __ASM            _asm                                      </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                    </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">  #error Unknown compiler</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">  132</a></span>&#160;<span class="preprocessor">#define __FPU_USED       0U</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html">core_cmInstr.h</a>&quot;</span>                <span class="comment">/* Core Instruction Access */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html">core_cmFunc.h</a>&quot;</span>                 <span class="comment">/* Core Function Access */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#ifndef __CORE_CM0_H_DEPENDANT</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#ac1e2acb34ba7f2543bcb2249bead4aee">  183</a></span>&#160;<span class="preprocessor">#define __CORE_CM0_H_DEPENDANT</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  #ifndef __CM0_REV</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">    #define __CM0_REV               0x0000U</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #warning &quot;__CM0_REV not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          2U</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">  218</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">  220</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">  221</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="comment">/* following defines should be used for structure members */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">  224</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">  225</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">  226</a></span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  Core Register contain:</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  - Core Register</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  - Core NVIC Register</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  - Core SCB Register</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  - Core SysTick Register</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  255</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  {</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">  259</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">_reserved0</a>:28;              </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">  260</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">  261</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">  262</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">  263</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  } b;                                   </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">  265</a></span>&#160;  uint32_t <a class="code" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;} <a class="code" href="union_a_p_s_r___type.html">APSR_Type</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  269</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  270</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  272</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  273</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  275</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  276</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  278</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  279</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  285</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  {</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  289</a></span>&#160;    uint32_t <a class="code" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">  290</a></span>&#160;    uint32_t <a class="code" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  } b;                                   </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">  292</a></span>&#160;  uint32_t <a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  296</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  297</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  303</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  {</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">  307</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">  308</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:15;              </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">  309</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">  310</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">_reserved1</a>:3;               </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">  311</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">  312</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">C</a>:1;                        </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">  313</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">  314</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  } b;                                   </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">  316</a></span>&#160;  uint32_t <a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  320</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  321</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  323</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  324</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  326</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  327</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  329</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  330</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  332</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  333</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  335</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  336</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  342</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  {</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">  346</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">_reserved0</a>:1;               </div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">  347</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    </div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#aa7a5662079a447f801034d108f80ce49">  348</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#aa7a5662079a447f801034d108f80ce49">_reserved1</a>:30;              </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  } b;                                   </div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">  350</a></span>&#160;  uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;} <a class="code" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  354</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  355</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  370</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ab1d578f3fd82d9d7ba937488721c57a3">  372</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[1U];               </div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a55b94454a8fcf459a284ec24bc7d3057">  373</a></span>&#160;        uint32_t RESERVED0[31U];</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a42e4007004da61e226adb251ac73f586">  374</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[1U];               </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a5c5d25b019ac644044623a188ae20c4c">  375</a></span>&#160;        uint32_t RSERVED1[31U];</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a78a829d7fa59290031fedbc95af35825">  376</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[1U];               </div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a54f3c01b4b876ea7b3e0e8c3a9e9dfaf">  377</a></span>&#160;        uint32_t RESERVED2[31U];</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#acf8209acf3f339d8eb2df9d3faaa10ae">  378</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[1U];               </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a3a0022743541fcf7385584dab63189ce">  379</a></span>&#160;        uint32_t RESERVED3[31U];</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#af88b33dd5c8644293a71905a6d22f2f2">  380</a></span>&#160;        uint32_t RESERVED4[64U];</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a4eef47929a0d1317a107f1ac62e28464">  381</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IP[8U];                 </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}  <a class="code" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  397</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;{</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">  399</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">CPUID</a>;                  </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">  400</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a>;                   </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a10960cdc703f661c83a237d9c69db23c">  401</a></span>&#160;        uint32_t <a class="code" href="struct_s_c_b___type.html#a10960cdc703f661c83a237d9c69db23c">RESERVED0</a>;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ad3e5b8934c647eb1b7383c1894f01380">  402</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ad3e5b8934c647eb1b7383c1894f01380">AIRCR</a>;                  </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a3a4840c6fa4d1ee75544f4032c88ec34">  403</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a3a4840c6fa4d1ee75544f4032c88ec34">SCR</a>;                    </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">  404</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">CCR</a>;                    </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#adddd65958c1c4c0301f62ede0a9bf12e">  405</a></span>&#160;        uint32_t <a class="code" href="struct_s_c_b___type.html#adddd65958c1c4c0301f62ede0a9bf12e">RESERVED1</a>;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a5c40d124f95a3f7f431a3d5409d6ad28">  406</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHP[2U];                </div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a7b5ae9741a99808043394c4743b635c4">  407</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a7b5ae9741a99808043394c4743b635c4">SHCSR</a>;                  </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;} <a class="code" href="struct_s_c_b___type.html">SCB_Type</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  411</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  412</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  414</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  415</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  417</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  418</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  420</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  421</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  423</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  424</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  427</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  428</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  430</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  431</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  433</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  434</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  436</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  437</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  439</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  440</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  442</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  443</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  445</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  446</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  448</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  449</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  451</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  452</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  455</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  456</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  458</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  459</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  461</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  462</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  464</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  465</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  467</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  468</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  471</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  472</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  474</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  475</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  477</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  478</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  481</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  482</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  484</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  485</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  488</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  489</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html">  504</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;{</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">  506</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">CTRL</a>;                   </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a4780a489256bb9f54d0ba8ed4de191cd">  507</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a4780a489256bb9f54d0ba8ed4de191cd">LOAD</a>;                   </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a9b5420d17e8e43104ddd4ae5a610af93">  508</a></span>&#160;  <a class="code" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a9b5420d17e8e43104ddd4ae5a610af93">VAL</a>;                    </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">  509</a></span>&#160;  <a class="code" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">CALIB</a>;                  </div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;} <a class="code" href="struct_sys_tick___type.html">SysTick_Type</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  513</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  514</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  516</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  517</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  519</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  520</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  522</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  523</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  526</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  527</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  530</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  531</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  534</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  535</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  537</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  538</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  540</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  541</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">  569</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    ((value &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">  577</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    ((value &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* Memory mapping of Cortex-M0 Hardware */</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">  590</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">  591</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">  592</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  593</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  595</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">  596</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">  597</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  Core Function Interface contains:</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">  - Core NVIC Functions</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  - Core SysTick Functions</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">  - Core Register Access Functions</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">  627</a></span>&#160;<span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">  628</a></span>&#160;<span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">  629</a></span>&#160;<span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">  637</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">  648</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;{</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">  661</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;{</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0U] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;}</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">  672</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;}</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">  683</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;{</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;}</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">  696</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;{</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &lt; 0)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  }</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;}</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">  720</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &lt; 0)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  {</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  }</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;}</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">  738</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                 <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0U)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">  777</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;{</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  {</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;}</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">// [ILG]</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#if defined ( __GNUC__ )</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#pragma GCC diagnostic pop</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="ttc" id="core__cm_func_8h_html"><div class="ttname"><a href="core__cm_func_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File. </div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a790056bb6f20ea16cecc784b0dd19ad6"><div class="ttname"><a href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00310">core_cm0.h:310</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00313">cmsis_armcc.h:313</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00160">stm32f10x.h:160</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00661">core_cm0.h:661</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00262">core_cm0.h:262</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00672">core_cm0.h:672</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a10960cdc703f661c83a237d9c69db23c"><div class="ttname"><a href="struct_s_c_b___type.html#a10960cdc703f661c83a237d9c69db23c">SCB_Type::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00401">core_cm0.h:401</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a875e7afa5c4fd43997fb544a4ac6e37e"><div class="ttname"><a href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00506">core_cm0.h:506</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_afcadb0c6d35b21cdc0018658a13942de"><div class="ttname"><a href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></div><div class="ttdeci">__IM uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00509">core_cm0.h:509</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00596">core_cm0.h:596</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a9b5420d17e8e43104ddd4ae5a610af93"><div class="ttname"><a href="struct_sys_tick___type.html#a9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></div><div class="ttdeci">__IOM uint32_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00508">core_cm0.h:508</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a21e08d546d8b641bee298a459ea73e46"><div class="ttname"><a href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></div><div class="ttdeci">__IM uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00399">core_cm0.h:399</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_af438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00308">core_cm0.h:308</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00313">core_cm0.h:313</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00167">stm32f10x.h:167</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_af14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00311">core_cm0.h:311</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a0ca18ef984d132c6bf4d9b61cd00f05a"><div class="ttname"><a href="struct_s_c_b___type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></div><div class="ttdeci">__IOM uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00400">core_cm0.h:400</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a4780a489256bb9f54d0ba8ed4de191cd"><div class="ttname"><a href="struct_sys_tick___type.html#a4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></div><div class="ttdeci">__IOM uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00507">core_cm0.h:507</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00314">core_cm0.h:314</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00224">core_cm0.h:224</a></div></div>
<div class="ttc" id="core__cm0_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00226">core_cm0.h:226</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00285">core_cm0.h:285</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00350">core_cm0.h:350</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00260">core_cm0.h:260</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_afbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00259">core_cm0.h:259</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a3a4840c6fa4d1ee75544f4032c88ec34"><div class="ttname"><a href="struct_s_c_b___type.html#a3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></div><div class="ttdeci">__IOM uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00403">core_cm0.h:403</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga53c75b28823441c6153269f0ecbed878"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a></div><div class="ttdeci">#define _BIT_SHIFT(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00627">core_cm0.h:627</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00355">cmsis_armcc.h:355</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00597">core_cm0.h:597</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00316">core_cm0.h:316</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00637">core_cm0.h:637</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00397">core_cm0.h:397</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00595">core_cm0.h:595</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00290">core_cm0.h:290</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_aa7a5662079a447f801034d108f80ce49"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#aa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00348">core_cm0.h:348</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_a4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00292">core_cm0.h:292</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a2d6653b0b70faac936046a02809b577f"><div class="ttname"><a href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></div><div class="ttdeci">__IOM uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00404">core_cm0.h:404</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___sys_tick_functions_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00777">core_cm0.h:777</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00720">core_cm0.h:720</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_ae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00265">core_cm0.h:265</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a7b5ae9741a99808043394c4743b635c4"><div class="ttname"><a href="struct_s_c_b___type.html#a7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></div><div class="ttdeci">__IOM uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00407">core_cm0.h:407</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00696">core_cm0.h:696</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00289">core_cm0.h:289</a></div></div>
<div class="ttc" id="struct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00370">core_cm0.h:370</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00504">core_cm0.h:504</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00455">core_cm0.h:455</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_adddd65958c1c4c0301f62ede0a9bf12e"><div class="ttname"><a href="struct_s_c_b___type.html#adddd65958c1c4c0301f62ede0a9bf12e">SCB_Type::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00405">core_cm0.h:405</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00307">core_cm0.h:307</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga370ec4b1751a6a889d849747df3763a9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a></div><div class="ttdeci">#define _IP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00629">core_cm0.h:629</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00738">core_cm0.h:738</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00261">core_cm0.h:261</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00465">core_cm0.h:465</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00312">core_cm0.h:312</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00255">core_cm0.h:255</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00648">core_cm0.h:648</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00527">core_cm0.h:527</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00342">core_cm0.h:342</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00263">core_cm0.h:263</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_af8c314273a1e4970a5671bd7f8184f50"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00346">core_cm0.h:346</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00517">core_cm0.h:517</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00523">core_cm0.h:523</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00683">core_cm0.h:683</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00309">core_cm0.h:309</a></div></div>
<div class="ttc" id="core__cm_instr_8h_html"><div class="ttname"><a href="core__cm_instr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File. </div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00347">core_cm0.h:347</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR). </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00303">core_cm0.h:303</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00520">core_cm0.h:520</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_gaee4f7eb5d7e770ad51489dbceabb1755"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a></div><div class="ttdeci">#define _SHP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00628">core_cm0.h:628</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00177">stm32f10x.h:177</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_ad3e5b8934c647eb1b7383c1894f01380"><div class="ttname"><a href="struct_s_c_b___type.html#ad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></div><div class="ttdeci">__IOM uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00402">core_cm0.h:402</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_87161d687729c92ab2c0dd3e1aeaa549.html">include</a></li><li class="navelem"><a class="el" href="dir_f9e00e58394ca9340ebc15c36a18d0a9.html">cmsis</a></li><li class="navelem"><a class="el" href="core__cm0_8h.html">core_cm0.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
