#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14970bb10 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v0x149724970_0 .net "an", 3 0, v0x149723630_0;  1 drivers
v0x149724a00_0 .var "btnC", 0 0;
v0x149724a90_0 .var "clk", 0 0;
v0x149724b60_0 .net "seg", 6 0, v0x149724030_0;  1 drivers
v0x149724c30_0 .var "sw", 7 0;
S_0x149712740 .scope autotask, "advance_clock" "advance_clock" 2 19, 2 19 0, S_0x14970bb10;
 .timescale -9 -12;
TD_test.advance_clock ;
    %delay 1000, 0;
    %load/vec4 v0x149724a90_0;
    %inv;
    %store/vec4 v0x149724a90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x149724a90_0;
    %inv;
    %store/vec4 v0x149724a90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x149724a90_0;
    %inv;
    %store/vec4 v0x149724a90_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x149724a90_0;
    %inv;
    %store/vec4 v0x149724a90_0, 0, 1;
    %end;
S_0x1497128b0 .scope autotask, "test_segs" "test_segs" 2 28, 2 28 0, S_0x14970bb10;
 .timescale -9 -12;
v0x1497065e0_0 .var "expected_segL", 7 0;
v0x149722220_0 .var "expected_segLC", 7 0;
v0x1497222d0_0 .var "expected_segR", 7 0;
v0x149722390_0 .var "expected_segRC", 7 0;
TD_test.test_segs ;
    %load/vec4 v0x149724b60_0;
    %pad/u 8;
    %load/vec4 v0x1497222d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 36 "$display", "Test failed, segment R!" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_1.0 ;
    %alloc S_0x149712740;
    %fork TD_test.advance_clock, S_0x149712740;
    %join;
    %free S_0x149712740;
    %load/vec4 v0x149724b60_0;
    %pad/u 8;
    %load/vec4 v0x149722390_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 41 "$display", "Test failed, segment RC!" {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
T_1.2 ;
    %alloc S_0x149712740;
    %fork TD_test.advance_clock, S_0x149712740;
    %join;
    %free S_0x149712740;
    %load/vec4 v0x149724b60_0;
    %pad/u 8;
    %load/vec4 v0x149722220_0;
    %cmp/ne;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 46 "$display", "Test failed, segment LC!" {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
T_1.4 ;
    %alloc S_0x149712740;
    %fork TD_test.advance_clock, S_0x149712740;
    %join;
    %free S_0x149712740;
    %load/vec4 v0x149724b60_0;
    %pad/u 8;
    %load/vec4 v0x1497065e0_0;
    %cmp/ne;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 51 "$display", "Test failed, segment L!" {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
T_1.6 ;
    %alloc S_0x149712740;
    %fork TD_test.advance_clock, S_0x149712740;
    %join;
    %free S_0x149712740;
    %end;
S_0x149722440 .scope module, "uut" "top" 2 11, 3 1 0, S_0x14970bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "sw";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "btnC";
    .port_info 3 /OUTPUT 4 "an";
    .port_info 4 /OUTPUT 7 "seg";
P_0x149722620 .param/l "DIVIDE_BY" 0 3 3, +C4<00000000000000000000000000000010>;
L_0x149724d00 .functor BUFZ 1, v0x149724a00_0, C4<0>, C4<0>, C4<0>;
L_0x149724db0 .functor BUFZ 1, v0x149724a90_0, C4<0>, C4<0>, C4<0>;
v0x149724210_0 .net "AminusB", 3 0, v0x1497230e0_0;  1 drivers
v0x149724300_0 .net "AplusB", 3 0, v0x149723190_0;  1 drivers
v0x1497243d0_0 .net "an", 3 0, v0x149723630_0;  alias, 1 drivers
v0x1497244a0_0 .net "btnC", 0 0, v0x149724a00_0;  1 drivers
v0x149724530_0 .net "clk", 0 0, v0x149724a90_0;  1 drivers
RS_0x140008130 .resolv tri, v0x149722c70_0, L_0x149724db0;
v0x149724600_0 .net8 "div_clock", 0 0, RS_0x140008130;  2 drivers
v0x1497246d0_0 .net "reset", 0 0, L_0x149724d00;  1 drivers
v0x1497247a0_0 .net "seg", 6 0, v0x149724030_0;  alias, 1 drivers
v0x149724830_0 .net "sw", 7 0, v0x149724c30_0;  1 drivers
L_0x149724e20 .part v0x149724c30_0, 0, 4;
L_0x149724f00 .part v0x149724c30_0, 4, 4;
L_0x149724fa0 .part v0x149724c30_0, 0, 4;
L_0x1497250c0 .part v0x149724c30_0, 4, 4;
S_0x149722770 .scope module, "clk_div" "clock_div" 3 20, 4 1 0, S_0x149722440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "div_clock";
P_0x149722930 .param/l "DIVIDE_BY" 0 4 3, +C4<00000000000000000000000000000010>;
v0x149722b20_0 .net "clock", 0 0, v0x149724a90_0;  alias, 1 drivers
v0x149722bd0_0 .var "div_chain", 1 0;
v0x149722c70_0 .var "div_clock", 0 0;
v0x149722d00_0 .net "reset", 0 0, L_0x149724d00;  alias, 1 drivers
E_0x149722ac0 .event posedge, v0x149722d00_0, v0x149722b20_0;
S_0x149722da0 .scope module, "math" "math_block" 3 26, 5 1 0, S_0x149722440;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "AplusB";
    .port_info 3 /OUTPUT 4 "AminusB";
v0x149723020_0 .net "A", 3 0, L_0x149724e20;  1 drivers
v0x1497230e0_0 .var "AminusB", 3 0;
v0x149723190_0 .var "AplusB", 3 0;
v0x149723250_0 .net "B", 3 0, L_0x149724f00;  1 drivers
E_0x149722fd0 .event anyedge, v0x149723020_0, v0x149723250_0;
S_0x149723360 .scope module, "seven_scnner" "seven_seg_scanner" 3 33, 6 2 0, S_0x149722440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "div_clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "anode";
v0x149723630_0 .var "anode", 3 0;
v0x1497236f0_0 .var "count", 1 0;
v0x1497237a0_0 .net8 "div_clock", 0 0, RS_0x140008130;  alias, 2 drivers
v0x149723870_0 .net "reset", 0 0, L_0x149724d00;  alias, 1 drivers
E_0x149723590 .event anyedge, v0x1497236f0_0;
E_0x1497235e0 .event posedge, v0x149722d00_0, v0x149722c70_0;
S_0x149723940 .scope module, "seven_seg_decode" "seven_seg_decoder" 3 39, 7 2 0, S_0x149722440;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "AplusB";
    .port_info 3 /INPUT 4 "AminusB";
    .port_info 4 /INPUT 4 "anode";
    .port_info 5 /OUTPUT 7 "segs";
v0x149723c90_0 .net "A", 3 0, L_0x149724fa0;  1 drivers
v0x149723d50_0 .net "AminusB", 3 0, v0x1497230e0_0;  alias, 1 drivers
v0x149723df0_0 .net "AplusB", 3 0, v0x149723190_0;  alias, 1 drivers
v0x149723ec0_0 .net "B", 3 0, L_0x1497250c0;  1 drivers
v0x149723f50_0 .net "anode", 3 0, v0x149723630_0;  alias, 1 drivers
v0x149724030_0 .var "segs", 6 0;
v0x1497240d0_0 .var "selected_sig", 3 0;
E_0x149723bc0 .event anyedge, v0x1497240d0_0;
E_0x149723c20/0 .event anyedge, v0x149723630_0, v0x149723c90_0, v0x149723ec0_0, v0x149723190_0;
E_0x149723c20/1 .event anyedge, v0x1497230e0_0;
E_0x149723c20 .event/or E_0x149723c20/0, E_0x149723c20/1;
    .scope S_0x149722770;
T_2 ;
    %wait E_0x149722ac0;
    %load/vec4 v0x149722d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149722bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149722c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x149722bd0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149722bd0_0, 4, 5;
    %load/vec4 v0x149722bd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x149722bd0_0, 4, 5;
    %load/vec4 v0x149722bd0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x149722c70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x149722da0;
T_3 ;
    %wait E_0x149722fd0;
    %load/vec4 v0x149723020_0;
    %load/vec4 v0x149723250_0;
    %add;
    %store/vec4 v0x149723190_0, 0, 4;
    %load/vec4 v0x149723020_0;
    %load/vec4 v0x149723250_0;
    %sub;
    %store/vec4 v0x1497230e0_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x149723360;
T_4 ;
    %wait E_0x1497235e0;
    %load/vec4 v0x149723870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1497236f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1497236f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1497236f0_0, 0;
    %load/vec4 v0x1497236f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1497236f0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x149723360;
T_5 ;
    %wait E_0x149723590;
    %load/vec4 v0x1497236f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x149723630_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x149723630_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x149723630_0, 0, 4;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x149723630_0, 0, 4;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x149723940;
T_6 ;
    %wait E_0x149723c20;
    %load/vec4 v0x149723f50_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x149723c90_0;
    %store/vec4 v0x1497240d0_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x149723ec0_0;
    %store/vec4 v0x1497240d0_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x149723df0_0;
    %store/vec4 v0x1497240d0_0, 0, 4;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x149723d50_0;
    %store/vec4 v0x1497240d0_0, 0, 4;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x149723940;
T_7 ;
    %wait E_0x149723bc0;
    %load/vec4 v0x1497240d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x149724030_0, 0, 7;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14970bb10;
T_8 ;
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14970bb10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149724a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x149724c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149724a00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149724a00_0, 0, 1;
    %alloc S_0x1497128b0;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x1497222d0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x149722390_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x149722220_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x1497065e0_0, 0, 8;
    %fork TD_test.test_segs, S_0x1497128b0;
    %join;
    %free S_0x1497128b0;
    %delay 5000, 0;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x149724c30_0, 0, 8;
    %delay 5000, 0;
    %alloc S_0x1497128b0;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x1497222d0_0, 0, 8;
    %pushi/vec4 121, 0, 8;
    %store/vec4 v0x149722390_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x149722220_0, 0, 8;
    %pushi/vec4 36, 0, 8;
    %store/vec4 v0x1497065e0_0, 0, 8;
    %fork TD_test.test_segs, S_0x1497128b0;
    %join;
    %free S_0x1497128b0;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test.v";
    "top.v";
    "clock_div.v";
    "math_block.v";
    "seven_seg_scanner.v";
    "seven_seg_decoder.v";
