Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Apr  7 18:24:51 2025
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku5p-ffvb676-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.312        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.831        |
| Device Static (W)        | 0.481        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 97.7         |
| Junction Temperature (C) | 27.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.186 |        4 |       --- |             --- |
| CLB Logic                |     0.092 |   117085 |       --- |             --- |
|   LUT as Logic           |     0.084 |    70658 |    216960 |           32.57 |
|   CARRY8                 |     0.003 |     1039 |     27120 |            3.83 |
|   LUT as Distributed RAM |     0.003 |      254 |     99840 |            0.25 |
|   Register               |     0.002 |    29944 |    433920 |            6.90 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |     2293 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     4642 |    216960 |            2.14 |
| Signals                  |     0.191 |    92218 |       --- |             --- |
| Block RAM                |     0.357 |      213 |       480 |           44.38 |
| I/O                      |     0.005 |       10 |       280 |            3.57 |
| Static Power             |     0.481 |          |           |                 |
| Total                    |     1.312 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     1.093 |       0.946 |      0.147 |
| Vccint_io  |       0.850 |     0.036 |       0.001 |      0.036 |
| Vccbram    |       0.850 |     0.029 |       0.027 |      0.002 |
| Vccaux     |       1.800 |     0.128 |       0.000 |      0.128 |
| Vccaux_io  |       1.800 |     0.033 |       0.002 |      0.031 |
| Vcco33     |       3.300 |     0.007 |       0.000 |      0.007 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | sys_clk_p |             5.0 |
| tck         | tck       |           100.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |     0.831 |
|   X_IBUFDS                  |     0.003 |
|   x_soc                     |     0.826 |
|     x_apb_sub_system        |     0.004 |
|       x_apb_to_reg          |     0.003 |
|     x_axi2apb_wrap          |     0.010 |
|       u_axi2apb             |     0.010 |
|     x_axi_interconnect_wrap |     0.006 |
|       x_axi_interconnect    |     0.006 |
|     x_axi_slave_warp        |     0.043 |
|       x_axi_slave128        |     0.043 |
|     x_c906_wrap             |     0.762 |
|       x_cpu_top             |     0.760 |
+-----------------------------+-----------+


