# Reading pref.tcl
# do Monociclo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BranchPredictor {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BranchPredictor/BranchPredictor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:51 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BranchPredictor" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BranchPredictor/BranchPredictor.v 
# -- Compiling module BranchPredictor
# 
# Top level modules:
# 	BranchPredictor
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/mux_3_to_1 {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/mux_3_to_1/mux_3_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/mux_3_to_1" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/mux_3_to_1/mux_3_to_1.v 
# -- Compiling module mux_3_to_1
# 
# Top level modules:
# 	mux_3_to_1
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Forwarding {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Forwarding/Forwarding.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Forwarding" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Forwarding/Forwarding.v 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Hazard {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Hazard/Hazard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Hazard" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Hazard/Hazard.v 
# -- Compiling module Hazard
# 
# Top level modules:
# 	Hazard
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtendPC {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtendPC/SignExtendPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtendPC" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtendPC/SignExtendPC.v 
# -- Compiling module SignExtendPC
# 
# Top level modules:
# 	SignExtendPC
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BJcontrol {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BJcontrol/BJcontrol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BJcontrol" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/BJcontrol/BJcontrol.v 
# -- Compiling module BJcontrol
# 
# Top level modules:
# 	BJcontrol
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/DecodeALU {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/DecodeALU/DecodeALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/DecodeALU" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/DecodeALU/DecodeALU.v 
# -- Compiling module DecodeALU
# 
# Top level modules:
# 	DecodeALU
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdderN {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdderN/FullAdderN.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdderN" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdderN/FullAdderN.v 
# -- Compiling module FullAdderN
# 
# Top level modules:
# 	FullAdderN
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdder {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdder/FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdder" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/FullAdder/FullAdder.v 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtend {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtend/SignExtend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtend" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/SignExtend/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/RegisterFile {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/RegisterFile/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/RegisterFile" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/RegisterFile/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/ALU {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/ALU" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Decode {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Decode/Decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Decode" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Decode/Decode.v 
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Monociclo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Monociclo.v 
# -- Compiling module Monociclo
# -- Compiling module Monociclo_vlg_tst
# 
# Top level modules:
# 	Monociclo_vlg_tst
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_IF_ID.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_IF_ID.v 
# -- Compiling module Latch_IF_ID
# 
# Top level modules:
# 	Latch_IF_ID
# End time: 23:31:52 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_EX_MEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:52 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_EX_MEM.v 
# -- Compiling module Latch_EX_MEM
# 
# Top level modules:
# 	Latch_EX_MEM
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_MEM_WB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:53 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_MEM_WB.v 
# -- Compiling module Latch_MEM_WB
# 
# Top level modules:
# 	Latch_MEM_WB
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_RR_EX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:53 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_RR_EX.v 
# -- Compiling module Latch_RR_EX
# 
# Top level modules:
# 	Latch_RR_EX
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_ID_RR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:53 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/Latch_ID_RR.v 
# -- Compiling module Latch_ID_RR
# 
# Top level modules:
# 	Latch_ID_RR
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/IMemory {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/IMemory/IMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:53 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/IMemory" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/IMemory/IMemory.v 
# -- Compiling module IMemory
# 
# Top level modules:
# 	IMemory
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Memory {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Memory/Memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:53 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Memory" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Memory/Memory.v 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/simulation/modelsim {C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/simulation/modelsim/Monociclo.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:53 on Apr 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/simulation/modelsim" C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/simulation/modelsim/Monociclo.vt 
# -- Compiling module Monociclo_vlg_tst
# 
# Top level modules:
# 	Monociclo_vlg_tst
# End time: 23:31:53 on Apr 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Monociclo_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Monociclo_vlg_tst 
# Start time: 23:31:53 on Apr 12,2024
# Loading work.Monociclo_vlg_tst
# Loading work.Monociclo
# Loading work.FullAdderN
# Loading work.IMemory
# Loading work.BranchPredictor
# Loading work.Latch_IF_ID
# Loading work.Decode
# Loading work.DecodeALU
# Loading work.Latch_ID_RR
# Loading work.SignExtendPC
# Loading work.RegisterFile
# Loading work.SignExtend
# Loading work.Latch_RR_EX
# Loading work.Hazard
# Loading work.Forwarding
# Loading work.mux_3_to_1
# Loading work.ALU
# Loading work.BJcontrol
# Loading work.Latch_EX_MEM
# Loading work.Memory
# Loading work.Latch_MEM_WB
# Loading work.FullAdder
# 
# do C:/Users/Usuario/Documents/RATT_repositorios/Procesador_segmentado/Monociclo/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Monociclo_vlg_tst/i1/DataMem/clk_i
# add wave -noupdate /Monociclo_vlg_tst/rst_ni
# add wave -noupdate -divider {Contador de Programa}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/pc
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/pc_next4
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/pc_next_bj
# add wave -noupdate /Monociclo_vlg_tst/i1/pc_control
# add wave -noupdate -divider {Memoria Instrucciones}
# add wave -noupdate /Monociclo_vlg_tst/i1/Instr_Mem/rd_en_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Instr_Mem/addr_rd_i
# add wave -noupdate -radix hexadecimal -childformat {{{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[31]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[30]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[29]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[28]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[27]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[26]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[25]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[24]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[23]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[22]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[21]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[20]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[19]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[18]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[17]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[16]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[15]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[14]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[13]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[12]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[11]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[10]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[9]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[8]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[7]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[6]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[5]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[4]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[3]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[2]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[1]} -radix binary} {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[0]} -radix binary}} -subitemconfig {{/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[31]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[30]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[29]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[28]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[27]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[26]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[25]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[24]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[23]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[22]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[21]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[20]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[19]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[18]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[17]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[16]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[15]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[14]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[13]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[12]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[11]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[10]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[9]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[8]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[7]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[6]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[5]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[4]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[3]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[2]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[1]} {-height 17 -radix binary} {/Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o[0]} {-height 17 -radix binary}} /Monociclo_vlg_tst/i1/Instr_Mem/data_rd_o
# add wave -noupdate -radix hexadecimal -childformat {{{/Monociclo_vlg_tst/i1/Instr_Mem/mem[31]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[30]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[29]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[28]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[27]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[26]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[25]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[24]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[23]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[22]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[21]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[20]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[19]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[18]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[17]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[16]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[15]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[14]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[13]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[12]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[11]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[10]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[9]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[8]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[7]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[6]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[5]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[4]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[3]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[2]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[1]} -radix hexadecimal} {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[0]} -radix hexadecimal}} -subitemconfig {{/Monociclo_vlg_tst/i1/Instr_Mem/mem[31]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[30]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[29]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[28]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[27]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[26]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[25]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[24]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[23]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[22]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[21]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[20]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[19]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[18]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[17]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[16]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[15]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[14]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[13]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[12]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[11]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[10]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[9]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[8]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[7]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[6]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[5]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[4]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[3]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[2]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[1]} {-height 17 -radix hexadecimal} {/Monociclo_vlg_tst/i1/Instr_Mem/mem[0]} {-height 17 -radix hexadecimal}} /Monociclo_vlg_tst/i1/Instr_Mem/mem
# add wave -noupdate -divider {Latch IF ID}
# add wave -noupdate -radix hexadecimal /Monociclo_vlg_tst/i1/Latch1/if_instr_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch1/pc_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch1/pc_next4_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch1/if_id_lock
# add wave -noupdate -divider Decodificador
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/opcode_i
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/regwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/memread_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/memwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/memtoreg_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/alusrc_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/aluop_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/branch_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Deco/jump_o
# add wave -noupdate -divider {ALU control}
# add wave -noupdate /Monociclo_vlg_tst/i1/DecoALU/aluop_i
# add wave -noupdate /Monociclo_vlg_tst/i1/DecoALU/f7f3
# add wave -noupdate /Monociclo_vlg_tst/i1/DecoALU/alu_control_o
# add wave -noupdate -divider {Latch ID RR}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch2/pc_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch2/pc_next4_o
# add wave -noupdate -radix hexadecimal /Monociclo_vlg_tst/i1/Latch2/if_instr_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/regwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/memread_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/memwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/memtoreg_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/alusrc_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/branch_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/jump_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/alu_control_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/ctrl_r_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/id_rr_lock
# add wave -noupdate -divider {Memoria Registros}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/RegFile/addr_a_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/RegFile/addr_b_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/RegFile/data_a_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/RegFile/data_b_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/RegFile/addr_wr_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/RegFile/data_wr_i
# add wave -noupdate -childformat {{{/Monociclo_vlg_tst/i1/RegFile/mem[31]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[30]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[29]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[28]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[27]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[26]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[25]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[24]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[23]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[22]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[21]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[20]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[19]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[18]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[17]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[16]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[15]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[14]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[13]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[12]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[11]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[10]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[9]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[8]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[7]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[6]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[5]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[4]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[3]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[2]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[1]} -radix decimal} {{/Monociclo_vlg_tst/i1/RegFile/mem[0]} -radix decimal}} -expand -subitemconfig {{/Monociclo_vlg_tst/i1/RegFile/mem[31]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[30]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[29]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[28]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[27]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[26]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[25]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[24]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[23]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[22]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[21]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[20]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[19]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[18]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[17]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[16]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[15]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[14]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[13]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[12]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[11]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[10]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[9]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[8]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[7]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[6]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[5]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[4]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[3]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[2]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[1]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/RegFile/mem[0]} {-height 17 -radix decimal}} /Monociclo_vlg_tst/i1/RegFile/mem
# add wave -noupdate -divider {Signo Extendido}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/se_immed_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/mux_alusrc_o
# add wave -noupdate -divider {Latch RR EX}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/pc_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/pc_next4_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/rr_data1_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/rr_data2_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/se_immed_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/rd_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/rs1_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch3/rs2_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/regwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/memread_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/memwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/memtoreg_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/branch_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/jump_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/ctrl_r_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/rr_ex_lock
# add wave -noupdate -divider ALU
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Exe/op1_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Exe/op2_i
# add wave -noupdate -radix binary /Monociclo_vlg_tst/i1/Exe/ope_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Exe/res_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Exe/b_flag
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Addpc/a_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Addpc/b_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Addpc/s_o
# add wave -noupdate -divider {Latch EX MEM}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch4/pc_next4_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch4/jump_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch4/ex_res_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch4/rr_data2_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch4/rd_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch4/regwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch4/memread_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch4/memwrite_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch4/memtoreg_o
# add wave -noupdate -divider {Memoria Datos}
# add wave -noupdate /Monociclo_vlg_tst/i1/DataMem/wr_en_i
# add wave -noupdate /Monociclo_vlg_tst/i1/DataMem/rd_en_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/DataMem/addr_wr_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/DataMem/data_wr_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/DataMem/addr_rd_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/DataMem/data_rd_o
# add wave -noupdate -radix decimal -childformat {{{/Monociclo_vlg_tst/i1/DataMem/mem[15]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[14]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[13]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[12]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[11]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[10]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[9]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[8]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[7]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[6]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[5]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[4]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[3]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[2]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[1]} -radix decimal} {{/Monociclo_vlg_tst/i1/DataMem/mem[0]} -radix decimal}} -subitemconfig {{/Monociclo_vlg_tst/i1/DataMem/mem[15]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[14]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[13]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[12]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[11]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[10]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[9]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[8]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[7]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[6]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[5]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[4]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[3]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[2]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[1]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/DataMem/mem[0]} {-height 17 -radix decimal}} /Monociclo_vlg_tst/i1/DataMem/mem
# add wave -noupdate -divider {Latch MEM WB}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch5/pc_next4_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch5/jump_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch5/mem_data_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch5/ex_res_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/Latch5/rd_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch5/memtoreg_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch5/regwrite_o
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/wb_data_o
# add wave -noupdate -divider Hazard
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/hazard/rs1_rr
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/hazard/rs2_rr
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/hazard/rd_ex
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/hazard/rd_mem
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/hazard/rd_wb
# add wave -noupdate /Monociclo_vlg_tst/i1/hazard/ctrl_r
# add wave -noupdate /Monociclo_vlg_tst/i1/hazard/ctrl_l_ex
# add wave -noupdate /Monociclo_vlg_tst/i1/hazard/ctrl_l_mem
# add wave -noupdate /Monociclo_vlg_tst/i1/hazard/h_lock
# add wave -noupdate -divider Fowarding
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/forward/rs1_ex
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/forward/rs2_ex
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/forward/rs1_rr
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/forward/rs2_rr
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/forward/rd_mem
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/forward/rd_wb
# add wave -noupdate /Monociclo_vlg_tst/i1/forward/mux_src1
# add wave -noupdate /Monociclo_vlg_tst/i1/forward/mux_src2
# add wave -noupdate /Monociclo_vlg_tst/i1/forward/mux_rr_src1
# add wave -noupdate /Monociclo_vlg_tst/i1/forward/mux_rr_src2
# add wave -noupdate -divider {Branch Predictor}
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/B_Predictor/pc_i
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/opcode_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/B_Predictor/pc_alu_i
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/branch_i
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/branch2_i
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/jump_i
# add wave -noupdate -radix decimal /Monociclo_vlg_tst/i1/B_Predictor/pc_target_i
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/branch_pre_i
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/pc_control_o
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/flush_control_o
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch1/if_id_flush
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch2/id_rr_flush
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch3/rr_ex_flush
# add wave -noupdate /Monociclo_vlg_tst/i1/Latch4/ex_mem_flush
# add wave -noupdate -radix decimal -childformat {{{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[31]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[30]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[29]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[28]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[27]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[26]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[25]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[24]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[23]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[22]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[21]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[20]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[19]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[18]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[17]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[16]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[15]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[14]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[13]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[12]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[11]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[10]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[9]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[8]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[7]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[6]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[5]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[4]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[3]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[2]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[1]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[0]} -radix decimal}} -subitemconfig {{/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[31]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[30]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[29]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[28]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[27]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[26]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[25]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[24]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[23]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[22]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[21]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[20]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[19]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[18]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[17]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[16]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[15]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[14]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[13]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[12]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[11]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[10]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[9]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[8]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[7]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[6]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[5]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[4]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[3]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[2]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[1]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/pc_address_o[0]} {-height 17 -radix decimal}} /Monociclo_vlg_tst/i1/B_Predictor/pc_address_o
# add wave -noupdate /Monociclo_vlg_tst/i1/B_Predictor/if_id_flush_o
# add wave -noupdate /Monociclo_vlg_tst/i1/ifidflush
# add wave -noupdate -childformat {{{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[31]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[30]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[29]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[28]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[27]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[26]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[25]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[24]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[23]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[22]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[21]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[20]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[19]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[18]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[17]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[16]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[15]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[14]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[13]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[12]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[11]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[10]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[9]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[8]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[7]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[6]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[5]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[4]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[3]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[2]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[1]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[0]} -radix decimal}} -subitemconfig {{/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[31]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[30]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[29]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[28]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[27]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[26]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[25]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[24]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[23]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[22]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[21]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[20]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[19]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[18]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[17]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[16]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[15]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[14]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[13]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[12]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[11]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[10]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[9]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[8]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[7]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[6]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[5]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[4]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[3]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[2]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[1]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/instr_pc[0]} {-height 17 -radix decimal}} /Monociclo_vlg_tst/i1/B_Predictor/instr_pc
# add wave -noupdate -expand /Monociclo_vlg_tst/i1/B_Predictor/pht
# add wave -noupdate -childformat {{{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[31]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[30]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[29]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[28]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[27]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[26]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[25]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[24]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[23]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[22]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[21]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[20]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[19]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[18]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[17]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[16]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[15]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[14]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[13]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[12]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[11]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[10]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[9]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[8]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[7]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[6]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[5]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[4]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[3]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[2]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[1]} -radix decimal} {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[0]} -radix decimal}} -expand -subitemconfig {{/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[31]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[30]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[29]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[28]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[27]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[26]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[25]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[24]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[23]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[22]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[21]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[20]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[19]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[18]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[17]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[16]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[15]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[14]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[13]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[12]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[11]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[10]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[9]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[8]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[7]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[6]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[5]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[4]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[3]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[2]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[1]} {-height 17 -radix decimal} {/Monociclo_vlg_tst/i1/B_Predictor/target_buffer[0]} {-height 17 -radix decimal}} /Monociclo_vlg_tst/i1/B_Predictor/target_buffer
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {8359 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 161
# configure wave -valuecolwidth 112
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {836 ps}
run -all
# Running testbench
# Break key hit
# Break at an unknown location
# End time: 23:33:35 on Apr 12,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
