P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		   16 B
associativity 		4-way
n_set 			1024
n_cache_line 	4096
tag: 18, index: 10, offset: 4
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		214015
0.n_misses 		35986
0.hit_rate 		85.61
0.miss_rate 		14.39
0.n_upgrade_miss 	3404
0.n_bus_snoops 	48955
0.n_snoop_hits 	1658
0.n_writebacks 	5465
Memory Traffic:
0.B_written_bus_to_cache 	575776
0.B_written_cache_to_bus_wb 	87440
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	663216
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		201044
1.n_misses 		48955
1.hit_rate 		80.42
1.miss_rate 		19.58
1.n_upgrade_miss 	4972
1.n_bus_snoops 	35986
1.n_snoop_hits 	1565
1.n_writebacks 	13751
Memory Traffic:
1.B_written_bus_to_cache 	783280
1.B_written_cache_to_bus_wb 	220016
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1003296
1.B_total_traffic_wt 	0
