PPA Report for caesar_cipher.v (Module: caesar_cipher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 51
FF Count: 50
IO Count: 18
Cell Count: 165

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 418.24 MHz
Reg-to-Reg Critical Path Delay: 2.255 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
