{
    "if/if_statement/no_arch": {
        "test_name": "if/if_statement/no_arch",
        "generated_blif": "if_statement_generated.blif",
        "warnings": [
            "[SIMULATION] Vector 5 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 8 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 10 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 14 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 15 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 17 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 18 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 20 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 24 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 25 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 27 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 30 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 31 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 32 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 33 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 35 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 36 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 37 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
