#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog $::env(RTL_FILES)
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading verilog file '/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1214: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1216: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1235: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1237: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1246: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1259: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1274: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1325: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1329: signed to unsigned part selection occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v:1325: signed to unsigned part selection occurs. (VER-318)
Warning: Could not open default SVF file /afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 140 in file
	'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           141            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 133 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1166 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Read_Size_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1183 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| input_sram_read_address_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine MyDesign line 1203 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        N_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1210 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Read_data_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1221 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| weights_sram_read_address_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
=========================================================================================

Inferred memory devices in process
	in routine MyDesign line 1231 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Read_data_ker_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1242 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Accumulator_reg   | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1254 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Storage_1_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1269 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Storage_2_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1282 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_x_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1292 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_y_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 1302 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| output_sram_write_addresss_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
==========================================================================================

Inferred memory devices in process
	in routine MyDesign line 1312 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| output_sram_write_enable_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine MyDesign line 1320 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| output_sram_write_data_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MyDesign line 1337 in file
		'/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/unity.ncsu.edu/users/d/dkasher/projectFall2022/rtl/MyDesign.db:MyDesign'
Loaded 1 design.
Current design is 'MyDesign'.
MyDesign
