# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# Compile of frequencySelector_TB.v was successful.
# Compile of DAC_TB.v was successful.
# 20 compiles, 0 failed with no errors.
vsim -gui work.WG_TB
# vsim -gui work.WG_TB 
# Start time: 19:14:52 on May 09,2023
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
add wave -position insertpoint  \
sim:/WG_TB/clk \
sim:/WG_TB/full_wave_rectified_out \
sim:/WG_TB/half_wave_rectified_out \
sim:/WG_TB/reciprocal_out \
sim:/WG_TB/rst \
sim:/WG_TB/sine_out \
sim:/WG_TB/square_out \
sim:/WG_TB/triangle_out
run
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 10030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
