git clone --depth 1 --no-tags https://github.com/garvin-stack/Lab06-Caches.git f:/verilog_sva_gh_scraper/data/full_repos/648814397
git clone --depth 1 --no-tags https://github.com/merledu/Caravel_N_M_P.git f:/verilog_sva_gh_scraper/data/full_repos/648893672
git clone --depth 1 --no-tags https://github.com/JohnGierlach/Hardware-Design-Flow-SS.git f:/verilog_sva_gh_scraper/data/full_repos/649102480
git clone --depth 1 --no-tags https://github.com/SreehariC/Verilog_Cache_DRAM_Implimentation.git f:/verilog_sva_gh_scraper/data/full_repos/647905136
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-Revanthavmk.git f:/verilog_sva_gh_scraper/data/full_repos/648605726
git clone --depth 1 --no-tags https://github.com/afan2023/msoc.git f:/verilog_sva_gh_scraper/data/full_repos/647984364
git clone --depth 1 --no-tags https://github.com/egorioch/binaryFrog.git f:/verilog_sva_gh_scraper/data/full_repos/648242795
git clone --depth 1 --no-tags https://github.com/zweiwang/caravel_dfsc.git f:/verilog_sva_gh_scraper/data/full_repos/649046008
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-36.git f:/verilog_sva_gh_scraper/data/full_repos/649194910
git clone --depth 1 --no-tags https://github.com/mohajel/CA_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/644282936
git clone --depth 1 --no-tags https://github.com/ShrutikaPatel/8-bit-multipliers-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/644234617
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/mahdee.git f:/verilog_sva_gh_scraper/data/full_repos/646429088
git clone --depth 1 --no-tags https://github.com/mattvenn/power_switch.git f:/verilog_sva_gh_scraper/data/full_repos/643613255
git clone --depth 1 --no-tags https://github.com/DmMkh/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/642562954
git clone --depth 1 --no-tags https://github.com/ydclzby/Year2-Project.git f:/verilog_sva_gh_scraper/data/full_repos/642543649
git clone --depth 1 --no-tags https://github.com/Prithvippatil/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642509592
git clone --depth 1 --no-tags https://github.com/YoelMoya99/Proyecto-Personal-Capa-PCS.git f:/verilog_sva_gh_scraper/data/full_repos/645976388
git clone --depth 1 --no-tags https://github.com/cp024s/Verilog-basics.git f:/verilog_sva_gh_scraper/data/full_repos/646207327
git clone --depth 1 --no-tags https://github.com/Nidhinchandran47/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/645645904
git clone --depth 1 --no-tags https://github.com/akeboy123/read.git f:/verilog_sva_gh_scraper/data/full_repos/646612515
git clone --depth 1 --no-tags https://github.com/aa389393/Verilog_example.git f:/verilog_sva_gh_scraper/data/full_repos/645312178
git clone --depth 1 --no-tags https://github.com/quantum2409/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/643555654
git clone --depth 1 --no-tags https://github.com/kevvvch/verilog_exercises.git f:/verilog_sva_gh_scraper/data/full_repos/643643411
git clone --depth 1 --no-tags https://github.com/guojackie/blockminifloat.git f:/verilog_sva_gh_scraper/data/full_repos/644858935
git clone --depth 1 --no-tags https://github.com/zlinwei/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/644415439
git clone --depth 1 --no-tags https://github.com/9389lalit/16_bit_adder_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/644179956
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/brent-kung-adder.git f:/verilog_sva_gh_scraper/data/full_repos/645013230
git clone --depth 1 --no-tags https://github.com/maktheus/blackjack-varilog.git f:/verilog_sva_gh_scraper/data/full_repos/645045948
git clone --depth 1 --no-tags https://github.com/ManuelFerreira90/Caminho-de-dados-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/645775260
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/SBQM-chipions.git f:/verilog_sva_gh_scraper/data/full_repos/645496007
git clone --depth 1 --no-tags https://github.com/JasmineTJ/Tic-Tac-Toe-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/645409844
git clone --depth 1 --no-tags https://github.com/gannoCal/Dynamically-Scheduled-Speculative-Execution-RISC-V-32I-Core.git f:/verilog_sva_gh_scraper/data/full_repos/647001915
git clone --depth 1 --no-tags https://github.com/Swapnil-Jain1121/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646559278
git clone --depth 1 --no-tags https://github.com/nishudit/8-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/642745247
git clone --depth 1 --no-tags https://github.com/grmdarya/HDL-coding.git f:/verilog_sva_gh_scraper/data/full_repos/642996744
git clone --depth 1 --no-tags https://github.com/BreadEnthusiast/architektura.git f:/verilog_sva_gh_scraper/data/full_repos/642834522
git clone --depth 1 --no-tags https://github.com/yfyHaoYe/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/642242050
git clone --depth 1 --no-tags https://github.com/jasonyhuang/tod.git f:/verilog_sva_gh_scraper/data/full_repos/643111829
git clone --depth 1 --no-tags https://github.com/mayammakram/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/643120617
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/643094402
git clone --depth 1 --no-tags https://github.com/AnushaGaddadevaramath/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642502954
git clone --depth 1 --no-tags https://github.com/vgupta3233/VLIW_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/644727409
git clone --depth 1 --no-tags https://github.com/mcgivernm/caravel_user.git f:/verilog_sva_gh_scraper/data/full_repos/646461162
git clone --depth 1 --no-tags https://github.com/Changi-Im/Development-of-Image-Synthesis-Edge-Device-for-Image-Quality-Improvement.git f:/verilog_sva_gh_scraper/data/full_repos/648857079
git clone --depth 1 --no-tags https://github.com/ThorKn/tt03p5-vgaclock-02.git f:/verilog_sva_gh_scraper/data/full_repos/648674468
git clone --depth 1 --no-tags https://github.com/MrTbag/team-205.git f:/verilog_sva_gh_scraper/data/full_repos/648070226
git clone --depth 1 --no-tags https://github.com/Lucalini/8-Bit-Comparator-with-4-Bit-Comparator-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/648512608
git clone --depth 1 --no-tags https://github.com/Lucalini/4-Bit-Up-Down-Counter-w-Multiplexed-7-Segment-Display.git f:/verilog_sva_gh_scraper/data/full_repos/648516459
git clone --depth 1 --no-tags https://github.com/longzhenyuan01/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/648966342
git clone --depth 1 --no-tags https://github.com/benson1210/finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/647657836
git clone --depth 1 --no-tags https://github.com/Turjoy167/3-bit-binary-square-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/647649109
git clone --depth 1 --no-tags https://github.com/alessandrovargiu/DLX-Project.git f:/verilog_sva_gh_scraper/data/full_repos/645221534
git clone --depth 1 --no-tags https://github.com/Deviated-Form/ps2Adapter.git f:/verilog_sva_gh_scraper/data/full_repos/643288563
git clone --depth 1 --no-tags https://github.com/rocky-utm/gcd-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/645252776
git clone --depth 1 --no-tags https://github.com/crlarsen/sigmul_10-3.git f:/verilog_sva_gh_scraper/data/full_repos/644941949
git clone --depth 1 --no-tags https://github.com/pramathk2002/adldcodes.git f:/verilog_sva_gh_scraper/data/full_repos/643794582
git clone --depth 1 --no-tags https://github.com/DenizUlucan/embedded-systems.git f:/verilog_sva_gh_scraper/data/full_repos/647409131
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/3000.git f:/verilog_sva_gh_scraper/data/full_repos/647415606
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03p5-gatecat-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/647775473
git clone --depth 1 --no-tags https://github.com/Salvatorecoscab/Practica-3-Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/647669607
git clone --depth 1 --no-tags https://github.com/gorilla-1/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/647201262
git clone --depth 1 --no-tags https://github.com/mindful-ai/quest-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/647164460
git clone --depth 1 --no-tags https://github.com/paritoshv/AES-Algo-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646817773
git clone --depth 1 --no-tags https://github.com/Cocty/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/648688934
git clone --depth 1 --no-tags https://github.com/safiyamohsin/ADLD_01FE20BEC332.git f:/verilog_sva_gh_scraper/data/full_repos/642874247
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/BCD-to-Excess-3-Day-040-.git f:/verilog_sva_gh_scraper/data/full_repos/642886202
git clone --depth 1 --no-tags https://github.com/Manvith-Prabhu/DSD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/642783771
git clone --depth 1 --no-tags https://github.com/tmandic/caravana.git f:/verilog_sva_gh_scraper/data/full_repos/642549896
git clone --depth 1 --no-tags https://github.com/Essenceia/formal_experiements.git f:/verilog_sva_gh_scraper/data/full_repos/642613538
git clone --depth 1 --no-tags https://github.com/Potassium-chromate/ATconvolution.git f:/verilog_sva_gh_scraper/data/full_repos/643564031
git clone --depth 1 --no-tags https://github.com/souleymanedembele/Project_16_bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/643597589
git clone --depth 1 --no-tags https://github.com/joe82512/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/643099798
git clone --depth 1 --no-tags https://github.com/amysamy2002/aes.git f:/verilog_sva_gh_scraper/data/full_repos/643278865
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/spi.git f:/verilog_sva_gh_scraper/data/full_repos/643300264
git clone --depth 1 --no-tags https://github.com/aebarthyi/cse-100-labs.git f:/verilog_sva_gh_scraper/data/full_repos/644251639
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Vedic-Divider-Day-047-.git f:/verilog_sva_gh_scraper/data/full_repos/645911059
git clone --depth 1 --no-tags https://github.com/RegisBloemer/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/644571950
git clone --depth 1 --no-tags https://github.com/TheYash27/byte_vedic_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/645162222
git clone --depth 1 --no-tags https://github.com/dsatizabal/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/645117133
git clone --depth 1 --no-tags https://github.com/arduinojinarendra/fwc_1may.git f:/verilog_sva_gh_scraper/data/full_repos/644702578
git clone --depth 1 --no-tags https://github.com/smizanian/Saturating-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/648071600
git clone --depth 1 --no-tags https://github.com/smkh1400/Group236.git f:/verilog_sva_gh_scraper/data/full_repos/648070867
git clone --depth 1 --no-tags https://github.com/BozorgmehrZia/hardwar.git f:/verilog_sva_gh_scraper/data/full_repos/648071357
git clone --depth 1 --no-tags https://github.com/ravalika-karnati/VerilogTutorial.git f:/verilog_sva_gh_scraper/data/full_repos/648268086
git clone --depth 1 --no-tags https://github.com/AnoopHanchate/ADLD_ANOOP.git f:/verilog_sva_gh_scraper/data/full_repos/642493289
git clone --depth 1 --no-tags https://github.com/BhavanaKulkarni/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642337499
git clone --depth 1 --no-tags https://github.com/Veeresh-Akki/ADLD_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/642343782
git clone --depth 1 --no-tags https://github.com/feyzaanurr/EE446-Laboratory-Work-4---Pipelined-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/642568601
git clone --depth 1 --no-tags https://github.com/Nikolai489/ar_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/642156279
git clone --depth 1 --no-tags https://github.com/Goldenglows/private-Verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/648511306
git clone --depth 1 --no-tags https://github.com/cemery123/SIMTAM.git f:/verilog_sva_gh_scraper/data/full_repos/642622910
git clone --depth 1 --no-tags https://github.com/amysamy2002/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/642418196
git clone --depth 1 --no-tags https://github.com/we4t/COSE222_CA.git f:/verilog_sva_gh_scraper/data/full_repos/642672179
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/BCD-to-Binary-Day-039-.git f:/verilog_sva_gh_scraper/data/full_repos/642472877
git clone --depth 1 --no-tags https://github.com/Strykez/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/642801839
git clone --depth 1 --no-tags https://github.com/joshuanieh/RISCV-with-Compressed-Instructions.git f:/verilog_sva_gh_scraper/data/full_repos/643133854
git clone --depth 1 --no-tags https://github.com/WHU-HZY/SCPU.git f:/verilog_sva_gh_scraper/data/full_repos/648018830
git clone --depth 1 --no-tags https://github.com/busrayilmaz01/encryptionSystem.git f:/verilog_sva_gh_scraper/data/full_repos/647889642
git clone --depth 1 --no-tags https://github.com/Gaurav138-Nan/32-bit-single-cycle-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/649076509
git clone --depth 1 --no-tags https://github.com/Lucalini/5-Bit-Ripple-Carry-Adder-RCA-.git f:/verilog_sva_gh_scraper/data/full_repos/648511765
