# Trafffic_Light_Controller
This project implements a Traffic Signal Controller using Verilog HDL, simulating a simple intersection with a highway and a country road. The controller uses a Finite State Machine (FSM) to manage traffic light transitions based on pedestrian input and system reset.
