{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 20:08:40 2011 " "Info: Processing started: Sun Nov 06 20:08:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232 -c RS232 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS232 -c RS232" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Info: Found entity 1: async_receiver" {  } { { "async_receiver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_receiver.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_transmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Info: Found entity 1: async_transmitter" {  } { { "async_transmitter.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_transmitter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RS232.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RS232 " "Info: Found entity 1: RS232" {  } { { "RS232.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/RS232.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232 " "Info: Elaborating entity \"RS232\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:inst1 " "Info: Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:inst1\"" {  } { { "RS232.bdf" "inst1" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/RS232.bdf" { { 128 216 392 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 async_transmitter.v(33) " "Warning (10230): Verilog HDL assignment warning at async_transmitter.v(33): truncated value with size 32 to match size of target (17)" {  } { { "async_transmitter.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_transmitter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:inst " "Info: Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:inst\"" {  } { { "RS232.bdf" "inst" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/RS232.bdf" { { 288 224 392 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxD_data_error async_receiver.v(93) " "Warning (10036): Verilog HDL or VHDL warning at async_receiver.v(93): object \"RxD_data_error\" assigned a value but never read" {  } { { "async_receiver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_receiver.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 async_receiver.v(33) " "Warning (10230): Verilog HDL assignment warning at async_receiver.v(33): truncated value with size 32 to match size of target (17)" {  } { { "async_receiver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_receiver.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "async_receiver:inst\|Baud8GeneratorAcc\[1\] async_receiver:inst\|Baud8GeneratorAcc\[0\] " "Info: Duplicate register \"async_receiver:inst\|Baud8GeneratorAcc\[1\]\" merged to single register \"async_receiver:inst\|Baud8GeneratorAcc\[0\]\"" {  } { { "async_receiver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_receiver.v" 35 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "async_receiver:inst\|Baud8GeneratorAcc\[2\] async_receiver:inst\|Baud8GeneratorAcc\[0\] " "Info: Duplicate register \"async_receiver:inst\|Baud8GeneratorAcc\[2\]\" merged to single register \"async_receiver:inst\|Baud8GeneratorAcc\[0\]\"" {  } { { "async_receiver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_receiver.v" 35 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "async_receiver:inst\|Baud8GeneratorAcc\[0\] data_in GND " "Warning (14130): Reduced register \"async_receiver:inst\|Baud8GeneratorAcc\[0\]\" with stuck data_in port to stuck value GND" {  } { { "async_receiver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/RS232/async_receiver.v" 35 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Info: Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 20:08:42 2011 " "Info: Processing ended: Sun Nov 06 20:08:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
