//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_15 // -- Begin function triton_poi_fused_convolution_15
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_15
.visible .entry triton_poi_fused_convolution_15(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_15_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_15_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_15_param_2,
	.param .u32 triton_poi_fused_convolution_15_param_3,
	.param .u32 triton_poi_fused_convolution_15_param_4
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<43>;
	.reg .f32 	%f<7>;
	.reg .b64 	%rd<12>;
	.loc	1 19 0                          // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:19:0

// %bb.0:
	ld.param.u64 	%rd5, [triton_poi_fused_convolution_15_param_0];
	ld.param.u64 	%rd6, [triton_poi_fused_convolution_15_param_1];
$L__tmp0:
	.loc	1 22 28                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:22:33
	shl.b32 	%r13, %r1, 8;
	ld.param.u64 	%rd7, [triton_poi_fused_convolution_15_param_2];
	.loc	1 23 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:23:44
	mov.u32 	%r14, %tid.x;
	shl.b32 	%r15, %r14, 1;
	and.b32  	%r16, %r15, 254;
	and.b32  	%r17, %r14, 127;
	or.b32  	%r18, %r17, 128;
	.loc	1 23 23                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:23:23
	or.b32  	%r19, %r13, %r16;
	or.b32  	%r20, %r13, %r17;
	or.b32  	%r21, %r13, %r18;
	.loc	1 24 21                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:24:21
	setp.lt.s32 	%p2, %r19, 512;
	setp.lt.s32 	%p7, %r20, 512;
	setp.lt.s32 	%p8, %r21, 512;
	.loc	1 25 28                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:27:21
	setp.lt.s32 	%p9, %r2, 64;
	.loc	1 30 19                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:30:19
	shr.s32 	%r23, %r19, 31;
	shr.u32 	%r24, %r23, 25;
	add.s32 	%r25, %r19, %r24;
	.loc	1 29 19                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:29:19
	and.b32  	%r26, %r25, -128;
	sub.s32 	%r27, %r19, %r26;
	.loc	1 32 39                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:39
	shl.b32 	%r28, %r2, 7;
	.loc	1 32 35                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:35
	add.s32 	%r29, %r27, %r28;
	.loc	1 32 49                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:49
	shl.b32 	%r30, %r25, 6;
	and.b32  	%r31, %r30, -8192;
	.loc	1 32 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:44
	add.s32 	%r32, %r29, %r31;
	.loc	1 32 30                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:30
	mul.wide.s32 	%rd8, %r32, 4;
	add.s64 	%rd1, %rd5, %rd8;
	.loc	1 32 62                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:62
	and.pred  	%p1, %p9, %p2;
	and.pred  	%p5, %p9, %p7;
	and.pred  	%p6, %p9, %p8;
	.loc	1 32 54                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:54
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r4;
	.loc	1 33 30                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:33:30
	mul.wide.s32 	%rd9, %r27, 4;
	add.s64 	%rd2, %rd6, %rd9;
	.loc	1 33 35                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:33:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r5, %r6 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r5;
	mov.b32 	%f4, %r6;
	.loc	1 34 18                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:34:18
	add.f32 	%f5, %f1, %f3;
	add.f32 	%f6, %f2, %f4;
	.loc	1 35 33                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:33
	shl.b32 	%r33, %r20, 6;
	shl.b32 	%r34, %r21, 6;
	.loc	1 35 30                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:30
	add.s32 	%r35, %r33, %r2;
	add.s32 	%r36, %r34, %r2;
	.loc	1 35 25                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:25
	mul.wide.s32 	%rd10, %r35, 4;
	add.s64 	%rd3, %rd7, %rd10;
	mul.wide.s32 	%rd11, %r36, 4;
	add.s64 	%rd4, %rd7, %rd11;
	.loc	1 35 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:44
	shl.b32 	%r37, %r16, 3;
	mov.u32 	%r38, global_smem;
	add.s32 	%r7, %r38, %r37;
	mov.b32 	%r8, %f5;
	mov.pred 	%p3, -1;
	// begin inline asm
	@%p3 st.shared.b32 [ %r7 + 0 ], %r8;
	// end inline asm
	add.s32 	%r9, %r7, 8;
	mov.b32 	%r10, %f6;
	// begin inline asm
	@%p3 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r39, %r17, 3;
	add.s32 	%r40, %r38, %r39;
	ld.shared.u32 	%r11, [%r40];
	shl.b32 	%r41, %r18, 3;
	add.s32 	%r42, %r38, %r41;
	ld.shared.u32 	%r12, [%r42];
	// begin inline asm
	@%p5 st.global.b32 [ %rd3 + 0 ], { %r11 };
	// end inline asm
	// begin inline asm
	@%p6 st.global.b32 [ %rd4 + 0 ], { %r12 };
	// end inline asm
	.loc	1 35 4                          // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/mg/cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 103
.b8 100
.b8 114
.b8 114
.b8 53
.b8 112
.b8 99
.b8 100
.b8 110
.b8 120
.b8 54
.b8 111
.b8 112
.b8 106
.b8 116
.b8 52
.b8 99
.b8 100
.b8 120
.b8 105
.b8 115
.b8 114
.b8 105
.b8 103
.b8 55
.b8 118
.b8 108
.b8 121
.b8 102
.b8 110
.b8 118
.b8 115
.b8 98
.b8 106
.b8 107
.b8 121
.b8 97
.b8 108
.b8 105
.b8 118
.b8 55
.b8 99
.b8 121
.b8 50
.b8 108
.b8 112
.b8 100
.b8 108
.b8 99
.b8 50
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 103
.b8 0
	}
	.section	.debug_macinfo	{	}
