
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003685                       # Number of seconds simulated
sim_ticks                                  3685047765                       # Number of ticks simulated
final_tick                               533249427702                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 303612                       # Simulator instruction rate (inst/s)
host_op_rate                                   393045                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282354                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932864                       # Number of bytes of host memory used
host_seconds                                 13051.18                       # Real time elapsed on the host
sim_insts                                  3962497358                       # Number of instructions simulated
sim_ops                                    5129705357                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       202240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       120960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               623360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       220800                       # Number of bytes written to this memory
system.physmem.bytes_written::total            220800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1580                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          440                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          945                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4870                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1725                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1725                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       382085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64259683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       521024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54881242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       555759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15283384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       451555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32824541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               169159273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       382085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       521024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       555759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       451555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1910423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59917812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59917812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59917812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       382085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64259683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       521024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54881242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       555759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15283384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       451555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32824541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229077085                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108346                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551443                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202947                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278078                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203559                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314489                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3205046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17078076                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108346                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518048                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086717                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        822677                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565604                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        78683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8571623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4908356     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365555      4.26%     61.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318615      3.72%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343445      4.01%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297608      3.47%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155674      1.82%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102258      1.19%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270771      3.16%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809341     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8571623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351740                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932555                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373267                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       779794                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482820                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55947                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879786                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507254                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          994                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20244267                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879786                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541371                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         408044                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        94592                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366724                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281098                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19556754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175830                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27160730                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91174726                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91174726                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10353746                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745891                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26064                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       316825                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18431169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14784428                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29904                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18795298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8571623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3145851     36.70%     36.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789263     20.87%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195801     13.95%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766054      8.94%     80.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       753286      8.79%     89.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442377      5.16%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338321      3.95%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74914      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65756      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8571623                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107977     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21205     13.61%     82.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26618     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12148644     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200937      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1582901     10.71%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850349      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14784428                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.673006                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155805                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38326186                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24580618                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14367266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14940233                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26448                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707813                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229359                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879786                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         329156                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16459                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18434505                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937016                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009259                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237642                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14523713                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487196                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260713                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312976                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057527                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825780                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643503                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14381900                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14367266                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9367081                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26148040                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.625800                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358233                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6195611                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7691837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.591210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162232                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3164894     41.15%     41.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041702     26.54%     67.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837808     10.89%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429272      5.58%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366853      4.77%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179797      2.34%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201655      2.62%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100982      1.31%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368874      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7691837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368874                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25757901                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37750592                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131600                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131600                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65594633                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19697406                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19005242                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8836908                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3127408                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2729946                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199828                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1553283                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1493555                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6384                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3665477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17378846                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3127408                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1720014                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3583505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981130                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        449635                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1807054                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8478807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.364161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.173888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4895302     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179421      2.12%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328306      3.87%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307711      3.63%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495020      5.84%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511968      6.04%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124100      1.46%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94250      1.11%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542729     18.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8478807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353903                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966621                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3783840                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       436015                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3465474                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14081                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779396                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345093                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19468518                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779396                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3946856                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         165211                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        49454                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3314900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222989                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18939785                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75967                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25188058                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86255498                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86255498                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16326286                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8861646                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           599942                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2883380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10696                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       227860                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17918514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15086785                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20386                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5419752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14931688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8478807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779352                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2957333     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1577123     18.60%     53.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1377935     16.25%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841213      9.92%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875644     10.33%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515679      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230210      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61438      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42232      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8478807                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60115     66.56%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19108     21.16%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11099     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11854388     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120355      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2569098     17.03%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541842      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15086785                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707247                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90322                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38763085                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23340522                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14597458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15177107                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37291                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       834253                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156621                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779396                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101266                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6264                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17920720                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2883380                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638645                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224298                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14806093                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2468314                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280692                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2996850                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235235                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528536                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675483                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14613654                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14597458                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8973706                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22000141                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.651874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407893                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10925192                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12437006                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5483689                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200166                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7699411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.615319                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3546637     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1637640     21.27%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       907186     11.78%     79.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311764      4.05%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298743      3.88%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125308      1.63%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326736      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95402      1.24%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449995      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7699411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10925192                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12437006                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2531119                       # Number of memory references committed
system.switch_cpus1.commit.loads              2049095                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1944038                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10864867                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170144                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449995                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25170111                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36621541                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 358101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10925192                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12437006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10925192                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.808856                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.808856                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.236314                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.236314                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68436753                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19165532                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20011773                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3296260                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2690509                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       221363                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1397168                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1295818                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          340603                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9828                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3416354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17913069                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3296260                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1636421                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3882231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1152693                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        579860                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1663630                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8807968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.333132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4925737     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          319361      3.63%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          473998      5.38%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          330322      3.75%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          230862      2.62%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225600      2.56%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138483      1.57%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          292379      3.32%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1871226     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8807968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373005                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027043                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3512868                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       604912                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3706710                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54129                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        929343                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       554000                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21458156                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        929343                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3711542                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51139                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       269416                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3558192                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       288331                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20812395                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        119674                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        98339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29196752                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96886987                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96886987                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17924532                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11272220                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3717                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1787                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           860946                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1910131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       974755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11607                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       304674                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19385772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15470475                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31010                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6489202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19867465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8807968                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756418                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3205867     36.40%     36.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1738924     19.74%     56.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1269319     14.41%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       838353      9.52%     80.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       840863      9.55%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       405026      4.60%     94.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       360281      4.09%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67094      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82241      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8807968                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84297     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16681     14.09%     85.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17400     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12939580     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194975      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1780      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1522604      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       811536      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15470475                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750639                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118378                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39898306                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25878587                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15038703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15588853                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48170                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       745264                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234006                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        929343                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26539                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5028                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19389343                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        67428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1910131                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       974755                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1787                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       254779                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15183355                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1421363                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       287120                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2213045                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2156312                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            791682                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.718148                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15045274                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15038703                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9742370                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27685594                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.701779                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351893                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10421846                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12846630                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6542744                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222978                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7878625                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630568                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169010                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3069735     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2230336     28.31%     67.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       843231     10.70%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471002      5.98%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       400283      5.08%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179183      2.27%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       170968      2.17%     93.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       117125      1.49%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       396762      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7878625                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10421846                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12846630                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1905616                       # Number of memory references committed
system.switch_cpus2.commit.loads              1164867                       # Number of loads committed
system.switch_cpus2.commit.membars               1782                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1863942                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11565281                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       265719                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       396762                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26871237                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39708677                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10421846                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12846630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10421846                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847935                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847935                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179336                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179336                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68192799                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20922260                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19715156                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3564                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3161634                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2573813                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212145                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1348252                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1243511                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325113                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9494                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3491968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17268891                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3161634                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1568624                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3627690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1087234                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        594608                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1706890                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8585827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4958137     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195437      2.28%     60.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255372      2.97%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384157      4.47%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371641      4.33%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          282998      3.30%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167941      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252558      2.94%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1717586     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8585827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357770                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.954147                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3607366                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       583360                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3496265                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27482                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        871353                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       534240                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20662883                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1065                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        871353                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3799559                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99191                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       206529                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3327025                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282164                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20056810                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          101                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120583                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27953106                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93407198                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93407198                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17344535                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10608521                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4212                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2368                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           802596                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1859841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       982578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19323                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       417328                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18634932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4011                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14990091                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27620                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6077939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18519220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8585827                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.745911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2995915     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1883334     21.94%     56.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1244243     14.49%     71.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817757      9.52%     80.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       765545      8.92%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       411995      4.80%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       301507      3.51%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90445      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75086      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8585827                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73345     69.78%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15081     14.35%     84.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16681     15.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12478991     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211587      1.41%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1693      0.01%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1480253      9.87%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       817567      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14990091                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696278                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             105107                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007012                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38698736                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24716968                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14570370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15095198                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50966                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       715044                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248865                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        871353                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56417                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9763                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18638948                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1859841                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       982578                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2319                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7447                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249282                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14704292                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1393033                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       285799                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194162                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2059769                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            801129                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.663937                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14574444                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14570370                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9361455                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26290761                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648783                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356074                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10157723                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12485229                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6153685                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215436                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7714474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.618416                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142861                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2993415     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2212389     28.68%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       807577     10.47%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       464465      6.02%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390660      5.06%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       207165      2.69%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       181514      2.35%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81570      1.06%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375719      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7714474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10157723                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12485229                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1878499                       # Number of memory references committed
system.switch_cpus3.commit.loads              1144792                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1790943                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11253638                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254820                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375719                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25977669                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38149706                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 251219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10157723                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12485229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10157723                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869983                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869983                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149448                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149448                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66168322                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20132046                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19074400                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3384                       # number of misc regfile writes
system.l20.replacements                          1861                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598632                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10053                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.547598                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.899383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.963662                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   945.649269                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7211.487687                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001338                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115436                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880309                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8017                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8017                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1811                       # number of Writeback hits
system.l20.Writeback_hits::total                 1811                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8017                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8017                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8017                       # number of overall hits
system.l20.overall_hits::total                   8017                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1850                       # number of overall misses
system.l20.overall_misses::total                 1861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    307543939                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      308620824                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    307543939                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       308620824                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    307543939                       # number of overall miss cycles
system.l20.overall_miss_latency::total      308620824                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9867                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9878                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1811                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1811                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9867                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9878                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9867                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9878                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187494                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.188398                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187494                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.188398                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187494                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.188398                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166239.967027                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165836.015046                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166239.967027                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165836.015046                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166239.967027                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165836.015046                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 497                       # number of writebacks
system.l20.writebacks::total                      497                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    286485287                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    287437542                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    286485287                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    287437542                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    286485287                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    287437542                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.188398                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.188398                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.188398                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154856.911892                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154453.273509                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154856.911892                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154453.273509                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154856.911892                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154453.273509                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1595                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          147433                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9787                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.064167                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          209.013390                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.938038                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   821.786183                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7146.262389                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025514                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001823                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.100316                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.872346                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3831                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3831                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1046                       # number of Writeback hits
system.l21.Writeback_hits::total                 1046                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3831                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3831                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3831                       # number of overall hits
system.l21.overall_hits::total                   3831                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1581                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1596                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1581                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1596                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1581                       # number of overall misses
system.l21.overall_misses::total                 1596                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    219199125                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      221309380                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    219199125                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       221309380                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    219199125                       # number of overall miss cycles
system.l21.overall_miss_latency::total      221309380                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5412                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5427                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1046                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1046                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5412                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5427                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5412                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5427                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.292129                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294085                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.292129                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294085                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.292129                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294085                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138645.872865                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138665.025063                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138645.872865                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138665.025063                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138645.872865                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138665.025063                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 285                       # number of writebacks
system.l21.writebacks::total                      285                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1581                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1596                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1581                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1596                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1581                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1596                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    200426104                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    202358909                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    200426104                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    202358909                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    200426104                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    202358909                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294085                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294085                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.292129                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294085                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126771.729285                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126791.296366                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126771.729285                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126791.296366                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126771.729285                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126791.296366                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           456                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          281816                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8648                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.587419                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          391.298734                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962469                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   228.710048                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7556.028748                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.047766                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001949                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.027919                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.922367                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3058                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3058                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1021                       # number of Writeback hits
system.l22.Writeback_hits::total                 1021                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3058                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3058                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3058                       # number of overall hits
system.l22.overall_hits::total                   3058                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          440                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  456                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          440                       # number of demand (read+write) misses
system.l22.demand_misses::total                   456                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          440                       # number of overall misses
system.l22.overall_misses::total                  456                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3540026                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     69214494                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       72754520                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3540026                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     69214494                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        72754520                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3540026                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     69214494                       # number of overall miss cycles
system.l22.overall_miss_latency::total       72754520                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3498                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3514                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1021                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1021                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3498                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3514                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3498                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3514                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.125786                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129767                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.125786                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129767                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.125786                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129767                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 221251.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157305.668182                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 159549.385965                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 221251.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157305.668182                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 159549.385965                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 221251.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157305.668182                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 159549.385965                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 305                       # number of writebacks
system.l22.writebacks::total                      305                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          440                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             456                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          440                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              456                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          440                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             456                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3357513                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     64210032                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     67567545                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3357513                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     64210032                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     67567545                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3357513                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     64210032                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     67567545                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.125786                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129767                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.125786                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129767                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.125786                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129767                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209844.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145931.890909                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148174.440789                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209844.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 145931.890909                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148174.440789                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209844.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 145931.890909                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148174.440789                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           958                       # number of replacements
system.l23.tagsinuse                      8191.960617                       # Cycle average of tags in use
system.l23.total_refs                          498047                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9150                       # Sample count of references to valid blocks.
system.l23.avg_refs                         54.431366                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          531.186962                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968729                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   499.901442                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7147.903484                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.064842                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001583                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.061023                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.872547                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4229                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4229                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2491                       # number of Writeback hits
system.l23.Writeback_hits::total                 2491                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4229                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4229                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4229                       # number of overall hits
system.l23.overall_hits::total                   4229                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          945                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  958                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          945                       # number of demand (read+write) misses
system.l23.demand_misses::total                   958                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          945                       # number of overall misses
system.l23.overall_misses::total                  958                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    138424209                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      141773881                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    138424209                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       141773881                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    138424209                       # number of overall miss cycles
system.l23.overall_miss_latency::total      141773881                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5174                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5187                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2491                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2491                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5174                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5187                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5174                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5187                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182644                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184693                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182644                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184693                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182644                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184693                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146480.644444                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147989.437370                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146480.644444                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147989.437370                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146480.644444                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147989.437370                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 638                       # number of writebacks
system.l23.writebacks::total                      638                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          945                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             958                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          945                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              958                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          945                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             958                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    127617734                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    130819458                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    127617734                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    130819458                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    127617734                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    130819458                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182644                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184693                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182644                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184693                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182644                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184693                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135045.221164                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136554.757829                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135045.221164                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136554.757829                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135045.221164                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136554.757829                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.963628                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573254                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.303085                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.963628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565593                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565593                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565593                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565593                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565593                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9867                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470926                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10123                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17235.100859                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.812782                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.187218                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897706                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102294                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169152                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945829                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945829                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945829                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945829                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37903                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37918                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37918                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37918                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1832094062                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1832094062                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1833589520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1833589520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1833589520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1833589520                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207055                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207055                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983747                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983747                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983747                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983747                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031401                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031401                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019114                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019114                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019114                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019114                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48336.386618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48336.386618                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48356.704468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48356.704468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48356.704468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48356.704468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1811                       # number of writebacks
system.cpu0.dcache.writebacks::total             1811                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28036                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28036                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28051                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9867                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    375224965                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    375224965                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    375224965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    375224965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    375224965                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    375224965                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38028.272525                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38028.272525                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38028.272525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38028.272525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38028.272525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38028.272525                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.937985                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913273028                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685005.586716                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.937985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023939                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868490                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1807038                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1807038                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1807038                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1807038                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1807038                       # number of overall hits
system.cpu1.icache.overall_hits::total        1807038                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1807054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1807054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1807054                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1807054                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1807054                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1807054                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5411                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207687091                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5667                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36648.507323                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.904301                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.095699                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780876                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219124                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2235864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2235864                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2715686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2715686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2715686                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2715686                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17068                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17068                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17068                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1414995181                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1414995181                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1414995181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1414995181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1414995181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1414995181                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2252932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2252932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2732754                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2732754                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2732754                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2732754                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007576                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 82903.397059                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82903.397059                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 82903.397059                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82903.397059                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 82903.397059                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82903.397059                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu1.dcache.writebacks::total             1046                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11656                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11656                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11656                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5412                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    247374737                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    247374737                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    247374737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    247374737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    247374737                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    247374737                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001980                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45708.561899                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45708.561899                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 45708.561899                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45708.561899                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 45708.561899                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45708.561899                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962419                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008014177                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181848.867965                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962419                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1663612                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1663612                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1663612                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1663612                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1663612                       # number of overall hits
system.cpu2.icache.overall_hits::total        1663612                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3903190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3903190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3903190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3903190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3903190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3903190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1663630                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1663630                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1663630                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1663630                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1663630                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1663630                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 216843.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 216843.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 216843.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 216843.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 216843.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 216843.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3556347                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3556347                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3556347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3556347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3556347                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3556347                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222271.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 222271.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3498                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148964005                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3754                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39681.407832                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.815438                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.184562                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.839123                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.160877                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1082550                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1082550                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       737187                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        737187                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1784                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1782                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1782                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1819737                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1819737                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1819737                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1819737                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7066                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7066                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7066                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7066                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7066                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7066                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    274764533                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    274764533                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    274764533                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    274764533                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    274764533                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    274764533                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1089616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1089616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       737187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       737187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1826803                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1826803                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1826803                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1826803                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006485                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003868                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003868                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38885.441976                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38885.441976                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38885.441976                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38885.441976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38885.441976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38885.441976                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1021                       # number of writebacks
system.cpu2.dcache.writebacks::total             1021                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3568                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3568                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3568                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3568                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3498                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3498                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3498                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3498                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3498                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     93835368                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     93835368                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     93835368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     93835368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     93835368                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     93835368                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001915                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001915                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001915                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001915                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26825.433962                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26825.433962                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26825.433962                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26825.433962                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26825.433962                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26825.433962                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968689                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004930293                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026069.139113                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968689                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1706872                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1706872                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1706872                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1706872                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1706872                       # number of overall hits
system.cpu3.icache.overall_hits::total        1706872                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1706890                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1706890                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1706890                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1706890                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1706890                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1706890                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5173                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158262484                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5429                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29151.314054                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.305396                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.694604                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884005                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115995                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060029                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       729829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        729829                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1773                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1692                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1692                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1789858                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1789858                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1789858                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1789858                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13008                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13008                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          389                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13397                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13397                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13397                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13397                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    719948779                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    719948779                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52559849                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52559849                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    772508628                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    772508628                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    772508628                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    772508628                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730218                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730218                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1803255                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1803255                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1803255                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1803255                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012123                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012123                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007429                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007429                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007429                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007429                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55346.615852                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55346.615852                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 135115.293059                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135115.293059                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57662.807196                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57662.807196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57662.807196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57662.807196                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       127453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 63726.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2491                       # number of writebacks
system.cpu3.dcache.writebacks::total             2491                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7834                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          389                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8223                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8223                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8223                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8223                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5174                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5174                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5174                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5174                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5174                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5174                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    173611693                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    173611693                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    173611693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    173611693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    173611693                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    173611693                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33554.637225                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33554.637225                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33554.637225                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33554.637225                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33554.637225                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33554.637225                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
