<testsuite errors="0" failures="0" hostname="corsi-note" name="testsuite" skipped="0" tests="1"><testcase classname="lib.tb_and16" name="all" time="0.8"><system-out># vsim -modelsimini /home/corsi/work/Z01.1-priv/Projetos/src/0-Infra/vunit_out/modelsim/modelsim.ini -wlf /home/corsi/work/Z01.1-priv/Projetos/src/0-Infra/vunit_out/test_output/lib.tb_and16.all_67f8b0b4b21d5bd0e4aa37b46d244e59c8104249/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_and16(tb) -L vunit_lib -L lib -g/tb_and16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/corsi/work/Z01.1-priv/Projetos/src/0-Infra/vunit_out/test_output/lib.tb_and16.all_67f8b0b4b21d5bd0e4aa37b46d244e59c8104249/,tb path : /home/corsi/work/Z01.1-priv/Projetos/src/0-Infra/extras/testeVHDL/tst/,use_color : true" 
# Start time: 18:59:28 on Nov 28,2018
# ** Warning: Design size of 20870 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break in Subprogram stop at /home/corsi/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at /home/corsi/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
</system-out></testcase></testsuite>