$date
	Fri Nov  7 15:54:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipeline_processor_tb $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 $ branch_taken $end
$var wire 1 % branch_taken_ex $end
$var wire 32 & branch_target_ex [31:0] $end
$var wire 1 " clk $end
$var wire 1 ! done $end
$var wire 1 ' flush_ifid $end
$var wire 32 ( initial_pc [31:0] $end
$var wire 1 ) is_jr $end
$var wire 1 * is_shift_ex $end
$var wire 1 + is_shift_id $end
$var wire 32 , jr_target [31:0] $end
$var wire 1 # reset $end
$var wire 1 - writeback_enable_wb $end
$var wire 5 . writeback_reg_wb [4:0] $end
$var wire 32 / writeback_data_wb [31:0] $end
$var wire 1 0 stall $end
$var wire 32 1 shamt_ext_id [31:0] $end
$var wire 32 2 reg_read2_id [31:0] $end
$var wire 32 3 reg_read1_id [31:0] $end
$var wire 32 4 next_pc_if [31:0] $end
$var wire 5 5 memwb_writereg_out [4:0] $end
$var wire 32 6 memwb_memread_out [31:0] $end
$var wire 32 7 memwb_link_out [31:0] $end
$var wire 32 8 memwb_aluout_out [31:0] $end
$var wire 1 9 memwb_RegWrite_out $end
$var wire 1 : memwb_MemToReg_out $end
$var wire 1 ; memwb_JAL_out $end
$var wire 1 < memwb_Halt_out $end
$var wire 32 = mem_read_data_mem [31:0] $end
$var wire 32 > jal_target [31:0] $end
$var wire 1 ? is_jal $end
$var wire 32 @ instr_if [31:0] $end
$var wire 32 A imm_or_shamt [31:0] $end
$var wire 32 B imm_ext_id [31:0] $end
$var wire 32 C ifid_next_pc_out [31:0] $end
$var wire 32 D ifid_instr_out [31:0] $end
$var wire 5 E idex_write_reg [4:0] $end
$var wire 5 F idex_rt_out [4:0] $end
$var wire 5 G idex_rs_out [4:0] $end
$var wire 32 H idex_regdata2_out [31:0] $end
$var wire 32 I idex_regdata1_out [31:0] $end
$var wire 5 J idex_rd_out [4:0] $end
$var wire 32 K idex_next_pc_out [31:0] $end
$var wire 32 L idex_link_out [31:0] $end
$var wire 32 M idex_imm_out [31:0] $end
$var wire 1 N idex_RegWrite $end
$var wire 1 O idex_RegDst $end
$var wire 1 P idex_MemWrite $end
$var wire 1 Q idex_MemToReg $end
$var wire 1 R idex_MemRead $end
$var wire 1 S idex_JAL_out $end
$var wire 1 T idex_Halt_out $end
$var wire 1 U idex_Branch $end
$var wire 1 V idex_ALUSrc $end
$var wire 4 W idex_ALUOp [3:0] $end
$var wire 5 X id_rt [4:0] $end
$var wire 5 Y id_rs [4:0] $end
$var wire 5 Z id_rd [4:0] $end
$var wire 6 [ id_opcode [5:0] $end
$var wire 16 \ id_imm [15:0] $end
$var wire 6 ] id_funct [5:0] $end
$var wire 1 ^ halt_if $end
$var wire 1 _ halt_id $end
$var wire 32 ` forward_from_memwb [31:0] $end
$var wire 5 a exmem_write_reg_out [4:0] $end
$var wire 32 b exmem_write_data_out [31:0] $end
$var wire 32 c exmem_link_out [31:0] $end
$var wire 32 d exmem_alu_result_out [31:0] $end
$var wire 1 e exmem_RegWrite_out $end
$var wire 1 f exmem_MemWrite_out $end
$var wire 1 g exmem_MemToReg_out $end
$var wire 1 h exmem_MemRead_out $end
$var wire 1 i exmem_JAL_out $end
$var wire 1 j exmem_Halt_out $end
$var wire 32 k branch_target [31:0] $end
$var wire 1 l branch_decision $end
$var wire 32 m alu_result_ex [31:0] $end
$var wire 32 n alu_input_B_pre [31:0] $end
$var wire 32 o alu_input_B [31:0] $end
$var wire 32 p alu_input_A_final [31:0] $end
$var wire 32 q alu_input_A [31:0] $end
$var wire 1 r RegWrite_id $end
$var wire 1 s RegDst_id $end
$var wire 1 t MemWrite_id $end
$var wire 1 u MemToReg_id $end
$var wire 1 v MemRead_id $end
$var wire 2 w ForwardB [1:0] $end
$var wire 2 x ForwardA [1:0] $end
$var wire 1 y ExtOp_id $end
$var wire 1 z Branch_id $end
$var wire 1 { ALUSrc_id $end
$var wire 4 | ALUOp_id [3:0] $end
$var reg 32 } alu_input_A_reg [31:0] $end
$var reg 32 ~ alu_input_Bpre_reg [31:0] $end
$var reg 32 !" pc [31:0] $end
$scope module CU $end
$var wire 6 "" funct [5:0] $end
$var wire 6 #" opcode [5:0] $end
$var reg 4 $" ALUOp [3:0] $end
$var reg 1 { ALUSrc $end
$var reg 1 z Branch $end
$var reg 1 y ExtOp $end
$var reg 1 v MemRead $end
$var reg 1 u MemToReg $end
$var reg 1 t MemWrite $end
$var reg 1 s RegDst $end
$var reg 1 r RegWrite $end
$upscope $end
$scope module EXMEM $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 5 %" write_reg_in [4:0] $end
$var wire 32 &" write_data_in [31:0] $end
$var wire 32 '" link_in [31:0] $end
$var wire 32 (" alu_result_in [31:0] $end
$var wire 1 N RegWrite_in $end
$var wire 1 P MemWrite_in $end
$var wire 1 Q MemToReg_in $end
$var wire 1 R MemRead_in $end
$var wire 1 S JAL_in $end
$var wire 1 T Halt_in $end
$var reg 1 j Halt_out $end
$var reg 1 i JAL_out $end
$var reg 1 h MemRead_out $end
$var reg 1 g MemToReg_out $end
$var reg 1 f MemWrite_out $end
$var reg 1 e RegWrite_out $end
$var reg 32 )" alu_result_out [31:0] $end
$var reg 32 *" link_out [31:0] $end
$var reg 32 +" write_data_out [31:0] $end
$var reg 5 ," write_reg_out [4:0] $end
$upscope $end
$scope module FU $end
$var wire 5 -" EX_MEM_Rd [4:0] $end
$var wire 1 e EX_MEM_RegWrite $end
$var wire 1 9 MEM_WB_RegWrite $end
$var wire 5 ." MEM_WB_Rd [4:0] $end
$var wire 5 /" ID_EX_Rt [4:0] $end
$var wire 5 0" ID_EX_Rs [4:0] $end
$var reg 2 1" ForwardA [1:0] $end
$var reg 2 2" ForwardB [1:0] $end
$upscope $end
$scope module HZ $end
$var wire 5 3" IF_ID_Rs [4:0] $end
$var wire 5 4" IF_ID_Rt [4:0] $end
$var wire 1 5" is_load $end
$var wire 1 6" reg_hazard $end
$var wire 1 0 stall $end
$var wire 1 7" valid_dest $end
$var wire 1 8" rt_match $end
$var wire 1 9" rs_match $end
$var wire 5 :" ID_EX_Rt [4:0] $end
$var wire 1 R ID_EX_MemRead $end
$upscope $end
$scope module IDEX $end
$var wire 4 ;" ALUOp_in [3:0] $end
$var wire 1 { ALUSrc_in $end
$var wire 1 z Branch_in $end
$var wire 1 _ Halt_in $end
$var wire 1 ? JAL_in $end
$var wire 1 v MemRead_in $end
$var wire 1 u MemToReg_in $end
$var wire 1 t MemWrite_in $end
$var wire 1 s RegDst_in $end
$var wire 1 <" RegWrite_in $end
$var wire 1 " clk $end
$var wire 32 =" imm_in [31:0] $end
$var wire 5 >" rd_in [4:0] $end
$var wire 1 # reset $end
$var wire 5 ?" rs_in [4:0] $end
$var wire 5 @" rt_in [4:0] $end
$var wire 1 0 stall $end
$var wire 32 A" regdata2_in [31:0] $end
$var wire 32 B" regdata1_in [31:0] $end
$var wire 32 C" next_pc_in [31:0] $end
$var wire 32 D" link_in [31:0] $end
$var reg 4 E" ALUOp_out [3:0] $end
$var reg 1 V ALUSrc_out $end
$var reg 1 U Branch_out $end
$var reg 1 T Halt_out $end
$var reg 1 S JAL_out $end
$var reg 1 R MemRead_out $end
$var reg 1 Q MemToReg_out $end
$var reg 1 P MemWrite_out $end
$var reg 1 O RegDst_out $end
$var reg 1 N RegWrite_out $end
$var reg 32 F" imm_out [31:0] $end
$var reg 32 G" link_out [31:0] $end
$var reg 32 H" next_pc_out [31:0] $end
$var reg 5 I" rd_out [4:0] $end
$var reg 32 J" regdata1_out [31:0] $end
$var reg 32 K" regdata2_out [31:0] $end
$var reg 5 L" rs_out [4:0] $end
$var reg 5 M" rt_out [4:0] $end
$upscope $end
$scope module IFID $end
$var wire 1 " clk $end
$var wire 1 ' flush $end
$var wire 32 N" next_pc_in [31:0] $end
$var wire 1 # reset $end
$var wire 1 0 stall $end
$var wire 32 O" instr_in [31:0] $end
$var reg 32 P" instr_out [31:0] $end
$var reg 32 Q" next_pc_out [31:0] $end
$upscope $end
$scope module MEMWB $end
$var wire 1 j Halt_in $end
$var wire 1 i JAL_in $end
$var wire 1 g MemToReg_in $end
$var wire 1 e RegWrite_in $end
$var wire 32 R" alu_result_in [31:0] $end
$var wire 1 " clk $end
$var wire 32 S" link_in [31:0] $end
$var wire 1 # reset $end
$var wire 5 T" write_reg_in [4:0] $end
$var wire 32 U" mem_read_in [31:0] $end
$var reg 1 < Halt_out $end
$var reg 1 ; JAL_out $end
$var reg 1 : MemToReg_out $end
$var reg 1 9 RegWrite_out $end
$var reg 32 V" alu_result_out [31:0] $end
$var reg 32 W" link_out [31:0] $end
$var reg 32 X" mem_read_out [31:0] $end
$var reg 5 Y" write_reg_out [4:0] $end
$upscope $end
$scope module alu_ex $end
$var wire 32 Z" A [31:0] $end
$var wire 4 [" ALU_Sel [3:0] $end
$var wire 32 \" B [31:0] $end
$var reg 32 ]" ALU_Out [31:0] $end
$upscope $end
$scope module data_mem $end
$var wire 32 ^" addr [31:0] $end
$var wire 1 " clk $end
$var wire 32 _" readData [31:0] $end
$var wire 32 `" writeData [31:0] $end
$var wire 1 f writeEnable $end
$var integer 32 a" i [31:0] $end
$upscope $end
$scope module prog_mem $end
$var wire 32 b" pc [31:0] $end
$var wire 32 c" instruction [31:0] $end
$var reg 32 d" instruction_reg [31:0] $end
$upscope $end
$scope module regFile $end
$var wire 1 " clk $end
$var wire 32 e" readData1 [31:0] $end
$var wire 32 f" readData2 [31:0] $end
$var wire 5 g" readReg1 [4:0] $end
$var wire 5 h" readReg2 [4:0] $end
$var wire 32 i" writeData [31:0] $end
$var wire 1 - writeEnable $end
$var wire 5 j" writeReg [4:0] $end
$var integer 32 k" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b100000000010000000000000000100 d"
b100000000010000000000000000100 c"
b110001 b"
b100000000 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b100000000010000000000000000100 O"
b110010 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
1<"
b110 ;"
b0 :"
19"
18"
07"
16"
05"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b110 $"
b0 #"
b0 ""
b110001 !"
b0 ~
b0 }
b110 |
1{
0z
0y
b0 x
b0 w
0v
0u
0t
1s
1r
b0 q
b0 p
b0 o
b0 n
b0 m
1l
b0 k
0j
0i
0h
0g
0f
0e
b0 d
b0 c
b0 b
b0 a
b0 `
0_
0^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b100000000010000000000000000100 @
0?
b0 >
b0 =
0<
0;
0:
09
b0 8
b0 7
b0 6
b0 5
b110010 4
b0 3
b0 2
b0 1
00
b0 /
b0 .
0-
b0 ,
1+
0*
0)
b110001 (
0'
b0 &
0%
0$
1#
1"
0!
$end
#5000
0"
#9000
0#
#10000
b100 A
b100 ="
b100 B
0+
b0 |
b0 $"
b0 ;"
0s
1{
1r
b100000000010010000000000000101 @
b100000000010010000000000000101 O"
b100000000010010000000000000101 c"
b100000000010010000000000000101 d"
1*
08"
b1000 4"
b10000000000000000100 >
b100 \
b1000 X
b1000 @"
b1000 h"
b100 ]
b100 ""
b1000 [
b1000 #"
b110011 4
b110011 N"
b110010 !"
b110010 b"
b110 W
b110 E"
b110 ["
1V
1O
1N
b110010 C
b110010 C"
b110010 D"
b110010 Q"
b100000000010000000000000000100 D
b100000000010000000000000000100 P"
1"
#15000
0"
#20000
b101 A
b101 ="
06"
b101 B
b0 |
b0 $"
b0 ;"
1{
1r
b1001 4"
b10010000000000000101 >
b101 \
b1001 X
b1001 @"
b1001 h"
b101 ]
b101 ""
0l
b100 m
b100 ("
b100 ]"
0*
b1000 E
b1000 %"
b100 o
b100 \"
b1000010010101000000100000 @
b1000010010101000000100000 O"
b1000010010101000000100000 c"
b1000010010101000000100000 d"
b110011 C
b110011 C"
b110011 D"
b110011 Q"
b100000000010010000000000000101 D
b100000000010010000000000000101 P"
b110010 L
b110010 '"
b110010 G"
b0 W
b0 E"
b0 ["
0O
08"
09"
17"
b1000 F
b1000 /"
b1000 :"
b1000 M"
b100 M
b100 F"
b110110 &
b110110 k
b110010 K
b110010 H"
1e
b110100 4
b110100 N"
b110011 !"
b110011 b"
1"
#25000
0"
#30000
b101000000100000 A
b101000000100000 ="
b101 m
b101 ("
b101 ]"
b101000000100000 B
1s
b0 |
b0 $"
b0 ;"
0{
1r
b1010010010101100000100010 @
b1010010010101100000100010 O"
b1010010010101100000100010 c"
b1010010010101100000100010 d"
1-
16"
b1001 E
b1001 %"
b101 o
b101 \"
b1000 3"
b1000010010101000000100000 >
b101000000100000 \
b1010 Z
b1010 >"
b1000 Y
b1000 ?"
b1000 g"
b100000 ]
b100000 ""
b0 [
b0 #"
b110101 4
b110101 N"
b110100 !"
b110100 b"
19
b110010 c
b110010 *"
b110010 S"
b1000 a
b1000 ,"
b1000 -"
b1000 T"
b100 d
b100 )"
b100 R"
b100 ^"
b110011 L
b110011 '"
b110011 G"
18"
b1001 F
b1001 /"
b1001 :"
b1001 M"
b101 M
b101 F"
b111000 &
b111000 k
b110011 K
b110011 H"
b110100 C
b110100 C"
b110100 D"
b110100 Q"
b1000010010101000000100000 D
b1000010010101000000100000 P"
1"
#35000
0"
#40000
b101100000100010 A
b101100000100010 ="
b1001 m
b1001 ("
b1001 ]"
b101100000100010 B
b1000 |
b1000 $"
b1000 ;"
1s
1r
b100 p
b100 Z"
b100 /
b100 i"
b1010 3"
b1010010010101100000100010 >
b101100000100010 \
b1011 Z
b1011 >"
b1010 Y
b1010 ?"
b1010 g"
b100010 ]
b100010 ""
b1010 E
b1010 %"
b101 n
b101 ~
b100 q
b100 }
b1000 .
b1000 j"
b10 w
b10 2"
b1 x
b1 1"
b100 `
b1011010100110000000100100 @
b1011010100110000000100100 O"
b1011010100110000000100100 c"
b1011010100110000000100100 d"
b110101 C
b110101 C"
b110101 D"
b110101 Q"
b1010010010101100000100010 D
b1010010010101100000100010 P"
b110100 L
b110100 '"
b110100 G"
0V
1O
b1010 J
b1010 I"
b1000 G
b1000 0"
b1000 L"
b101000000100000 M
b101000000100000 F"
b101000001010100 &
b101000001010100 k
b110100 K
b110100 H"
b110011 c
b110011 *"
b110011 S"
b1001 a
b1001 ,"
b1001 -"
b1001 T"
b101 d
b101 )"
b101 R"
b101 ^"
b110010 7
b110010 W"
b1000 5
b1000 ."
b1000 Y"
b100 8
b100 V"
b110110 4
b110110 N"
b110101 !"
b110101 b"
1"
#45000
0"
#50000
b110000000100100 A
b110000000100100 ="
b101 /
b101 i"
b101 o
b101 \"
b1001 p
b1001 Z"
06"
b110000000100100 B
b10 |
b10 $"
b10 ;"
1s
1r
b1100010000110100000100101 @
b1100010000110100000100101 O"
b1100010000110100000100101 c"
b1100010000110100000100101 d"
b1001 .
b1001 j"
b101 `
b101 n
b101 ~
b1001 q
b1001 }
b100 m
b100 ("
b100 ]"
b1011 E
b1011 %"
b1 w
b1 2"
b10 x
b10 1"
08"
b1010 4"
b1011 3"
b1011010100110000000100100 >
b110000000100100 \
b1100 Z
b1100 >"
b1010 X
b1010 @"
b1010 h"
b1011 Y
b1011 ?"
b1011 g"
b100100 ]
b100100 ""
b110111 4
b110111 N"
b110110 !"
b110110 b"
b110011 7
b110011 W"
b1001 5
b1001 ."
b1001 Y"
b101 8
b101 V"
b110100 c
b110100 *"
b110100 S"
b1010 a
b1010 ,"
b1010 -"
b1010 T"
b1001 d
b1001 )"
b1001 R"
b1001 ^"
b110101 L
b110101 '"
b110101 G"
b1000 W
b1000 E"
b1000 ["
b1011 J
b1011 I"
b1010 G
b1010 0"
b1010 L"
b101100000100010 M
b101100000100010 F"
b101100001010111 &
b101100001010111 k
b110101 K
b110101 H"
b110110 C
b110110 C"
b110110 D"
b110110 Q"
b1011010100110000000100100 D
b1011010100110000000100100 P"
1"
#55000
0"
#60000
b110100000100101 A
b110100000100101 ="
1l
b110100000100101 B
b11 |
b11 $"
b11 ;"
1s
1r
b1001 o
b1001 \"
b100 p
b100 Z"
b1001 /
b1001 i"
b1000 4"
b1100 3"
b1100010000110100000100101 >
b110100000100101 \
b1101 Z
b1101 >"
b100 2
b100 A"
b100 f"
b1000 X
b1000 @"
b1000 h"
b1100 Y
b1100 ?"
b1100 g"
b100101 ]
b100101 ""
b0 m
b0 ("
b0 ]"
b1100 E
b1100 %"
06"
b1001 n
b1001 ~
b100 q
b100 }
b1010 .
b1010 j"
b1 w
b1 2"
b10 x
b10 1"
b1001 `
b10101101000011010000000000000000 @
b10101101000011010000000000000000 O"
b10101101000011010000000000000000 c"
b10101101000011010000000000000000 d"
b110111 C
b110111 C"
b110111 D"
b110111 Q"
b1100010000110100000100101 D
b1100010000110100000100101 P"
b110110 L
b110110 '"
b110110 G"
b10 W
b10 E"
b10 ["
b1100 J
b1100 I"
08"
b1010 F
b1010 /"
b1010 :"
b1010 M"
b1011 G
b1011 0"
b1011 L"
b110000000100100 M
b110000000100100 F"
b110000001011010 &
b110000001011010 k
b110110 K
b110110 H"
b110101 c
b110101 *"
b110101 S"
b1011 a
b1011 ,"
b1011 -"
b1011 T"
b100 d
b100 )"
b100 R"
b100 ^"
b110100 7
b110100 W"
b1010 5
b1010 ."
b1010 Y"
b1001 8
b1001 V"
b111000 4
b111000 N"
b110111 !"
b110111 b"
1"
#65000
0"
#70000
b100 o
b100 \"
b0 A
b0 ="
0<"
1^
b100 /
b100 i"
b100 n
b100 ~
b0 p
b0 Z"
b0 B
1{
1t
b0 |
b0 $"
b0 ;"
0s
0r
b11111100000000000000000000000000 @
b11111100000000000000000000000000 O"
b11111100000000000000000000000000 c"
b11111100000000000000000000000000 d"
b1011 .
b1011 j"
b100 `
0l
b100 m
b100 ("
b100 ]"
b1101 E
b1101 %"
16"
b0 w
b0 2"
b10 x
b10 1"
b0 q
b0 }
b1101 4"
19"
b1000 3"
b1000011010000000000000000 >
b0 \
b0 Z
b0 >"
b0 2
b0 A"
b0 f"
b1101 X
b1101 @"
b1101 h"
b100 ,
b100 3
b100 B"
b100 e"
b1000 Y
b1000 ?"
b1000 g"
b0 ]
b0 ""
b101011 [
b101011 #"
b111001 4
b111001 N"
b111000 !"
b111000 b"
b110101 7
b110101 W"
b1011 5
b1011 ."
b1011 Y"
b100 8
b100 V"
b110110 c
b110110 *"
b110110 S"
b1100 a
b1100 ,"
b1100 -"
b1100 T"
b0 d
b0 )"
b0 R"
b0 ^"
b110111 L
b110111 '"
b110111 G"
b11 W
b11 E"
b11 ["
b1101 J
b1101 I"
08"
b1000 F
b1000 /"
b1000 :"
b1000 M"
b1100 G
b1100 0"
b1100 L"
b110100000100101 M
b110100000100101 F"
b100 H
b100 &"
b100 K"
b110100001011100 &
b110100001011100 k
b110111 K
b110111 H"
b111000 C
b111000 C"
b111000 D"
b111000 Q"
b10101101000011010000000000000000 D
b10101101000011010000000000000000 P"
1"
#75000
0"
#80000
06"
b1111 |
b1111 $"
b1111 ;"
0{
0t
b100 p
b100 Z"
b0 /
b0 i"
b0 4"
b0 3"
b0 >
1_
b0 X
b0 @"
b0 h"
b0 ,
b0 3
b0 B"
b0 e"
b0 Y
b0 ?"
b0 g"
b111111 [
b111111 #"
0l
b100 m
b100 ("
b100 ]"
b0 o
b0 \"
b100 q
b100 }
b1100 .
b1100 j"
b10 w
b10 2"
b0 x
b0 1"
b0 `
b111001 C
b111001 C"
b111001 D"
b111001 Q"
b11111100000000000000000000000000 D
b11111100000000000000000000000000 P"
b111000 L
b111000 '"
b111000 G"
b0 W
b0 E"
b0 ["
1V
0O
1P
0N
b0 J
b0 I"
08"
09"
b1101 F
b1101 /"
b1101 :"
b1101 M"
b1000 G
b1000 0"
b1000 L"
b0 M
b0 F"
b0 H
b0 &"
b0 K"
b100 I
b100 J"
b111000 &
b111000 k
b111000 K
b111000 H"
b110111 c
b110111 *"
b110111 S"
b1101 a
b1101 ,"
b1101 -"
b1101 T"
b100 b
b100 +"
b100 `"
b100 d
b100 )"
b100 R"
b100 ^"
b110110 7
b110110 W"
b1100 5
b1100 ."
b1100 Y"
b0 8
b0 V"
1"
#85000
0"
#90000
b100 /
b100 i"
b0 n
b0 ~
b0 p
b0 Z"
b1101 .
b1101 j"
b100 `
1l
b0 m
b0 ("
b0 ]"
b0 o
b0 \"
16"
b0 E
b0 %"
b0 w
b0 2"
b0 q
b0 }
b110111 7
b110111 W"
b1101 5
b1101 ."
b1101 Y"
b100 8
b100 V"
b111000 c
b111000 *"
b111000 S"
1f
0e
b0 b
b0 +"
b0 `"
b111001 L
b111001 '"
b111001 G"
1T
b1111 W
b1111 E"
b1111 ["
0V
0P
18"
19"
07"
b0 F
b0 /"
b0 :"
b0 M"
b0 G
b0 0"
b0 L"
b0 I
b0 J"
b111001 &
b111001 k
b111001 K
b111001 H"
1"
#95000
0"
#100000
0-
b111001 c
b111001 *"
b111001 S"
1j
0f
b0 a
b0 ,"
b0 -"
b0 T"
b0 d
b0 )"
b0 R"
b0 ^"
b111000 7
b111000 W"
09
1"
#105000
0"
#110000
b0 /
b0 i"
b0 .
b0 j"
b0 `
b111001 7
b111001 W"
1!
1<
b0 5
b0 ."
b0 Y"
b0 8
b0 V"
1"
#115000
0"
#120000
1"
#121000
