# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_ECE3710_RegFile_and_ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 10:14:19 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:19 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 10:14:20 on Oct 29,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 10:14:20 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 10:14:20 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 10:14:20 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(253): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(281): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(285): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(297): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(324): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(352): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(356): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(368): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# 
# Top level modules:
# 	FSM
# End time: 10:14:20 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710/Project {C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 10:14:20 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:58 on Oct 29,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 10:14:58 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:06 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(253): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(281): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(285): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(297): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(324): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(352): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(356): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(368): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# 
# Top level modules:
# 	FSM
# End time: 10:15:06 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
vsim work.Everything
# vsim work.Everything 
# Start time: 10:15:07 on Oct 29,2019
# Loading work.Everything
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.RegisterFile
# Loading work.Decoder
# Loading work.ALUControl
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(10): [PCDPC] - Port size (4) does not match connection size (5) for port 'psr'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/fsm File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(10): [PCDPC] - Port size (4) does not match connection size (16) for port 'registerWriteAddress'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/fsm File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(10): [PCDPC] - Port size (1) does not match connection size (16) for port 'irReadEnable'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/fsm File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(33): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/immediateTypeMux File: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(33): [PCDPC] - Port size (16) does not match connection size (32) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/immediateTypeMux File: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(46)
#    Time: 30 ps  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 46
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710/Project} {C:/Users/kenne/Documents/ECE 3710/Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:26 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710/Project" C:/Users/kenne/Documents/ECE 3710/Project/FSM.v 
# -- Compiling module FSM
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(252): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(280): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(284): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(296): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(323): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(351): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(355): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# ** Warning: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(367): (vlog-2576) [BSOB] - Bit-select into 'psr' is out of bounds.
# 
# Top level modules:
# 	FSM
# End time: 10:16:26 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
vlog -work work {C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:28 on Oct 29,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt 
# -- Compiling module Everything
# 
# Top level modules:
# 	Everything
# End time: 10:16:28 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Everything
# End time: 10:16:30 on Oct 29,2019, Elapsed time: 0:01:23
# Errors: 0, Warnings: 13
# vsim work.Everything 
# Start time: 10:16:30 on Oct 29,2019
# Loading work.Everything
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.mux2to1
# Loading work.BlockRam
# Loading work.RegisterFile
# Loading work.Decoder
# Loading work.ALUControl
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALU
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(10): [PCDPC] - Port size (4) does not match connection size (5) for port 'psr'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/fsm File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(10): [PCDPC] - Port size (4) does not match connection size (16) for port 'registerWriteAddress'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/fsm File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(10): [PCDPC] - Port size (1) does not match connection size (16) for port 'irReadEnable'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/fsm File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(33): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/immediateTypeMux File: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(33): [PCDPC] - Port size (16) does not match connection size (32) for port 'in4'. The port definition is at: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Everything/immediateTypeMux File: C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt(46)
#    Time: 30 ps  Iteration: 0  Instance: /Everything
# Break in Module Everything at C:/Users/kenne/Documents/ECE 3710/Project/simulation/modelsim/Everything_tb.vt line 46
