<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4543" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4543{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4543{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4543{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4543{left:190px;bottom:998px;letter-spacing:-0.18px;}
#t5_4543{left:425px;bottom:998px;letter-spacing:-0.12px;}
#t6_4543{left:425px;bottom:976px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t7_4543{left:425px;bottom:959px;letter-spacing:-0.12px;}
#t8_4543{left:425px;bottom:938px;letter-spacing:-0.11px;}
#t9_4543{left:425px;bottom:921px;letter-spacing:-0.11px;}
#ta_4543{left:425px;bottom:904px;letter-spacing:-0.12px;}
#tb_4543{left:425px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4543{left:425px;bottom:866px;letter-spacing:-0.11px;}
#td_4543{left:425px;bottom:849px;letter-spacing:-0.12px;}
#te_4543{left:425px;bottom:833px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#tf_4543{left:425px;bottom:816px;letter-spacing:-0.1px;}
#tg_4543{left:425px;bottom:799px;letter-spacing:-0.12px;}
#th_4543{left:425px;bottom:778px;letter-spacing:-0.1px;word-spacing:-0.56px;}
#ti_4543{left:425px;bottom:761px;letter-spacing:-0.11px;}
#tj_4543{left:425px;bottom:744px;letter-spacing:-0.12px;}
#tk_4543{left:425px;bottom:727px;letter-spacing:-0.12px;}
#tl_4543{left:425px;bottom:706px;letter-spacing:-0.12px;}
#tm_4543{left:425px;bottom:689px;letter-spacing:-0.11px;}
#tn_4543{left:425px;bottom:672px;letter-spacing:-0.11px;}
#to_4543{left:690px;bottom:998px;letter-spacing:-0.14px;}
#tp_4543{left:190px;bottom:648px;letter-spacing:-0.21px;}
#tq_4543{left:425px;bottom:648px;letter-spacing:-0.13px;}
#tr_4543{left:425px;bottom:626px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_4543{left:425px;bottom:609px;letter-spacing:-0.11px;}
#tt_4543{left:425px;bottom:593px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_4543{left:425px;bottom:576px;letter-spacing:-0.1px;}
#tv_4543{left:690px;bottom:648px;letter-spacing:-0.12px;}
#tw_4543{left:190px;bottom:551px;letter-spacing:-0.14px;}
#tx_4543{left:425px;bottom:551px;letter-spacing:-0.14px;}
#ty_4543{left:190px;bottom:527px;letter-spacing:-0.18px;}
#tz_4543{left:425px;bottom:527px;letter-spacing:-0.12px;}
#t10_4543{left:425px;bottom:506px;letter-spacing:-0.11px;}
#t11_4543{left:425px;bottom:489px;letter-spacing:-0.11px;}
#t12_4543{left:425px;bottom:472px;letter-spacing:-0.11px;}
#t13_4543{left:425px;bottom:455px;letter-spacing:-0.13px;}
#t14_4543{left:425px;bottom:434px;letter-spacing:-0.11px;}
#t15_4543{left:425px;bottom:417px;letter-spacing:-0.1px;}
#t16_4543{left:425px;bottom:400px;letter-spacing:-0.11px;}
#t17_4543{left:425px;bottom:383px;letter-spacing:-0.12px;}
#t18_4543{left:425px;bottom:362px;letter-spacing:-0.1px;word-spacing:-0.17px;}
#t19_4543{left:425px;bottom:345px;letter-spacing:-0.1px;}
#t1a_4543{left:425px;bottom:328px;letter-spacing:-0.11px;}
#t1b_4543{left:425px;bottom:312px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1c_4543{left:425px;bottom:295px;letter-spacing:-0.12px;}
#t1d_4543{left:690px;bottom:527px;letter-spacing:-0.03px;}
#t1e_4543{left:690px;bottom:510px;letter-spacing:-0.13px;}
#t1f_4543{left:690px;bottom:493px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t1g_4543{left:190px;bottom:270px;letter-spacing:-0.14px;}
#t1h_4543{left:425px;bottom:270px;letter-spacing:-0.14px;}
#t1i_4543{left:79px;bottom:246px;letter-spacing:-0.16px;}
#t1j_4543{left:141px;bottom:246px;letter-spacing:-0.18px;}
#t1k_4543{left:190px;bottom:246px;letter-spacing:-0.14px;}
#t1l_4543{left:425px;bottom:246px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_4543{left:690px;bottom:246px;letter-spacing:-0.12px;}
#t1n_4543{left:190px;bottom:221px;letter-spacing:-0.09px;}
#t1o_4543{left:425px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4543{left:425px;bottom:200px;letter-spacing:-0.11px;}
#t1q_4543{left:425px;bottom:183px;letter-spacing:-0.12px;}
#t1r_4543{left:425px;bottom:162px;letter-spacing:-0.11px;}
#t1s_4543{left:425px;bottom:145px;letter-spacing:-0.11px;}
#t1t_4543{left:190px;bottom:121px;letter-spacing:-0.14px;}
#t1u_4543{left:425px;bottom:121px;letter-spacing:-0.14px;}
#t1v_4543{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1w_4543{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1x_4543{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1y_4543{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1z_4543{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t20_4543{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t21_4543{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t22_4543{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t23_4543{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t24_4543{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4543{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4543{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4543{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4543{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4543{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4543" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4543Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4543" style="-webkit-user-select: none;"><object width="935" height="1210" data="4543/4543.svg" type="image/svg+xml" id="pdf4543" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4543" class="t s1_4543">Vol. 4 </span><span id="t2_4543" class="t s1_4543">2-21 </span>
<span id="t3_4543" class="t s2_4543">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4543" class="t s3_4543">22 </span><span id="t5_4543" class="t s3_4543">Limit CPUID Maxval (R/W) </span>
<span id="t6_4543" class="t s3_4543">When this bit is set to 1, CPUID.00H returns </span>
<span id="t7_4543" class="t s3_4543">a maximum value in EAX[7:0] of 2. </span>
<span id="t8_4543" class="t s3_4543">BIOS should contain a setup question that </span>
<span id="t9_4543" class="t s3_4543">allows users to specify when the installed </span>
<span id="ta_4543" class="t s3_4543">OS does not support CPUID functions </span>
<span id="tb_4543" class="t s3_4543">greater than 2. </span>
<span id="tc_4543" class="t s3_4543">Before setting this bit, BIOS must execute </span>
<span id="td_4543" class="t s3_4543">the CPUID.0H and examine the maximum </span>
<span id="te_4543" class="t s3_4543">value returned in EAX[7:0]. If the maximum </span>
<span id="tf_4543" class="t s3_4543">value is greater than 2, this bit is </span>
<span id="tg_4543" class="t s3_4543">supported. </span>
<span id="th_4543" class="t s3_4543">Otherwise, this bit is not supported. Setting </span>
<span id="ti_4543" class="t s3_4543">this bit when the maximum value is not </span>
<span id="tj_4543" class="t s3_4543">greater than 2 may generate a #GP </span>
<span id="tk_4543" class="t s3_4543">exception. </span>
<span id="tl_4543" class="t s3_4543">Setting this bit may cause unexpected </span>
<span id="tm_4543" class="t s3_4543">behavior in software that depends on the </span>
<span id="tn_4543" class="t s3_4543">availability of CPUID leaves greater than 2. </span>
<span id="to_4543" class="t s3_4543">0F_03H </span>
<span id="tp_4543" class="t s3_4543">23 </span><span id="tq_4543" class="t s3_4543">xTPR Message Disable (R/W) </span>
<span id="tr_4543" class="t s3_4543">When set to 1, xTPR messages are </span>
<span id="ts_4543" class="t s3_4543">disabled. xTPR messages are optional </span>
<span id="tt_4543" class="t s3_4543">messages that allow the processor to </span>
<span id="tu_4543" class="t s3_4543">inform the chipset of its priority. </span>
<span id="tv_4543" class="t s3_4543">If CPUID.01H:ECX[14] = 1 </span>
<span id="tw_4543" class="t s3_4543">33:24 </span><span id="tx_4543" class="t s3_4543">Reserved </span>
<span id="ty_4543" class="t s3_4543">34 </span><span id="tz_4543" class="t s3_4543">XD Bit Disable (R/W) </span>
<span id="t10_4543" class="t s3_4543">When set to 1, the Execute Disable Bit </span>
<span id="t11_4543" class="t s3_4543">feature (XD Bit) is disabled and the XD Bit </span>
<span id="t12_4543" class="t s3_4543">extended feature flag will be clear </span>
<span id="t13_4543" class="t s3_4543">(CPUID.80000001H: EDX[20]=0). </span>
<span id="t14_4543" class="t s3_4543">When set to a 0 (default), the Execute </span>
<span id="t15_4543" class="t s3_4543">Disable Bit feature (if available) allows the </span>
<span id="t16_4543" class="t s3_4543">OS to enable PAE paging and take </span>
<span id="t17_4543" class="t s3_4543">advantage of data only pages. </span>
<span id="t18_4543" class="t s3_4543">BIOS must not alter the contents of this bit </span>
<span id="t19_4543" class="t s3_4543">location, if XD bit is not supported. Writing </span>
<span id="t1a_4543" class="t s3_4543">this bit to 1 when the XD Bit extended </span>
<span id="t1b_4543" class="t s3_4543">feature flag is set to 0 may generate a #GP </span>
<span id="t1c_4543" class="t s3_4543">exception. </span>
<span id="t1d_4543" class="t s3_4543">If </span>
<span id="t1e_4543" class="t s3_4543">CPUID.80000001H:EDX[20 </span>
<span id="t1f_4543" class="t s3_4543">] = 1 </span>
<span id="t1g_4543" class="t s3_4543">63:35 </span><span id="t1h_4543" class="t s3_4543">Reserved </span>
<span id="t1i_4543" class="t s3_4543">1B0H </span><span id="t1j_4543" class="t s3_4543">432 </span><span id="t1k_4543" class="t s3_4543">IA32_ENERGY_PERF_BIAS </span><span id="t1l_4543" class="t s3_4543">Performance Energy Bias Hint (R/W) </span><span id="t1m_4543" class="t s3_4543">If CPUID.6H:ECX[3] = 1 </span>
<span id="t1n_4543" class="t s3_4543">3:0 </span><span id="t1o_4543" class="t s3_4543">Power Policy Preference: </span>
<span id="t1p_4543" class="t s3_4543">0 indicates preference to highest </span>
<span id="t1q_4543" class="t s3_4543">performance. </span>
<span id="t1r_4543" class="t s3_4543">15 indicates preference to maximize </span>
<span id="t1s_4543" class="t s3_4543">energy saving. </span>
<span id="t1t_4543" class="t s3_4543">63:4 </span><span id="t1u_4543" class="t s3_4543">Reserved </span>
<span id="t1v_4543" class="t s4_4543">Table 2-2. </span><span id="t1w_4543" class="t s4_4543">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1x_4543" class="t s5_4543">Register </span>
<span id="t1y_4543" class="t s5_4543">Address </span>
<span id="t1z_4543" class="t s5_4543">Architectural MSR Name / Bit Fields </span>
<span id="t20_4543" class="t s5_4543">(Former MSR Name) </span><span id="t21_4543" class="t s5_4543">MSR/Bit Description </span><span id="t22_4543" class="t s5_4543">Comment </span>
<span id="t23_4543" class="t s5_4543">Hex </span><span id="t24_4543" class="t s5_4543">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
