# RV32
this is an RTL design for a RV32I core written entirely in verilog HDL.

It implements the 37 base instructions mentioned in the spec and not the FENCE ECALL EBREAK

incase of any advice do open an issue
