# SPI_Slave_24bit_Verilog
SPI slave protocol verilog. 
1. Clock:
  - Sử dụng clock 10mhz.
2. Timing Diagram:
  - Register Write Timing Diagram.
    <img width="1425" height="466" alt="image" src="https://github.com/user-attachments/assets/2e4014f9-7d69-429a-add1-c733f6ffc1e7" />

  - Register Read Timing Diagram.
   <img width="1334" height="561" alt="image" src="https://github.com/user-attachments/assets/8f2022f4-2080-49de-ae90-6ea2913ed7d7" />
3. Mode:
CPOL=1 CPHA = 1
