

================================================================
== Vitis HLS Report for 'sr_fft_Pipeline_VITIS_LOOP_329_2'
================================================================
* Date:           Sun Aug 31 16:41:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_2  |      128|      128|         3|          2|          2|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     84|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|    242|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U610  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    |mux_83_32_1_1_U611  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  84|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_441_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln329_fu_435_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    7|         14|
    |i_fu_118                     |   9|          2|    7|         14|
    |output_0_we0                 |   9|          2|    8|         16|
    |output_1_we0                 |   9|          2|    8|         16|
    |output_2_we0                 |   9|          2|    8|         16|
    |output_3_we0                 |   9|          2|    8|         16|
    |output_4_we0                 |   9|          2|    8|         16|
    |output_5_we0                 |   9|          2|    8|         16|
    |output_6_we0                 |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 131|         29|   75|        151|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln329_reg_554            |  7|   0|    7|          0|
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_118                     |  7|   0|    7|          0|
    |icmp_ln329_reg_550           |  1|   0|    1|          0|
    |trunc_ln3_reg_651            |  3|   0|    3|          0|
    |zext_ln331_reg_559           |  3|   0|   64|         61|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 26|   0|   87|         61|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|output_0_address0  |  out|    3|   ap_memory|                          output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|                          output_0|         array|
|output_0_we0       |  out|    8|   ap_memory|                          output_0|         array|
|output_0_d0        |  out|   64|   ap_memory|                          output_0|         array|
|output_7_address0  |  out|    3|   ap_memory|                          output_7|         array|
|output_7_ce0       |  out|    1|   ap_memory|                          output_7|         array|
|output_7_we0       |  out|    1|   ap_memory|                          output_7|         array|
|output_7_d0        |  out|   64|   ap_memory|                          output_7|         array|
|output_6_address0  |  out|    3|   ap_memory|                          output_6|         array|
|output_6_ce0       |  out|    1|   ap_memory|                          output_6|         array|
|output_6_we0       |  out|    8|   ap_memory|                          output_6|         array|
|output_6_d0        |  out|   64|   ap_memory|                          output_6|         array|
|output_5_address0  |  out|    3|   ap_memory|                          output_5|         array|
|output_5_ce0       |  out|    1|   ap_memory|                          output_5|         array|
|output_5_we0       |  out|    8|   ap_memory|                          output_5|         array|
|output_5_d0        |  out|   64|   ap_memory|                          output_5|         array|
|output_4_address0  |  out|    3|   ap_memory|                          output_4|         array|
|output_4_ce0       |  out|    1|   ap_memory|                          output_4|         array|
|output_4_we0       |  out|    8|   ap_memory|                          output_4|         array|
|output_4_d0        |  out|   64|   ap_memory|                          output_4|         array|
|output_3_address0  |  out|    3|   ap_memory|                          output_3|         array|
|output_3_ce0       |  out|    1|   ap_memory|                          output_3|         array|
|output_3_we0       |  out|    8|   ap_memory|                          output_3|         array|
|output_3_d0        |  out|   64|   ap_memory|                          output_3|         array|
|output_2_address0  |  out|    3|   ap_memory|                          output_2|         array|
|output_2_ce0       |  out|    1|   ap_memory|                          output_2|         array|
|output_2_we0       |  out|    8|   ap_memory|                          output_2|         array|
|output_2_d0        |  out|   64|   ap_memory|                          output_2|         array|
|output_1_address0  |  out|    3|   ap_memory|                          output_1|         array|
|output_1_ce0       |  out|    1|   ap_memory|                          output_1|         array|
|output_1_we0       |  out|    8|   ap_memory|                          output_1|         array|
|output_1_d0        |  out|   64|   ap_memory|                          output_1|         array|
|X_real_0_address0  |  out|    3|   ap_memory|                          X_real_0|         array|
|X_real_0_ce0       |  out|    1|   ap_memory|                          X_real_0|         array|
|X_real_0_q0        |   in|   32|   ap_memory|                          X_real_0|         array|
|X_real_1_address0  |  out|    3|   ap_memory|                          X_real_1|         array|
|X_real_1_ce0       |  out|    1|   ap_memory|                          X_real_1|         array|
|X_real_1_q0        |   in|   32|   ap_memory|                          X_real_1|         array|
|X_real_2_address0  |  out|    3|   ap_memory|                          X_real_2|         array|
|X_real_2_ce0       |  out|    1|   ap_memory|                          X_real_2|         array|
|X_real_2_q0        |   in|   32|   ap_memory|                          X_real_2|         array|
|X_real_3_address0  |  out|    3|   ap_memory|                          X_real_3|         array|
|X_real_3_ce0       |  out|    1|   ap_memory|                          X_real_3|         array|
|X_real_3_q0        |   in|   32|   ap_memory|                          X_real_3|         array|
|X_real_4_address0  |  out|    3|   ap_memory|                          X_real_4|         array|
|X_real_4_ce0       |  out|    1|   ap_memory|                          X_real_4|         array|
|X_real_4_q0        |   in|   32|   ap_memory|                          X_real_4|         array|
|X_real_5_address0  |  out|    3|   ap_memory|                          X_real_5|         array|
|X_real_5_ce0       |  out|    1|   ap_memory|                          X_real_5|         array|
|X_real_5_q0        |   in|   32|   ap_memory|                          X_real_5|         array|
|X_real_6_address0  |  out|    3|   ap_memory|                          X_real_6|         array|
|X_real_6_ce0       |  out|    1|   ap_memory|                          X_real_6|         array|
|X_real_6_q0        |   in|   32|   ap_memory|                          X_real_6|         array|
|X_real_7_address0  |  out|    3|   ap_memory|                          X_real_7|         array|
|X_real_7_ce0       |  out|    1|   ap_memory|                          X_real_7|         array|
|X_real_7_q0        |   in|   32|   ap_memory|                          X_real_7|         array|
|X_imag_0_address0  |  out|    3|   ap_memory|                          X_imag_0|         array|
|X_imag_0_ce0       |  out|    1|   ap_memory|                          X_imag_0|         array|
|X_imag_0_q0        |   in|   32|   ap_memory|                          X_imag_0|         array|
|X_imag_1_address0  |  out|    3|   ap_memory|                          X_imag_1|         array|
|X_imag_1_ce0       |  out|    1|   ap_memory|                          X_imag_1|         array|
|X_imag_1_q0        |   in|   32|   ap_memory|                          X_imag_1|         array|
|X_imag_2_address0  |  out|    3|   ap_memory|                          X_imag_2|         array|
|X_imag_2_ce0       |  out|    1|   ap_memory|                          X_imag_2|         array|
|X_imag_2_q0        |   in|   32|   ap_memory|                          X_imag_2|         array|
|X_imag_3_address0  |  out|    3|   ap_memory|                          X_imag_3|         array|
|X_imag_3_ce0       |  out|    1|   ap_memory|                          X_imag_3|         array|
|X_imag_3_q0        |   in|   32|   ap_memory|                          X_imag_3|         array|
|X_imag_4_address0  |  out|    3|   ap_memory|                          X_imag_4|         array|
|X_imag_4_ce0       |  out|    1|   ap_memory|                          X_imag_4|         array|
|X_imag_4_q0        |   in|   32|   ap_memory|                          X_imag_4|         array|
|X_imag_5_address0  |  out|    3|   ap_memory|                          X_imag_5|         array|
|X_imag_5_ce0       |  out|    1|   ap_memory|                          X_imag_5|         array|
|X_imag_5_q0        |   in|   32|   ap_memory|                          X_imag_5|         array|
|X_imag_6_address0  |  out|    3|   ap_memory|                          X_imag_6|         array|
|X_imag_6_ce0       |  out|    1|   ap_memory|                          X_imag_6|         array|
|X_imag_6_q0        |   in|   32|   ap_memory|                          X_imag_6|         array|
|X_imag_7_address0  |  out|    3|   ap_memory|                          X_imag_7|         array|
|X_imag_7_ce0       |  out|    1|   ap_memory|                          X_imag_7|         array|
|X_imag_7_q0        |   in|   32|   ap_memory|                          X_imag_7|         array|
+-------------------+-----+-----+------------+----------------------------------+--------------+

