--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/eva/programje/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -o red_pitaya_top.twr -v 30 -l 30 red_pitaya_top_routed.ncd
red_pitaya_top.pcf

Design file:              red_pitaya_top_routed.ncd
Physical constraint file: red_pitaya_top.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43552 paths analyzed, 1760 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.978ns.
--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_asg/i_bridge/addr_o_2 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (1.506 - 1.641)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_asg/i_bridge/addr_o_2 to i_ps/i_gp0_slave/axi_rdata_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y75.DQ      Tcko                  0.456   addr_o_2_1
                                                       i_asg/i_bridge/addr_o_2
    SLICE_X29Y92.D2      net (fanout=49)       1.887   addr_o_2_1
    SLICE_X29Y92.D       Tilo                  0.124   set_a_dc_11
                                                       ps_sys_rdata<14>3
    SLICE_X29Y92.C5      net (fanout=1)        0.263   ps_sys_rdata<14>3
    SLICE_X29Y92.C       Tilo                  0.124   set_a_dc_11
                                                       ps_sys_rdata<14>4
    SLICE_X21Y74.B1      net (fanout=1)        1.724   ps_sys_rdata<14>4
    SLICE_X21Y74.B       Tilo                  0.124   i_asg/addr[16]
                                                       ps_sys_rdata<14>5
    SLICE_X20Y65.A2      net (fanout=1)        1.151   ps_sys_rdata<14>5
    SLICE_X20Y65.A       Tilo                  0.124   ps_sys_rdata<5>36
                                                       ps_sys_rdata<14>8
    SLICE_X12Y43.A1      net (fanout=1)        1.784   ps_sys_rdata<14>8
    SLICE_X12Y43.CLK     Tas                   0.047   i_ps/gp0_maxi_rdata[14]
                                                       ps_sys_rdata<14>22
                                                       i_ps/i_gp0_slave/axi_rdata_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (0.999ns logic, 6.809ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 8)
  Clock Path Skew:      -0.162ns (1.500 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X15Y54.B4      net (fanout=79)       1.004   rd_do
    SLICE_X15Y54.B       Tilo                  0.124   rd_araddr_17
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o41
    SLICE_X15Y54.A2      net (fanout=11)       1.318   ps_sys_addr[12]
    SLICE_X15Y54.A       Tilo                  0.124   rd_araddr_17
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B5      net (fanout=1)        0.420   i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B       Tilo                  0.124   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>13
    SLICE_X14Y53.A4      net (fanout=16)       0.482   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
    SLICE_X14Y53.A       Tilo                  0.124   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>21
    SLICE_X15Y50.C2      net (fanout=14)       1.041   sys_addr_i[19]_GND_59_o_equal_24_o<19>2
    SLICE_X15Y50.C       Tilo                  0.124   dna_value_19
                                                       ps_sys_rdata<4>19
    SLICE_X15Y50.D1      net (fanout=1)        0.879   ps_sys_rdata<4>19
    SLICE_X15Y50.D       Tilo                  0.124   dna_value_19
                                                       ps_sys_rdata<4>21
    SLICE_X15Y43.B6      net (fanout=1)        0.669   ps_sys_rdata<4>21
    SLICE_X15Y43.B       Tilo                  0.124   i_ps/gp0_maxi_rdata[28]
                                                       ps_sys_rdata<4>22
    SLICE_X15Y43.A6      net (fanout=1)        0.483   ps_sys_rdata<4>22
    SLICE_X15Y43.CLK     Tas                   0.095   i_ps/gp0_maxi_rdata[28]
                                                       ps_sys_rdata<4>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_4
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.481ns logic, 6.296ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.166ns (1.496 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X15Y54.B4      net (fanout=79)       1.004   rd_do
    SLICE_X15Y54.B       Tilo                  0.124   rd_araddr_17
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o41
    SLICE_X15Y54.A2      net (fanout=11)       1.318   ps_sys_addr[12]
    SLICE_X15Y54.A       Tilo                  0.124   rd_araddr_17
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B5      net (fanout=1)        0.420   i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B       Tilo                  0.124   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>13
    SLICE_X14Y53.A4      net (fanout=16)       0.482   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
    SLICE_X14Y53.A       Tilo                  0.124   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>21
    SLICE_X12Y48.D4      net (fanout=14)       1.015   sys_addr_i[19]_GND_59_o_equal_24_o<19>2
    SLICE_X12Y48.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[31]
                                                       ps_sys_rdata<1>35
    SLICE_X12Y48.C2      net (fanout=1)        0.844   ps_sys_rdata<1>35
    SLICE_X12Y48.C       Tilo                  0.124   i_ps/gp0_maxi_rdata[31]
                                                       ps_sys_rdata<1>37
    SLICE_X14Y37.C2      net (fanout=1)        1.333   ps_sys_rdata<1>37
    SLICE_X14Y37.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[1]
                                                       ps_sys_rdata<1>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.355ns logic, 6.416ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_asg/i_bridge/addr_o_4 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (1.506 - 1.646)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_asg/i_bridge/addr_o_4 to i_ps/i_gp0_slave/axi_rdata_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y68.AQ      Tcko                  0.518   addr_o_4_2
                                                       i_asg/i_bridge/addr_o_4
    SLICE_X29Y92.C1      net (fanout=103)      2.148   addr_o_4_2
    SLICE_X29Y92.C       Tilo                  0.124   set_a_dc_11
                                                       ps_sys_rdata<14>4
    SLICE_X21Y74.B1      net (fanout=1)        1.724   ps_sys_rdata<14>4
    SLICE_X21Y74.B       Tilo                  0.124   i_asg/addr[16]
                                                       ps_sys_rdata<14>5
    SLICE_X20Y65.A2      net (fanout=1)        1.151   ps_sys_rdata<14>5
    SLICE_X20Y65.A       Tilo                  0.124   ps_sys_rdata<5>36
                                                       ps_sys_rdata<14>8
    SLICE_X12Y43.A1      net (fanout=1)        1.784   ps_sys_rdata<14>8
    SLICE_X12Y43.CLK     Tas                   0.047   i_ps/gp0_maxi_rdata[14]
                                                       ps_sys_rdata<14>22
                                                       i_ps/i_gp0_slave/axi_rdata_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (0.937ns logic, 6.807ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_araddr_13 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.158ns (1.506 - 1.664)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_araddr_13 to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.DQ      Tcko                  0.456   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_ps/i_gp0_slave/rd_araddr_13
    SLICE_X14Y56.C3      net (fanout=1)        1.069   i_ps/i_gp0_slave/rd_araddr[13]
    SLICE_X14Y56.C       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o51
    SLICE_X14Y56.B2      net (fanout=11)       1.182   ps_sys_addr[13]
    SLICE_X14Y56.B       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_hk/_n0186<19>1
    SLICE_X15Y55.A6      net (fanout=1)        0.304   i_hk/_n0186[19]
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.C       Tilo                  0.124   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1021
    SLICE_X15Y47.B1      net (fanout=17)       1.364   Mmux_sys_rdata_o102
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (1.293ns logic, 6.401ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_bridge/addr_o_3 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.144ns (1.360 - 1.504)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_bridge/addr_o_3 to i_ps/i_gp0_slave/axi_rdata_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.456   addr_o_3_0
                                                       i_pid/i_bridge/addr_o_3
    SLICE_X33Y43.C5      net (fanout=79)       1.749   addr_o_3_0
    SLICE_X33Y43.C       Tilo                  0.124   set_11_kd_11
                                                       ps_sys_rdata<11>26
    SLICE_X33Y43.B6      net (fanout=1)        0.151   ps_sys_rdata<11>26
    SLICE_X33Y43.B       Tilo                  0.124   set_11_kd_11
                                                       ps_sys_rdata<11>27
    SLICE_X22Y33.A1      net (fanout=1)        1.485   ps_sys_rdata<11>27
    SLICE_X22Y33.A       Tilo                  0.124   ps_sys_rdata<11>25
                                                       ps_sys_rdata<11>28
    SLICE_X14Y52.B5      net (fanout=1)        1.215   ps_sys_rdata<11>28
    SLICE_X14Y52.B       Tilo                  0.124   ps_sys_rdata<11>31
                                                       ps_sys_rdata<11>31
    SLICE_X15Y38.D2      net (fanout=1)        1.673   ps_sys_rdata<11>31
    SLICE_X15Y38.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>32
    SLICE_X15Y38.C5      net (fanout=1)        0.263   ps_sys_rdata<11>32
    SLICE_X15Y38.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (1.169ns logic, 6.536ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_bridge/addr_o_2 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.777 - 0.824)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_bridge/addr_o_2 to i_ps/i_gp0_slave/axi_rdata_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.456   addr_o_2_0
                                                       i_pid/i_bridge/addr_o_2
    SLICE_X28Y14.A2      net (fanout=75)       1.886   addr_o_2_0
    SLICE_X28Y14.A       Tilo                  0.124   ps_sys_rdata<9>22
                                                       ps_sys_rdata<11>22
    SLICE_X22Y33.A2      net (fanout=1)        1.701   ps_sys_rdata<11>22
    SLICE_X22Y33.A       Tilo                  0.124   ps_sys_rdata<11>25
                                                       ps_sys_rdata<11>28
    SLICE_X14Y52.B5      net (fanout=1)        1.215   ps_sys_rdata<11>28
    SLICE_X14Y52.B       Tilo                  0.124   ps_sys_rdata<11>31
                                                       ps_sys_rdata<11>31
    SLICE_X15Y38.D2      net (fanout=1)        1.673   ps_sys_rdata<11>31
    SLICE_X15Y38.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>32
    SLICE_X15Y38.C5      net (fanout=1)        0.263   ps_sys_rdata<11>32
    SLICE_X15Y38.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (1.045ns logic, 6.738ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.768ns (Levels of Logic = 8)
  Clock Path Skew:      -0.050ns (0.777 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y33.A5      net (fanout=11)       0.761   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y33.A       Tilo                  0.124   set_b_axi_trig_18
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>11
    SLICE_X13Y31.B5      net (fanout=21)       0.731   addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X13Y31.B       Tilo                  0.124   set_b_axi_dly_7
                                                       i_scope/addr[19]_GND_15_o_equal_326_o<19>1
    SLICE_X12Y30.B4      net (fanout=19)       1.183   addr[19]_GND_15_o_equal_326_o
    SLICE_X12Y30.B       Tilo                  0.124   set_b_axi_stop_3
                                                       ps_sys_rdata<11>17
    SLICE_X17Y35.B4      net (fanout=1)        0.910   ps_sys_rdata<11>17
    SLICE_X17Y35.B       Tilo                  0.124   ps_sys_rdata<8>13
                                                       ps_sys_rdata<11>21
    SLICE_X15Y38.D3      net (fanout=1)        0.820   ps_sys_rdata<11>21
    SLICE_X15Y38.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>32
    SLICE_X15Y38.C5      net (fanout=1)        0.263   ps_sys_rdata<11>32
    SLICE_X15Y38.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (1.479ns logic, 6.289ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.780 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y33.A5      net (fanout=11)       0.761   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y33.A       Tilo                  0.124   set_b_axi_trig_18
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>11
    SLICE_X16Y32.C3      net (fanout=21)       0.697   addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X16Y32.CMUX    Tilo                  0.360   set_b_axi_start_19
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X17Y30.D1      net (fanout=33)       1.129   addr[19]_GND_15_o_equal_319_o
    SLICE_X17Y30.D       Tilo                  0.124   adc_wp_cur_7
                                                       ps_sys_rdata<13>15
    SLICE_X17Y33.B6      net (fanout=1)        0.785   ps_sys_rdata<13>15
    SLICE_X17Y33.B       Tilo                  0.124   set_b_axi_start_3
                                                       ps_sys_rdata<13>21
    SLICE_X15Y45.C4      net (fanout=1)        0.970   ps_sys_rdata<13>21
    SLICE_X15Y45.CLK     Tas                   0.305   i_ps/gp0_maxi_rdata[13]
                                                       ps_sys_rdata<13>33_G
                                                       ps_sys_rdata<13>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (1.803ns logic, 5.963ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/wr_awaddr_8 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.156ns (1.506 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/wr_awaddr_8 to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.DQ      Tcko                  0.518   i_ps/i_gp0_slave/wr_awaddr[8]
                                                       i_ps/i_gp0_slave/wr_awaddr_8
    SLICE_X17Y56.C1      net (fanout=1)        0.996   i_ps/i_gp0_slave/wr_awaddr[8]
    SLICE_X17Y56.CMUX    Tilo                  0.357   ps_sys_addr[7]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o311
    SLICE_X15Y55.B5      net (fanout=11)       0.783   ps_sys_addr[8]
    SLICE_X15Y55.B       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>2
    SLICE_X15Y55.A4      net (fanout=1)        0.433   i_hk/_n0186<19>1
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.C       Tilo                  0.124   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1021
    SLICE_X15Y47.B1      net (fanout=17)       1.364   Mmux_sys_rdata_o102
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.646ns (1.588ns logic, 6.058ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 7)
  Clock Path Skew:      -0.156ns (1.506 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X14Y56.C4      net (fanout=79)       0.942   rd_do
    SLICE_X14Y56.CMUX    Tilo                  0.356   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o61
    SLICE_X14Y56.B4      net (fanout=11)       0.965   ps_sys_addr[14]
    SLICE_X14Y56.B       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_hk/_n0186<19>1
    SLICE_X15Y55.A6      net (fanout=1)        0.304   i_hk/_n0186[19]
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.C       Tilo                  0.124   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1021
    SLICE_X15Y47.B1      net (fanout=17)       1.364   Mmux_sys_rdata_o102
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (1.587ns logic, 6.057ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.780 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y31.A5      net (fanout=11)       0.770   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y31.A       Tilo                  0.124   set_b_axi_dly_3
                                                       i_scope/addr[19]_GND_15_o_equal_329_o<19>1
    SLICE_X12Y39.D2      net (fanout=14)       1.690   addr[19]_GND_15_o_equal_329_o
    SLICE_X12Y39.D       Tilo                  0.124   set_a_axi_dly_7
                                                       ps_sys_rdata<7>10
    SLICE_X15Y38.A2      net (fanout=1)        1.267   ps_sys_rdata<7>10
    SLICE_X15Y38.A       Tilo                  0.124   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<7>11
    SLICE_X19Y48.C4      net (fanout=1)        0.958   ps_sys_rdata<7>11
    SLICE_X19Y48.CLK     Tas                   0.305   i_ps/gp0_maxi_rdata[7]
                                                       ps_sys_rdata<7>38_G
                                                       ps_sys_rdata<7>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (1.443ns logic, 6.306ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.156ns (1.506 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X17Y56.C3      net (fanout=79)       0.989   rd_do
    SLICE_X17Y56.CMUX    Tilo                  0.356   ps_sys_addr[7]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o311
    SLICE_X15Y55.B5      net (fanout=11)       0.783   ps_sys_addr[8]
    SLICE_X15Y55.B       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>2
    SLICE_X15Y55.A4      net (fanout=1)        0.433   i_hk/_n0186<19>1
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.C       Tilo                  0.124   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1021
    SLICE_X15Y47.B1      net (fanout=17)       1.364   Mmux_sys_rdata_o102
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (1.587ns logic, 6.051ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_11 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.777 - 0.825)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_11 to i_ps/i_gp0_slave/axi_rdata_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.518   i_scope/addr[8]
                                                       i_scope/i_bridge/addr_o_11
    SLICE_X13Y26.D2      net (fanout=3)        0.811   i_scope/addr[11]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y33.A5      net (fanout=11)       0.761   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y33.A       Tilo                  0.124   set_b_axi_trig_18
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>11
    SLICE_X13Y31.B5      net (fanout=21)       0.731   addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X13Y31.B       Tilo                  0.124   set_b_axi_dly_7
                                                       i_scope/addr[19]_GND_15_o_equal_326_o<19>1
    SLICE_X12Y30.B4      net (fanout=19)       1.183   addr[19]_GND_15_o_equal_326_o
    SLICE_X12Y30.B       Tilo                  0.124   set_b_axi_stop_3
                                                       ps_sys_rdata<11>17
    SLICE_X17Y35.B4      net (fanout=1)        0.910   ps_sys_rdata<11>17
    SLICE_X17Y35.B       Tilo                  0.124   ps_sys_rdata<8>13
                                                       ps_sys_rdata<11>21
    SLICE_X15Y38.D3      net (fanout=1)        0.820   ps_sys_rdata<11>21
    SLICE_X15Y38.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>32
    SLICE_X15Y38.C5      net (fanout=1)        0.263   ps_sys_rdata<11>32
    SLICE_X15Y38.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<11>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (1.479ns logic, 6.262ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 7)
  Clock Path Skew:      -0.156ns (1.506 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X14Y56.C4      net (fanout=79)       0.942   rd_do
    SLICE_X14Y56.C       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o51
    SLICE_X14Y56.B2      net (fanout=11)       1.182   ps_sys_addr[13]
    SLICE_X14Y56.B       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_hk/_n0186<19>1
    SLICE_X15Y55.A6      net (fanout=1)        0.304   i_hk/_n0186[19]
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.C       Tilo                  0.124   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1021
    SLICE_X15Y47.B1      net (fanout=17)       1.364   Mmux_sys_rdata_o102
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.355ns logic, 6.274ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_11 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.780 - 0.825)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_11 to i_ps/i_gp0_slave/axi_rdata_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.518   i_scope/addr[8]
                                                       i_scope/i_bridge/addr_o_11
    SLICE_X13Y26.D2      net (fanout=3)        0.811   i_scope/addr[11]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y33.A5      net (fanout=11)       0.761   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y33.A       Tilo                  0.124   set_b_axi_trig_18
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>11
    SLICE_X16Y32.C3      net (fanout=21)       0.697   addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X16Y32.CMUX    Tilo                  0.360   set_b_axi_start_19
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X17Y30.D1      net (fanout=33)       1.129   addr[19]_GND_15_o_equal_319_o
    SLICE_X17Y30.D       Tilo                  0.124   adc_wp_cur_7
                                                       ps_sys_rdata<13>15
    SLICE_X17Y33.B6      net (fanout=1)        0.785   ps_sys_rdata<13>15
    SLICE_X17Y33.B       Tilo                  0.124   set_b_axi_start_3
                                                       ps_sys_rdata<13>21
    SLICE_X15Y45.C4      net (fanout=1)        0.970   ps_sys_rdata<13>21
    SLICE_X15Y45.CLK     Tas                   0.305   i_ps/gp0_maxi_rdata[13]
                                                       ps_sys_rdata<13>33_G
                                                       ps_sys_rdata<13>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (1.803ns logic, 5.936ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.166ns (1.496 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X15Y57.D2      net (fanout=79)       1.239   rd_do
    SLICE_X15Y57.DMUX    Tilo                  0.358   i_ams/addr[12]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o281
    SLICE_X33Y68.A1      net (fanout=57)       2.004   ps_sys_addr[5]
    SLICE_X33Y68.A       Tilo                  0.124   ps_sys_rdata<1>3
                                                       ps_sys_rdata<1>3
    SLICE_X29Y59.A5      net (fanout=1)        0.826   ps_sys_rdata<1>3
    SLICE_X29Y59.A       Tilo                  0.124   i_pid/i_pid11/int_sum[31]_GND_26_o_mux_17_OUT[15]
                                                       ps_sys_rdata<1>4
    SLICE_X21Y54.D6      net (fanout=1)        0.753   ps_sys_rdata<1>4
    SLICE_X21Y54.CMUX    Topdc                 0.536   ps_sys_rdata<1>10
                                                       ps_sys_rdata<1>15_F
                                                       ps_sys_rdata<1>15
    SLICE_X14Y37.C5      net (fanout=1)        1.040   ps_sys_rdata<1>15
    SLICE_X14Y37.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[1]
                                                       ps_sys_rdata<1>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.753ns logic, 5.862ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (1.501 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X15Y54.B4      net (fanout=79)       1.004   rd_do
    SLICE_X15Y54.B       Tilo                  0.124   rd_araddr_17
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o41
    SLICE_X15Y54.A2      net (fanout=11)       1.318   ps_sys_addr[12]
    SLICE_X15Y54.A       Tilo                  0.124   rd_araddr_17
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B5      net (fanout=1)        0.420   i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B       Tilo                  0.124   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>13
    SLICE_X12Y58.C6      net (fanout=16)       0.755   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
    SLICE_X12Y58.C       Tilo                  0.124   b1_r_19
                                                       i_test/_n0964<14>21
    SLICE_X12Y61.A1      net (fanout=18)       1.381   _n0964<14>2
    SLICE_X12Y61.A       Tilo                  0.124   b0_r_27
                                                       ps_sys_rdata<27>2
    SLICE_X14Y47.A2      net (fanout=1)        1.506   ps_sys_rdata<27>2
    SLICE_X14Y47.CLK     Tas                   0.095   i_ps/gp0_maxi_rdata[27]
                                                       ps_sys_rdata<27>14
                                                       i_ps/i_gp0_slave/axi_rdata_o_27
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (1.233ns logic, 6.384ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_araddr_13 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 7)
  Clock Path Skew:      -0.158ns (1.506 - 1.664)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_araddr_13 to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.DQ      Tcko                  0.456   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_ps/i_gp0_slave/rd_araddr_13
    SLICE_X14Y56.C3      net (fanout=1)        1.069   i_ps/i_gp0_slave/rd_araddr[13]
    SLICE_X14Y56.C       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o51
    SLICE_X14Y56.B2      net (fanout=11)       1.182   ps_sys_addr[13]
    SLICE_X14Y56.B       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_hk/_n0186<19>1
    SLICE_X15Y55.A6      net (fanout=1)        0.304   i_hk/_n0186[19]
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.CMUX    Tilo                  0.356   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1011
    SLICE_X15Y47.B2      net (fanout=24)       1.057   Mmux_sys_rdata_o101
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (1.525ns logic, 6.094ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.780 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y33.A5      net (fanout=11)       0.761   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y33.A       Tilo                  0.124   set_b_axi_trig_18
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>11
    SLICE_X13Y31.B5      net (fanout=21)       0.731   addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X13Y31.B       Tilo                  0.124   set_b_axi_dly_7
                                                       i_scope/addr[19]_GND_15_o_equal_326_o<19>1
    SLICE_X13Y30.D5      net (fanout=19)       0.806   addr[19]_GND_15_o_equal_326_o
    SLICE_X13Y30.D       Tilo                  0.124   set_a_axi_stop_3
                                                       ps_sys_rdata<5>7
    SLICE_X14Y36.D3      net (fanout=1)        1.261   ps_sys_rdata<5>7
    SLICE_X14Y36.D       Tilo                  0.124   i_pid/i_bridge/dst_done
                                                       ps_sys_rdata<5>11
    SLICE_X15Y44.D4      net (fanout=1)        0.777   ps_sys_rdata<5>11
    SLICE_X15Y44.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>22
    SLICE_X15Y44.C6      net (fanout=1)        0.291   ps_sys_rdata<5>22
    SLICE_X15Y44.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_5
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (1.479ns logic, 6.248ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.776 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X12Y37.C6      net (fanout=11)       0.755   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X12Y37.C       Tilo                  0.124   set_a_axi_dly_19
                                                       i_scope/addr[19]_GND_15_o_equal_335_o<19>2
    SLICE_X13Y30.A5      net (fanout=32)       1.174   addr[19]_GND_15_o_equal_335_o
    SLICE_X13Y30.A       Tilo                  0.124   set_a_axi_stop_3
                                                       ps_sys_rdata<1>19
    SLICE_X14Y34.D2      net (fanout=1)        1.881   ps_sys_rdata<1>19
    SLICE_X14Y34.D       Tilo                  0.124   set_b_axi_start_23
                                                       ps_sys_rdata<1>21
    SLICE_X14Y37.D5      net (fanout=1)        0.559   ps_sys_rdata<1>21
    SLICE_X14Y37.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[1]
                                                       ps_sys_rdata<1>27
    SLICE_X14Y37.C6      net (fanout=1)        0.375   ps_sys_rdata<1>27
    SLICE_X14Y37.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[1]
                                                       ps_sys_rdata<1>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (1.355ns logic, 6.365ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_11 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.780 - 0.825)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_11 to i_ps/i_gp0_slave/axi_rdata_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.518   i_scope/addr[8]
                                                       i_scope/i_bridge/addr_o_11
    SLICE_X13Y26.D2      net (fanout=3)        0.811   i_scope/addr[11]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y31.A5      net (fanout=11)       0.770   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y31.A       Tilo                  0.124   set_b_axi_dly_3
                                                       i_scope/addr[19]_GND_15_o_equal_329_o<19>1
    SLICE_X12Y39.D2      net (fanout=14)       1.690   addr[19]_GND_15_o_equal_329_o
    SLICE_X12Y39.D       Tilo                  0.124   set_a_axi_dly_7
                                                       ps_sys_rdata<7>10
    SLICE_X15Y38.A2      net (fanout=1)        1.267   ps_sys_rdata<7>10
    SLICE_X15Y38.A       Tilo                  0.124   i_ps/gp0_maxi_rdata[11]
                                                       ps_sys_rdata<7>11
    SLICE_X19Y48.C4      net (fanout=1)        0.958   ps_sys_rdata<7>11
    SLICE_X19Y48.CLK     Tas                   0.305   i_ps/gp0_maxi_rdata[7]
                                                       ps_sys_rdata<7>38_G
                                                       ps_sys_rdata<7>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (1.443ns logic, 6.279ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (0.780 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X13Y32.C5      net (fanout=11)       0.475   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X13Y32.C       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_316_o<19>21
    SLICE_X14Y32.C4      net (fanout=25)       0.801   addr[19]_GND_15_o_equal_316_o<19>2
    SLICE_X14Y32.CMUX    Tilo                  0.356   ps_sys_rdata<10>15
                                                       i_scope/addr[19]_GND_15_o_equal_324_o<19>1
    SLICE_X16Y32.A6      net (fanout=15)       0.452   addr[19]_GND_15_o_equal_324_o
    SLICE_X16Y32.A       Tilo                  0.124   set_b_axi_start_19
                                                       ps_sys_rdata<5>2
    SLICE_X16Y37.B6      net (fanout=1)        1.019   ps_sys_rdata<5>2
    SLICE_X16Y37.B       Tilo                  0.124   set_b_axi_start_27
                                                       ps_sys_rdata<5>3
    SLICE_X16Y37.A4      net (fanout=1)        0.452   ps_sys_rdata<5>3
    SLICE_X16Y37.A       Tilo                  0.124   set_b_axi_start_27
                                                       ps_sys_rdata<5>4
    SLICE_X15Y44.D5      net (fanout=1)        0.762   ps_sys_rdata<5>4
    SLICE_X15Y44.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>22
    SLICE_X15Y44.C6      net (fanout=1)        0.291   ps_sys_rdata<5>22
    SLICE_X15Y44.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_5
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.835ns logic, 5.873ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/rd_do (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (1.506 - 1.662)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/rd_do to i_ps/i_gp0_slave/axi_rdata_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.AQ      Tcko                  0.518   rd_do
                                                       i_ps/i_gp0_slave/rd_do
    SLICE_X15Y54.B4      net (fanout=79)       1.004   rd_do
    SLICE_X15Y54.B       Tilo                  0.124   rd_araddr_17
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o41
    SLICE_X15Y54.A2      net (fanout=11)       1.318   ps_sys_addr[12]
    SLICE_X15Y54.A       Tilo                  0.124   rd_araddr_17
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B5      net (fanout=1)        0.420   i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>12
    SLICE_X14Y53.B       Tilo                  0.124   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_24_o<19>13
    SLICE_X15Y52.B4      net (fanout=16)       0.609   sys_addr_i[19]_GND_59_o_equal_24_o<19>1
    SLICE_X15Y52.B       Tilo                  0.124   rd_araddr_5
                                                       i_test/sys_addr_i[19]_GND_59_o_equal_25_o<19>11
    SLICE_X13Y65.A2      net (fanout=23)       1.637   sys_addr_i[19]_GND_59_o_equal_25_o<19>1
    SLICE_X13Y65.A       Tilo                  0.124   b1_r_15
                                                       ps_sys_rdata<14>11
    SLICE_X12Y43.A3      net (fanout=1)        1.425   ps_sys_rdata<14>11
    SLICE_X12Y43.CLK     Tas                   0.047   i_ps/gp0_maxi_rdata[14]
                                                       ps_sys_rdata<14>22
                                                       i_ps/i_gp0_slave/axi_rdata_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (1.185ns logic, 6.413ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.780 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y30.B5      net (fanout=11)       0.914   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y30.BMUX    Tilo                  0.327   i_scope/i_dfilt1_cha/r1_reg[13]
                                                       i_scope/addr[19]_GND_15_o_equal_331_o<19>2
    SLICE_X16Y34.A3      net (fanout=14)       1.384   addr[19]_GND_15_o_equal_331_o
    SLICE_X16Y34.A       Tilo                  0.124   set_b_axi_start_7
                                                       ps_sys_rdata<5>6
    SLICE_X14Y36.D2      net (fanout=1)        1.159   ps_sys_rdata<5>6
    SLICE_X14Y36.D       Tilo                  0.124   i_pid/i_bridge/dst_done
                                                       ps_sys_rdata<5>11
    SLICE_X15Y44.D4      net (fanout=1)        0.777   ps_sys_rdata<5>11
    SLICE_X15Y44.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>22
    SLICE_X15Y44.C6      net (fanout=1)        0.291   ps_sys_rdata<5>22
    SLICE_X15Y44.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_5
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (1.558ns logic, 6.146ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_12 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.780 - 0.827)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_12 to i_ps/i_gp0_slave/axi_rdata_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.518   i_scope/addr[12]
                                                       i_scope/i_bridge/addr_o_12
    SLICE_X13Y26.D3      net (fanout=3)        0.838   i_scope/addr[12]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X13Y32.C5      net (fanout=11)       0.475   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X13Y32.C       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_316_o<19>21
    SLICE_X14Y32.C4      net (fanout=25)       0.801   addr[19]_GND_15_o_equal_316_o<19>2
    SLICE_X14Y32.CMUX    Tilo                  0.356   ps_sys_rdata<10>15
                                                       i_scope/addr[19]_GND_15_o_equal_324_o<19>1
    SLICE_X17Y30.A6      net (fanout=15)       0.750   addr[19]_GND_15_o_equal_324_o
    SLICE_X17Y30.A       Tilo                  0.124   adc_wp_cur_7
                                                       ps_sys_rdata<7>2
    SLICE_X17Y37.B6      net (fanout=1)        0.629   ps_sys_rdata<7>2
    SLICE_X17Y37.B       Tilo                  0.124   set_a_axi_dly_27
                                                       ps_sys_rdata<7>3
    SLICE_X17Y37.A4      net (fanout=1)        0.433   ps_sys_rdata<7>3
    SLICE_X17Y37.A       Tilo                  0.124   set_a_axi_dly_27
                                                       ps_sys_rdata<7>4
    SLICE_X19Y48.C5      net (fanout=1)        1.067   ps_sys_rdata<7>4
    SLICE_X19Y48.CLK     Tas                   0.305   i_ps/gp0_maxi_rdata[7]
                                                       ps_sys_rdata<7>38_G
                                                       ps_sys_rdata<7>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (1.923ns logic, 5.776ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_ps/i_gp0_slave/wr_awaddr_14 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 7)
  Clock Path Skew:      -0.158ns (1.506 - 1.664)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_ps/i_gp0_slave/wr_awaddr_14 to i_ps/i_gp0_slave/axi_rdata_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.AQ      Tcko                  0.456   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_ps/i_gp0_slave/wr_awaddr_14
    SLICE_X14Y56.C2      net (fanout=1)        0.947   i_ps/i_gp0_slave/wr_awaddr[14]
    SLICE_X14Y56.CMUX    Tilo                  0.357   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_ps/i_gp0_slave/Mmux_sys_addr_o61
    SLICE_X14Y56.B4      net (fanout=11)       0.965   ps_sys_addr[14]
    SLICE_X14Y56.B       Tilo                  0.124   i_ps/i_gp0_slave/wr_awaddr[18]
                                                       i_hk/_n0186<19>1
    SLICE_X15Y55.A6      net (fanout=1)        0.304   i_hk/_n0186[19]
    SLICE_X15Y55.A       Tilo                  0.124   i_ps/i_gp0_slave/rd_araddr[13]
                                                       i_hk/_n0186<19>3
    SLICE_X14Y50.C4      net (fanout=10)       0.972   _n0186
    SLICE_X14Y50.C       Tilo                  0.124   Mmux_sys_rdata_o102
                                                       i_hk/Mmux_sys_rdata_o1021
    SLICE_X15Y47.B1      net (fanout=17)       1.364   Mmux_sys_rdata_o102
    SLICE_X15Y47.B       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>13
    SLICE_X15Y47.A4      net (fanout=1)        0.433   ps_sys_rdata<19>13
    SLICE_X15Y47.A       Tilo                  0.124   dna_value_31
                                                       ps_sys_rdata<19>18
    SLICE_X13Y46.C2      net (fanout=1)        1.077   ps_sys_rdata<19>18
    SLICE_X13Y46.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[19]
                                                       ps_sys_rdata<19>19
                                                       i_ps/i_gp0_slave/axi_rdata_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (1.526ns logic, 6.062ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_11 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 8)
  Clock Path Skew:      -0.045ns (0.780 - 0.825)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_11 to i_ps/i_gp0_slave/axi_rdata_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.518   i_scope/addr[8]
                                                       i_scope/i_bridge/addr_o_11
    SLICE_X13Y26.D2      net (fanout=3)        0.811   i_scope/addr[11]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X15Y33.A5      net (fanout=11)       0.761   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X15Y33.A       Tilo                  0.124   set_b_axi_trig_18
                                                       i_scope/addr[19]_GND_15_o_equal_319_o<19>11
    SLICE_X13Y31.B5      net (fanout=21)       0.731   addr[19]_GND_15_o_equal_319_o<19>1
    SLICE_X13Y31.B       Tilo                  0.124   set_b_axi_dly_7
                                                       i_scope/addr[19]_GND_15_o_equal_326_o<19>1
    SLICE_X13Y30.D5      net (fanout=19)       0.806   addr[19]_GND_15_o_equal_326_o
    SLICE_X13Y30.D       Tilo                  0.124   set_a_axi_stop_3
                                                       ps_sys_rdata<5>7
    SLICE_X14Y36.D3      net (fanout=1)        1.261   ps_sys_rdata<5>7
    SLICE_X14Y36.D       Tilo                  0.124   i_pid/i_bridge/dst_done
                                                       ps_sys_rdata<5>11
    SLICE_X15Y44.D4      net (fanout=1)        0.777   ps_sys_rdata<5>11
    SLICE_X15Y44.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>22
    SLICE_X15Y44.C6      net (fanout=1)        0.291   ps_sys_rdata<5>22
    SLICE_X15Y44.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[5]
                                                       ps_sys_rdata<5>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_5
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (1.479ns logic, 6.221ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_scope/i_bridge/addr_o_11 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.776 - 0.825)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_scope/i_bridge/addr_o_11 to i_ps/i_gp0_slave/axi_rdata_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.518   i_scope/addr[8]
                                                       i_scope/i_bridge/addr_o_11
    SLICE_X13Y26.D2      net (fanout=3)        0.811   i_scope/addr[11]
    SLICE_X13Y26.D       Tilo                  0.124   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A5      net (fanout=1)        0.783   i_scope/addr[19]_GND_15_o_equal_344_o<19>112
    SLICE_X13Y32.A       Tilo                  0.124   set_a_axi_stop_11
                                                       i_scope/addr[19]_GND_15_o_equal_344_o<19>113
    SLICE_X12Y37.C6      net (fanout=11)       0.755   i_scope/addr[19]_GND_15_o_equal_344_o<19>11
    SLICE_X12Y37.C       Tilo                  0.124   set_a_axi_dly_19
                                                       i_scope/addr[19]_GND_15_o_equal_335_o<19>2
    SLICE_X13Y30.A5      net (fanout=32)       1.174   addr[19]_GND_15_o_equal_335_o
    SLICE_X13Y30.A       Tilo                  0.124   set_a_axi_stop_3
                                                       ps_sys_rdata<1>19
    SLICE_X14Y34.D2      net (fanout=1)        1.881   ps_sys_rdata<1>19
    SLICE_X14Y34.D       Tilo                  0.124   set_b_axi_start_23
                                                       ps_sys_rdata<1>21
    SLICE_X14Y37.D5      net (fanout=1)        0.559   ps_sys_rdata<1>21
    SLICE_X14Y37.D       Tilo                  0.124   i_ps/gp0_maxi_rdata[1]
                                                       ps_sys_rdata<1>27
    SLICE_X14Y37.C6      net (fanout=1)        0.375   ps_sys_rdata<1>27
    SLICE_X14Y37.CLK     Tas                   0.093   i_ps/gp0_maxi_rdata[1]
                                                       ps_sys_rdata<1>38
                                                       i_ps/i_gp0_slave/axi_rdata_o_1
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (1.355ns logic, 6.338ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_asg/i_bridge/addr_o_4 (FF)
  Destination:          i_ps/i_gp0_slave/axi_rdata_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.150ns (1.496 - 1.646)
  Source Clock:         ps_sys_clk rising at 0.000ns
  Destination Clock:    ps_sys_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_asg/i_bridge/addr_o_4 to i_ps/i_gp0_slave/axi_rdata_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y68.AQ      Tcko                  0.518   addr_o_4_2
                                                       i_asg/i_bridge/addr_o_4
    SLICE_X23Y88.A2      net (fanout=103)      2.299   addr_o_4_2
    SLICE_X23Y88.A       Tilo                  0.124   ps_sys_rdata<12>3
                                                       ps_sys_rdata<12>3
    SLICE_X22Y80.A2      net (fanout=1)        1.004   ps_sys_rdata<12>3
    SLICE_X22Y80.A       Tilo                  0.124   ps_sys_rdata<12>4
                                                       ps_sys_rdata<12>5
    SLICE_X20Y69.B6      net (fanout=1)        0.732   ps_sys_rdata<12>5
    SLICE_X20Y69.B       Tilo                  0.124   ps_sys_rdata<12>6
                                                       ps_sys_rdata<12>6
    SLICE_X20Y69.A4      net (fanout=1)        0.452   ps_sys_rdata<12>6
    SLICE_X20Y69.A       Tilo                  0.124   ps_sys_rdata<12>6
                                                       ps_sys_rdata<12>9
    SLICE_X19Y38.A1      net (fanout=1)        1.996   ps_sys_rdata<12>9
    SLICE_X19Y38.CLK     Tas                   0.095   i_ps/gp0_maxi_rdata[12]
                                                       ps_sys_rdata<12>33
                                                       i_ps/i_gp0_slave/axi_rdata_o_12
    -------------------------------------------------  ---------------------------
    Total                                      7.592ns (1.109ns logic, 6.483ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.845ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: i_ps/i_fclk0_buf/I0
  Logical resource: i_ps/i_fclk0_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: i_ps/fclk_clk[0]
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[3]/CLK
  Logical resource: i_hk/dna_cnt_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_6/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_6/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_6/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[7]/CLK
  Logical resource: i_hk/dna_cnt_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_hk/dna_cnt[8]/CLK
  Logical resource: i_hk/dna_cnt_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_hk/dna_cnt[8]/CLK
  Logical resource: i_hk/dna_cnt_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_hk/dna_cnt[8]/CLK
  Logical resource: i_hk/dna_cnt_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_ps/gp0_maxi_rid[3]/CLK
  Logical resource: i_ps/i_gp0_slave/rd_arid_0/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_ps/gp0_maxi_rid[3]/CLK
  Logical resource: i_ps/i_gp0_slave/rd_arid_0/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: ps_sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk = PERIOD TIMEGRP "adc_clk" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1576099 paths analyzed, 16040 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.977ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (3.145ns logic, 4.588ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (2.988ns logic, 4.744ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (3.145ns logic, 4.581ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (2.988ns logic, 4.737ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.031   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<7>1
                                                       i_pid/i_pid21/pid_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (3.131ns logic, 4.588ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.031   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<7>1
                                                       i_pid/i_pid21/pid_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (2.974ns logic, 4.744ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.035   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<5>1
                                                       i_pid/i_pid21/pid_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (3.135ns logic, 4.581ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.035   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<5>1
                                                       i_pid/i_pid21/pid_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (2.978ns logic, 4.737ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.A5       net (fanout=7)        0.767   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.047   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<2>1
                                                       i_pid/i_pid21/pid_out_2
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (3.147ns logic, 4.556ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.A5       net (fanout=7)        0.767   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.047   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<2>1
                                                       i_pid/i_pid21/pid_out_2
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (2.990ns logic, 4.712ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.B5       net (fanout=7)        0.758   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.043   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<4>1
                                                       i_pid/i_pid21/pid_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (3.143ns logic, 4.547ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.689ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.B5       net (fanout=7)        0.758   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.043   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<4>1
                                                       i_pid/i_pid21/pid_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (2.986ns logic, 4.703ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (3.262ns logic, 4.411ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.AMUX     Tcina                 0.390   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.A2       net (fanout=2)        1.097   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[4]
    SLICE_X0Y47.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<4>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (3.262ns logic, 4.409ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.DMUX     Tcind                 0.498   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.D2       net (fanout=2)        1.123   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[7]
    SLICE_X0Y47.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<7>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (3.233ns logic, 4.435ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (3.262ns logic, 4.404ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.AMUX     Tcina                 0.390   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.A2       net (fanout=2)        1.097   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[4]
    SLICE_X0Y47.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<4>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (3.262ns logic, 4.402ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.DMUX     Tcind                 0.498   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.D2       net (fanout=2)        1.123   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[7]
    SLICE_X0Y47.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<7>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (3.233ns logic, 4.428ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.031   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<7>1
                                                       i_pid/i_pid21/pid_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (3.248ns logic, 4.411ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.CMUX     Tcinc                 0.416   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.C2       net (fanout=2)        1.130   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[10]
    SLICE_X0Y48.COUT     Topcyc                0.504   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<10>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.038ns logic, 4.620ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.CMUX     Tcinc                 0.416   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.C2       net (fanout=2)        1.130   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[10]
    SLICE_X0Y48.COUT     Topcyc                0.504   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<10>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<8>1
                                                       i_pid/i_pid21/pid_out_8
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (2.881ns logic, 4.776ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.AMUX     Tcina                 0.390   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.A2       net (fanout=2)        1.097   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[4]
    SLICE_X0Y47.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<4>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.031   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<7>1
                                                       i_pid/i_pid21/pid_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.248ns logic, 4.409ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.035   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<5>1
                                                       i_pid/i_pid21/pid_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (3.252ns logic, 4.404ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.DMUX     Tcind                 0.498   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.D2       net (fanout=2)        1.123   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[7]
    SLICE_X0Y47.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<7>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.D4       net (fanout=7)        0.799   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.031   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<7>1
                                                       i_pid/i_pid21/pid_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.219ns logic, 4.435ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.A5       net (fanout=7)        0.767   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                  -0.002   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<0>1
                                                       i_pid/i_pid21/pid_out_0
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.098ns logic, 4.556ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.AMUX     Tcina                 0.390   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.A2       net (fanout=2)        1.097   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[4]
    SLICE_X0Y47.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<4>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.035   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<5>1
                                                       i_pid/i_pid21/pid_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.252ns logic, 4.402ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.653ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.AMUX     Tcina                 0.390   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.A2       net (fanout=2)        1.098   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[8]
    SLICE_X0Y48.COUT     Topcya                0.637   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<8>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.A5       net (fanout=7)        0.767   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                  -0.002   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<0>1
                                                       i_pid/i_pid21/pid_out_0
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (2.941ns logic, 4.712ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 8)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P13      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y48.B5       net (fanout=2)        1.284   i_pid/i_pid21/kp_reg[1]
    SLICE_X4Y48.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<1>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<3>
    SLICE_X4Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[3]
    SLICE_X4Y49.DMUX     Tcind                 0.498   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X0Y47.D2       net (fanout=2)        1.123   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[7]
    SLICE_X0Y47.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_n0055_cy[7]
                                                       i_pid/i_pid21/Madd_n0055_lut<7>
                                                       i_pid/i_pid21/Madd_n0055_cy<7>
    SLICE_X0Y48.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[7]
    SLICE_X0Y48.COUT     Tbyp                  0.117   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.035   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<5>1
                                                       i_pid/i_pid21/pid_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (3.223ns logic, 4.428ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P17      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.B2       net (fanout=2)        1.461   i_pid/i_pid21/kp_reg[5]
    SLICE_X4Y49.COUT     Topcyb                0.657   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<5>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.CMUX     Tcinc                 0.416   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.C2       net (fanout=2)        1.130   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[10]
    SLICE_X0Y48.COUT     Topcyc                0.504   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<10>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (3.038ns logic, 4.613ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_pid/i_pid21/Mmult_kp_mult1 (DSP)
  Destination:          i_pid/i_pid21/pid_out_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (1.550 - 1.759)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    adc_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_pid/i_pid21/Mmult_kp_mult1 to i_pid/i_pid21/pid_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P19      Tdspcko_P_PREG        0.434   i_pid/i_pid21/Mmult_kp_mult1
                                                       i_pid/i_pid21/Mmult_kp_mult1
    SLICE_X4Y49.D3       net (fanout=2)        1.617   i_pid/i_pid21/kp_reg[7]
    SLICE_X4Y49.COUT     Topcyd                0.500   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_lut<7>
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<7>
    SLICE_X4Y50.CIN      net (fanout=1)        0.001   i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy[7]
    SLICE_X4Y50.CMUX     Tcinc                 0.416   wr_awaddr_22
                                                       i_pid/i_pid21/Madd_kp_reg[16]_int_shr[13]_add_44_OUT_cy<11>
    SLICE_X0Y48.C2       net (fanout=2)        1.130   i_pid/i_pid21/kp_reg[16]_int_shr[13]_add_44_OUT[10]
    SLICE_X0Y48.COUT     Topcyc                0.504   i_pid/i_pid21/Madd_n0055_cy[11]
                                                       i_pid/i_pid21/Madd_n0055_lut<10>
                                                       i_pid/i_pid21/Madd_n0055_cy<11>
    SLICE_X0Y49.CIN      net (fanout=1)        0.000   i_pid/i_pid21/Madd_n0055_cy[11]
    SLICE_X0Y49.DMUX     Tcind                 0.498   i_ps/gp0_maxi_rid[3]
                                                       i_pid/i_pid21/Madd_n0055_cy<15>
    SLICE_X1Y48.B1       net (fanout=1)        0.821   i_pid/i_pid21/n0055[15]
    SLICE_X1Y48.BMUX     Tilo                  0.360   i_pid/i_pid21/N62
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>_SW0
    SLICE_X1Y47.C5       net (fanout=1)        0.408   i_pid/i_pid21/N64
    SLICE_X1Y47.C        Tilo                  0.124   i_pid/pid_21_out[12]
                                                       i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o<32>
    SLICE_X4Y45.C4       net (fanout=7)        0.792   i_pid/i_pid21/pid_sum[32]_PWR_37_o_equal_40_o
    SLICE_X4Y45.CLK      Tas                   0.045   i_pid/pid_21_out[8]
                                                       i_pid/i_pid21/pid_sum[13]_PWR_37_o_mux_40_OUT<6>1
                                                       i_pid/i_pid21/pid_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (2.881ns logic, 4.769ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk = PERIOD TIMEGRP "adc_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: i_ams/XADC_inst/DCLK
  Logical resource: i_ams/XADC_inst/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: i_test/Maddsub_fifo_aa[55]_rand_dat[31]_MuLt_58_OUT/CLK
  Logical resource: i_test/Maddsub_fifo_aa[55]_rand_dat[31]_MuLt_58_OUT/CLK
  Location pin: DSP48_X0Y28.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: i_test/Maddsub_fifo_bb[13]_rand_dat[15]_MuLt_55_OUT/CLK
  Logical resource: i_test/Maddsub_fifo_bb[13]_rand_dat[15]_MuLt_55_OUT/CLK
  Location pin: DSP48_X0Y30.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: i_scope/i_dfilt1_cha/Mmult_bb_mult/CLK
  Logical resource: i_scope/i_dfilt1_cha/Mmult_bb_mult/CLK
  Location pin: DSP48_X1Y13.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: i_scope/i_dfilt1_chb/Mmult_bb_mult/CLK
  Logical resource: i_scope/i_dfilt1_chb/Mmult_bb_mult/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: i_test/Maddsub_fifo_bb[55]_rand_dat[15]_MuLt_60_OUT/CLK
  Logical resource: i_test/Maddsub_fifo_bb[55]_rand_dat[15]_MuLt_60_OUT/CLK
  Location pin: DSP48_X0Y31.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: i_test/Maddsub_fifo_aa[13]_rand_dat[31]_MuLt_53_OUT/CLK
  Logical resource: i_test/Maddsub_fifo_aa[13]_rand_dat[31]_MuLt_53_OUT/CLK
  Location pin: DSP48_X0Y29.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.313ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.687ns (271.223MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: i_asg/i_cha/Mmult_n0178/CLK
  Logical resource: i_asg/i_cha/Mmult_n0178/CLK
  Location pin: DSP48_X1Y35.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.313ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.687ns (271.223MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: i_asg/i_chb/Mmult_n0178/CLK
  Logical resource: i_asg/i_chb/Mmult_n0178/CLK
  Location pin: DSP48_X1Y34.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid12/Mmult_kp_mult1/CLK
  Logical resource: i_pid/i_pid12/Mmult_kp_mult1/CLK
  Location pin: DSP48_X1Y11.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid22/Mmult_kd_mult1/CLK
  Logical resource: i_pid/i_pid22/Mmult_kd_mult1/CLK
  Location pin: DSP48_X1Y5.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid11/Mmult_kp_mult1/CLK
  Logical resource: i_pid/i_pid11/Mmult_kp_mult1/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid21/Mmult_kd_mult1/CLK
  Logical resource: i_pid/i_pid21/Mmult_kd_mult1/CLK
  Location pin: DSP48_X0Y18.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid22/Mmult_kp_mult1/CLK
  Logical resource: i_pid/i_pid22/Mmult_kp_mult1/CLK
  Location pin: DSP48_X1Y6.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid12/Mmult_kd_mult1/CLK
  Logical resource: i_pid/i_pid12/Mmult_kd_mult1/CLK
  Location pin: DSP48_X1Y9.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid21/Mmult_kp_mult1/CLK
  Logical resource: i_pid/i_pid21/Mmult_kp_mult1/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 4.442ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.558ns (281.057MHz) (Tdspper_ADREG_PREG_MULT)
  Physical resource: i_pid/i_pid11/Mmult_kd_mult1/CLK
  Logical resource: i_pid/i_pid11/Mmult_kd_mult1/CLK
  Location pin: DSP48_X1Y20.CLK
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf1/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf1/CLKARDCLKL
  Location pin: RAMB36_X0Y2.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf1/CLKARDCLKU
  Logical resource: i_scope/Mram_adc_a_buf1/CLKARDCLKU
  Location pin: RAMB36_X0Y2.CLKARDCLKU
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf2/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf2/CLKARDCLKL
  Location pin: RAMB36_X1Y2.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf2/CLKARDCLKU
  Logical resource: i_scope/Mram_adc_a_buf2/CLKARDCLKU
  Location pin: RAMB36_X1Y2.CLKARDCLKU
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf3/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf3/CLKARDCLKL
  Location pin: RAMB36_X2Y2.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf3/CLKARDCLKU
  Logical resource: i_scope/Mram_adc_a_buf3/CLKARDCLKU
  Location pin: RAMB36_X2Y2.CLKARDCLKU
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf4/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf4/CLKARDCLKL
  Location pin: RAMB36_X2Y3.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf4/CLKARDCLKU
  Logical resource: i_scope/Mram_adc_a_buf4/CLKARDCLKU
  Location pin: RAMB36_X2Y3.CLKARDCLKU
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf5/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf5/CLKARDCLKL
  Location pin: RAMB36_X0Y3.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf5/CLKARDCLKU
  Logical resource: i_scope/Mram_adc_a_buf5/CLKARDCLKU
  Location pin: RAMB36_X0Y3.CLKARDCLKU
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf6/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf6/CLKARDCLKL
  Location pin: RAMB36_X2Y5.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf6/CLKARDCLKU
  Logical resource: i_scope/Mram_adc_a_buf6/CLKARDCLKU
  Location pin: RAMB36_X2Y5.CLKARDCLKU
  Clock network: adc_clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: i_scope/Mram_adc_a_buf7/CLKARDCLKL
  Logical resource: i_scope/Mram_adc_a_buf7/CLKARDCLKL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: adc_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_false_adc2dac_clk_path" TIG;

 33427 paths analyzed, 213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.601ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      11.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (4.598ns logic, 6.716ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay:                  11.441ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      11.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P26      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A1      net (fanout=2)        1.040   i_guitar/unnorm[26]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     11.154ns (4.598ns logic, 6.556ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Delay:                  11.435ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_0 (FF)
  Data Path Delay:      11.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.A1      net (fanout=28)       1.688   out3
    SLICE_X41Y74.CLK     Tas                   0.095   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<0>1
                                                       i_analog/dac_dat_a_0
    -------------------------------------------------  ---------------------------
    Total                                     11.146ns (4.600ns logic, 6.546ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  11.418ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      11.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P22      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A2      net (fanout=2)        1.017   i_guitar/unnorm[22]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     11.131ns (4.598ns logic, 6.533ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  11.415ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_3 (FF)
  Data Path Delay:      11.126ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.D2      net (fanout=28)       1.671   out3
    SLICE_X41Y74.CLK     Tas                   0.092   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<3>1
                                                       i_analog/dac_dat_a_3
    -------------------------------------------------  ---------------------------
    Total                                     11.126ns (4.597ns logic, 6.529ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  11.413ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_1 (FF)
  Data Path Delay:      11.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.B2      net (fanout=28)       1.668   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<1>1
                                                       i_analog/dac_dat_a_1
    -------------------------------------------------  ---------------------------
    Total                                     11.124ns (4.598ns logic, 6.526ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  11.275ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_0 (FF)
  Data Path Delay:      10.986ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P26      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A1      net (fanout=2)        1.040   i_guitar/unnorm[26]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.A1      net (fanout=28)       1.688   out3
    SLICE_X41Y74.CLK     Tas                   0.095   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<0>1
                                                       i_analog/dac_dat_a_0
    -------------------------------------------------  ---------------------------
    Total                                     10.986ns (4.600ns logic, 6.386ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay:                  11.268ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_2 (FF)
  Data Path Delay:      10.979ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.C3      net (fanout=28)       1.523   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<2>1
                                                       i_analog/dac_dat_a_2
    -------------------------------------------------  ---------------------------
    Total                                     10.979ns (4.598ns logic, 6.381ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay:                  11.255ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_3 (FF)
  Data Path Delay:      10.966ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P26      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A1      net (fanout=2)        1.040   i_guitar/unnorm[26]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.D2      net (fanout=28)       1.671   out3
    SLICE_X41Y74.CLK     Tas                   0.092   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<3>1
                                                       i_analog/dac_dat_a_3
    -------------------------------------------------  ---------------------------
    Total                                     10.966ns (4.597ns logic, 6.369ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay:                  11.253ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_1 (FF)
  Data Path Delay:      10.964ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P26      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A1      net (fanout=2)        1.040   i_guitar/unnorm[26]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.B2      net (fanout=28)       1.668   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<1>1
                                                       i_analog/dac_dat_a_1
    -------------------------------------------------  ---------------------------
    Total                                     10.964ns (4.598ns logic, 6.366ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay:                  11.252ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_0 (FF)
  Data Path Delay:      10.963ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P22      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A2      net (fanout=2)        1.017   i_guitar/unnorm[22]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.A1      net (fanout=28)       1.688   out3
    SLICE_X41Y74.CLK     Tas                   0.095   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<0>1
                                                       i_analog/dac_dat_a_0
    -------------------------------------------------  ---------------------------
    Total                                     10.963ns (4.600ns logic, 6.363ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay:                  11.232ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_3 (FF)
  Data Path Delay:      10.943ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P22      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A2      net (fanout=2)        1.017   i_guitar/unnorm[22]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.D2      net (fanout=28)       1.671   out3
    SLICE_X41Y74.CLK     Tas                   0.092   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<3>1
                                                       i_analog/dac_dat_a_3
    -------------------------------------------------  ---------------------------
    Total                                     10.943ns (4.597ns logic, 6.346ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay:                  11.230ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_1 (FF)
  Data Path Delay:      10.941ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P22      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A2      net (fanout=2)        1.017   i_guitar/unnorm[22]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.B2      net (fanout=28)       1.668   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<1>1
                                                       i_analog/dac_dat_a_1
    -------------------------------------------------  ---------------------------
    Total                                     10.941ns (4.598ns logic, 6.343ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay:                  11.198ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      10.911ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P23      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A4      net (fanout=2)        0.797   i_guitar/unnorm[23]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     10.911ns (4.598ns logic, 6.313ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay:                  11.165ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      10.878ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X35Y67.D4      net (fanout=16)       0.959   Mmux_out_sound_o104
    SLICE_X35Y67.D       Tilo                  0.124   i_guitar/extd[11]
                                                       i_guitar/Mmux_out_sound_o1
    SLICE_X37Y70.B1      net (fanout=5)        1.128   guitar_dac[0]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     10.878ns (4.598ns logic, 6.280ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Delay:                  11.116ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      10.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P25      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A6      net (fanout=2)        0.715   i_guitar/unnorm[25]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     10.829ns (4.598ns logic, 6.231ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.113ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_3 (FF)
  Data Path Delay:      10.827ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (1.625 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y72.A1      net (fanout=28)       1.369   out3
    SLICE_X40Y72.CLK     Tas                   0.095   i_analog/dac_dat_b[6]
                                                       i_analog/dac_dat_b_i[12]_inv_7_OUT<3>1
                                                       i_analog/dac_dat_b_3
    -------------------------------------------------  ---------------------------
    Total                                     10.827ns (4.600ns logic, 6.227ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.108ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_2 (FF)
  Data Path Delay:      10.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P26      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A1      net (fanout=2)        1.040   i_guitar/unnorm[26]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.C3      net (fanout=28)       1.523   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<2>1
                                                       i_analog/dac_dat_a_2
    -------------------------------------------------  ---------------------------
    Total                                     10.819ns (4.598ns logic, 6.221ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.104ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_4 (FF)
  Data Path Delay:      10.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (1.625 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y72.B1      net (fanout=28)       1.362   out3
    SLICE_X40Y72.CLK     Tas                   0.093   i_analog/dac_dat_b[6]
                                                       i_analog/dac_dat_b_i[12]_inv_7_OUT<4>1
                                                       i_analog/dac_dat_b_4
    -------------------------------------------------  ---------------------------
    Total                                     10.818ns (4.598ns logic, 6.220ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.101ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_2 (FF)
  Data Path Delay:      10.814ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y73.D3      net (fanout=28)       1.359   out3
    SLICE_X40Y73.CLK     Tas                   0.092   i_analog/dac_dat_b[2]
                                                       i_analog/dac_dat_b_i[12]_inv_7_OUT<2>1
                                                       i_analog/dac_dat_b_2
    -------------------------------------------------  ---------------------------
    Total                                     10.814ns (4.597ns logic, 6.217ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.085ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_2 (FF)
  Data Path Delay:      10.796ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P22      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A2      net (fanout=2)        1.017   i_guitar/unnorm[22]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.C3      net (fanout=28)       1.523   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<2>1
                                                       i_analog/dac_dat_a_2
    -------------------------------------------------  ---------------------------
    Total                                     10.796ns (4.598ns logic, 6.198ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Delay:                  11.032ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_0 (FF)
  Data Path Delay:      10.743ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P23      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A4      net (fanout=2)        0.797   i_guitar/unnorm[23]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.A1      net (fanout=28)       1.688   out3
    SLICE_X41Y74.CLK     Tas                   0.095   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<0>1
                                                       i_analog/dac_dat_a_0
    -------------------------------------------------  ---------------------------
    Total                                     10.743ns (4.600ns logic, 6.143ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay:                  11.023ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      10.736ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P21      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A5      net (fanout=2)        0.622   i_guitar/unnorm[21]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     10.736ns (4.598ns logic, 6.138ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay:                  11.012ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_3 (FF)
  Data Path Delay:      10.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P23      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A4      net (fanout=2)        0.797   i_guitar/unnorm[23]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.D2      net (fanout=28)       1.671   out3
    SLICE_X41Y74.CLK     Tas                   0.092   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<3>1
                                                       i_analog/dac_dat_a_3
    -------------------------------------------------  ---------------------------
    Total                                     10.723ns (4.597ns logic, 6.126ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Delay:                  11.010ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_1 (FF)
  Data Path Delay:      10.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P23      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A4      net (fanout=2)        0.797   i_guitar/unnorm[23]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X36Y67.B2      net (fanout=16)       1.560   Mmux_out_sound_o104
    SLICE_X36Y67.B       Tilo                  0.124   i_guitar/N72
                                                       i_guitar/Mmux_out_sound_o9
    SLICE_X37Y70.B2      net (fanout=5)        0.963   guitar_dac[2]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.B2      net (fanout=28)       1.668   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<1>1
                                                       i_analog/dac_dat_a_1
    -------------------------------------------------  ---------------------------
    Total                                     10.721ns (4.598ns logic, 6.123ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Delay:                  11.005ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      10.718ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P26      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A1      net (fanout=2)        1.040   i_guitar/unnorm[26]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X35Y67.D4      net (fanout=16)       0.959   Mmux_out_sound_o104
    SLICE_X35Y67.D       Tilo                  0.124   i_guitar/extd[11]
                                                       i_guitar/Mmux_out_sound_o1
    SLICE_X37Y70.B1      net (fanout=5)        1.128   guitar_dac[0]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     10.718ns (4.598ns logic, 6.120ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Delay:                  10.999ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_0 (FF)
  Data Path Delay:      10.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X35Y67.D4      net (fanout=16)       0.959   Mmux_out_sound_o104
    SLICE_X35Y67.D       Tilo                  0.124   i_guitar/extd[11]
                                                       i_guitar/Mmux_out_sound_o1
    SLICE_X37Y70.B1      net (fanout=5)        1.128   guitar_dac[0]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.A1      net (fanout=28)       1.688   out3
    SLICE_X41Y74.CLK     Tas                   0.095   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<0>1
                                                       i_analog/dac_dat_a_0
    -------------------------------------------------  ---------------------------
    Total                                     10.710ns (4.600ns logic, 6.110ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Delay:                  10.982ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_b_13 (FF)
  Data Path Delay:      10.695ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (1.624 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P22      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A2      net (fanout=2)        1.017   i_guitar/unnorm[22]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X35Y67.D4      net (fanout=16)       0.959   Mmux_out_sound_o104
    SLICE_X35Y67.D       Tilo                  0.124   i_guitar/extd[11]
                                                       i_guitar/Mmux_out_sound_o1
    SLICE_X37Y70.B1      net (fanout=5)        1.128   guitar_dac[0]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X40Y76.C2      net (fanout=28)       1.858   out3
    SLICE_X40Y76.CLK     Tas                   0.093   i_analog/dac_dat_b[13]
                                                       Mmux_dac_b51
                                                       i_analog/dac_dat_b_13
    -------------------------------------------------  ---------------------------
    Total                                     10.695ns (4.598ns logic, 6.097ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Delay:                  10.979ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_3 (FF)
  Data Path Delay:      10.690ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X35Y67.D4      net (fanout=16)       0.959   Mmux_out_sound_o104
    SLICE_X35Y67.D       Tilo                  0.124   i_guitar/extd[11]
                                                       i_guitar/Mmux_out_sound_o1
    SLICE_X37Y70.B1      net (fanout=5)        1.128   guitar_dac[0]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.D2      net (fanout=28)       1.671   out3
    SLICE_X41Y74.CLK     Tas                   0.092   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<3>1
                                                       i_analog/dac_dat_a_3
    -------------------------------------------------  ---------------------------
    Total                                     10.690ns (4.597ns logic, 6.093ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Delay:                  10.977ns (data path - clock path skew + uncertainty)
  Source:               i_guitar/i_amp/Mmult_unnorm (DSP)
  Destination:          i_analog/dac_dat_a_1 (FF)
  Data Path Delay:      10.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.622 - 1.745)
  Source Clock:         adc_clk rising at 0.000ns
  Destination Clock:    i_analog/dac_clk rising
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: i_guitar/i_amp/Mmult_unnorm to i_analog/dac_dat_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y26.P24      Tdspcko_P_AREG_MULT   4.009   i_guitar/i_amp/Mmult_unnorm
                                                       i_guitar/i_amp/Mmult_unnorm
    SLICE_X31Y65.A3      net (fanout=2)        1.200   i_guitar/unnorm[24]
    SLICE_X31Y65.A       Tilo                  0.124   i_guitar/Mmux_out_sound_o1034
                                                       i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C2      net (fanout=1)        1.135   i_guitar/Mmux_out_sound_o1044
    SLICE_X31Y69.C       Tilo                  0.124   i_analog/dac_pwm_vcnt_r[7]
                                                       i_guitar/Mmux_out_sound_o1045
    SLICE_X35Y67.D4      net (fanout=16)       0.959   Mmux_out_sound_o104
    SLICE_X35Y67.D       Tilo                  0.124   i_guitar/extd[11]
                                                       i_guitar/Mmux_out_sound_o1
    SLICE_X37Y70.B1      net (fanout=5)        1.128   guitar_dac[0]
    SLICE_X37Y70.B       Tilo                  0.124   i_guitar/N80
                                                       out4
    SLICE_X41Y74.B2      net (fanout=28)       1.668   out3
    SLICE_X41Y74.CLK     Tas                   0.093   i_analog/dac_dat_a[3]
                                                       i_analog/dac_dat_a_i[12]_inv_6_OUT<1>1
                                                       i_analog/dac_dat_a_1
    -------------------------------------------------  ---------------------------
    Total                                     10.688ns (4.598ns logic, 6.090ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_clk = PERIOD TIMEGRP "tx_clk" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_clk = PERIOD TIMEGRP "rx_clk" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.667ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx_clk = PERIOD TIMEGRP "rx_clk" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLK)
  Physical resource: i_daisy/i_rx/i_iserdese/CLK
  Logical resource: i_daisy/i_rx/i_iserdese/CLK
  Location pin: ILOGIC_X0Y38.CLK
  Clock network: i_daisy/i_rx/ser_clk
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKB)
  Physical resource: i_daisy/i_rx/i_iserdese/CLKB
  Logical resource: i_daisy/i_rx/i_iserdese/CLKB
  Location pin: ILOGIC_X0Y38.CLKB
  Clock network: i_daisy/i_rx/ser_clk
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbioper_I(Fmax))
  Physical resource: i_daisy/i_rx/i_BUFIO_clk/I
  Logical resource: i_daisy/i_rx/i_BUFIO_clk/I
  Location pin: BUFIO_X0Y1.I
  Clock network: i_daisy/rxs_clk
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbrper_I(Fmax))
  Physical resource: i_daisy/i_rx/i_BUFR_clk/I
  Logical resource: i_daisy/i_rx/i_BUFR_clk/I
  Location pin: BUFR_X0Y3.I
  Clock network: i_daisy/rxs_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_daisy_i_rx_par_clk = PERIOD TIMEGRP 
"i_daisy_i_rx_par_clk" TS_rx_clk / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5938 paths analyzed, 622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.290ns.
--------------------------------------------------------------------------------
Slack:                  1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_rx/par_dat_o_1 (FF)
  Destination:          i_daisy/i_test/rx_dat_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 0)
  Clock Path Skew:      1.579ns (2.393 - 0.814)
  Source Clock:         i_daisy/i_rx/par_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_rx/par_dat_o_1 to i_daisy/i_test/rx_dat_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.BQ      Tcko                  0.456   i_daisy/par_dat_o_3
                                                       i_daisy/i_rx/par_dat_o_1
    SLICE_X36Y36.BX      net (fanout=4)        7.297   i_daisy/par_dat_o_1
    SLICE_X36Y36.CLK     Tdick                 0.081   i_daisy/i_test/rx_dat[3]
                                                       i_daisy/i_test/rx_dat_1
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (0.537ns logic, 7.297ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  2.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_rx/par_dat_o_5 (FF)
  Destination:          i_daisy/i_test/rx_dat_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 0)
  Clock Path Skew:      1.444ns (2.318 - 0.874)
  Source Clock:         i_daisy/i_rx/par_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_rx/par_dat_o_5 to i_daisy/i_test/rx_dat_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y29.BQ      Tcko                  0.456   i_daisy/par_dat_o_7
                                                       i_daisy/i_rx/par_dat_o_5
    SLICE_X35Y36.BX      net (fanout=4)        6.550   i_daisy/par_dat_o_5
    SLICE_X35Y36.CLK     Tdick                 0.081   i_daisy/i_test/rx_dat[7]
                                                       i_daisy/i_test/rx_dat_5
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (0.537ns logic, 6.550ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack:                  2.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_rx/par_dat_o_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.782ns (Levels of Logic = 0)
  Clock Path Skew:      1.579ns (2.393 - 0.814)
  Source Clock:         i_daisy/i_rx/par_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_rx/par_dat_o_10 to i_daisy/i_test/rx_dat_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.CQ      Tcko                  0.518   i_daisy/par_dat_o_11
                                                       i_daisy/i_rx/par_dat_o_10
    SLICE_X38Y36.CX      net (fanout=4)        6.236   i_daisy/par_dat_o_10
    SLICE_X38Y36.CLK     Tdick                 0.028   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    -------------------------------------------------  ---------------------------
    Total                                      6.782ns (0.546ns logic, 6.236ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack:                  2.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_rx/par_dat_o_9 (FF)
  Destination:          i_daisy/i_test/rx_dat_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.762ns (Levels of Logic = 0)
  Clock Path Skew:      1.579ns (2.393 - 0.814)
  Source Clock:         i_daisy/i_rx/par_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_rx/par_dat_o_9 to i_daisy/i_test/rx_dat_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.BQ      Tcko                  0.518   i_daisy/par_dat_o_11
                                                       i_daisy/i_rx/par_dat_o_9
    SLICE_X38Y36.BX      net (fanout=4)        6.199   i_daisy/par_dat_o_9
    SLICE_X38Y36.CLK     Tdick                 0.045   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_9
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (0.563ns logic, 6.199ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack:                  2.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_rx/par_dat_o_0 (FF)
  Destination:          i_daisy/i_test/rx_dat_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 0)
  Clock Path Skew:      1.579ns (2.393 - 0.814)
  Source Clock:         i_daisy/i_rx/par_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_rx/par_dat_o_0 to i_daisy/i_test/rx_dat_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.AQ      Tcko                  0.456   i_daisy/par_dat_o_3
                                                       i_daisy/i_rx/par_dat_o_0
    SLICE_X36Y36.AX      net (fanout=4)        6.210   i_daisy/par_dat_o_0
    SLICE_X36Y36.CLK     Tdick                 0.067   i_daisy/i_test/rx_dat[3]
                                                       i_daisy/i_test/rx_dat_0
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (0.523ns logic, 6.210ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack:                  2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (1.414ns logic, 3.582ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (1.414ns logic, 3.582ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (1.414ns logic, 3.582ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (1.414ns logic, 3.582ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  2.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_err_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.414ns logic, 3.553ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_err_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.414ns logic, 3.553ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_err_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.414ns logic, 3.553ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.780 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_err_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y47.SR      net (fanout=8)        1.495   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y47.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[31]
                                                       i_daisy/i_test/rx_err_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.414ns logic, 3.553ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.647ns logic, 3.243ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.647ns logic, 3.243ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.647ns logic, 3.243ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.647ns logic, 3.243ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.778 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y44.SR      net (fanout=8)        1.147   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y44.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[19]
                                                       i_daisy/i_test/rx_dat_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.647ns logic, 3.234ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.778 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y44.SR      net (fanout=8)        1.147   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y44.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[19]
                                                       i_daisy/i_test/rx_dat_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.647ns logic, 3.234ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.778 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y44.SR      net (fanout=8)        1.147   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y44.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[19]
                                                       i_daisy/i_test/rx_dat_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.647ns logic, 3.234ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.778 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_dat_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y44.SR      net (fanout=8)        1.147   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y44.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[19]
                                                       i_daisy/i_test/rx_dat_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.647ns logic, 3.234ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_dat_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.647ns logic, 3.214ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_dat_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.647ns logic, 3.214ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_dat_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.647ns logic, 3.214ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.777 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_dat_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y42.SR      net (fanout=8)        1.156   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y42.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[11]
                                                       i_daisy/i_test/rx_dat_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.647ns logic, 3.214ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (0.779 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y46.SR      net (fanout=8)        1.353   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y46.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[27]
                                                       i_daisy/i_test/rx_err_cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.414ns logic, 3.440ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (0.779 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y46.SR      net (fanout=8)        1.353   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y46.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[27]
                                                       i_daisy/i_test/rx_err_cnt_26
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.414ns logic, 3.440ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (0.779 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y46.SR      net (fanout=8)        1.353   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y46.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[27]
                                                       i_daisy/i_test/rx_err_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.414ns logic, 3.440ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_10 (FF)
  Destination:          i_daisy/i_test/rx_err_cnt_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (0.779 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_10 to i_daisy/i_test/rx_err_cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_10
    SLICE_X38Y36.D1      net (fanout=2)        0.850   i_daisy/i_test/rx_dat[10]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.D       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_err_cnt_val321
    SLICE_X34Y46.SR      net (fanout=8)        1.353   i_daisy/i_test/Mcount_rx_err_cnt_val
    SLICE_X34Y46.CLK     Tsrck                 0.524   i_daisy/tst_err_cnt[27]
                                                       i_daisy/i_test/rx_err_cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.414ns logic, 3.440ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_daisy/i_test/rx_dat_8 (FF)
  Destination:          i_daisy/i_test/rx_dat_cnt_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.778 - 0.911)
  Source Clock:         i_daisy/rxp_clk rising at 0.000ns
  Destination Clock:    i_daisy/rxp_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_daisy/i_test/rx_dat_8 to i_daisy/i_test/rx_dat_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.518   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/rx_dat_8
    SLICE_X38Y36.D2      net (fanout=2)        0.821   i_daisy/i_test/rx_dat[8]
    SLICE_X38Y36.D       Tilo                  0.124   i_daisy/i_test/rx_dat[11]
                                                       i_daisy/i_test/n0020<15>2
    SLICE_X36Y37.C1      net (fanout=1)        0.804   i_daisy/i_test/n0020<15>1
    SLICE_X36Y37.C       Tilo                  0.124   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/n0020<15>3
    SLICE_X36Y37.D4      net (fanout=2)        0.433   i_daisy/i_test/n0020
    SLICE_X36Y37.DMUX    Tilo                  0.357   i_daisy/i_test/rx_dat[15]
                                                       i_daisy/i_test/Mcount_rx_dat_cnt_val321
    SLICE_X30Y44.SR      net (fanout=8)        1.147   i_daisy/i_test/Mcount_rx_dat_cnt_val
    SLICE_X30Y44.CLK     Tsrck                 0.524   i_daisy/tst_dat_cnt[19]
                                                       i_daisy/i_test/rx_dat_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (1.647ns logic, 3.205ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_daisy_i_rx_par_clk = PERIOD TIMEGRP "i_daisy_i_rx_par_clk" TS_rx_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.845ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: i_daisy/i_rx/i_parclk_buf/I0
  Logical resource: i_daisy/i_rx/i_parclk_buf/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: i_daisy/i_rx/par_clk
--------------------------------------------------------------------------------
Slack: 6.333ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: i_daisy/i_rx/i_iserdese/CLKDIV
  Logical resource: i_daisy/i_rx/i_iserdese/CLKDIV
  Location pin: ILOGIC_X0Y38.CLKDIV
  Clock network: i_daisy/i_rx/par_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_0/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_0/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_0/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_1/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_1/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_1/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_2/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_2/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_2/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_3/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_3/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[3]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_3/CK
  Location pin: SLICE_X34Y40.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_4/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_4/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_4/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_5/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_5/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_5/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_6/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_6/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_6/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_7/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_7/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[7]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_7/CK
  Location pin: SLICE_X34Y41.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[11]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_8/CK
  Location pin: SLICE_X34Y42.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_daisy/tst_err_cnt[11]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_8/CK
  Location pin: SLICE_X34Y42.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: i_daisy/tst_err_cnt[11]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_8/CK
  Location pin: SLICE_X34Y42.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_daisy/tst_err_cnt[11]/CLK
  Logical resource: i_daisy/i_test/rx_err_cnt_9/CK
  Location pin: SLICE_X34Y42.CLK
  Clock network: i_daisy/rxp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 3.4 ns VALID 8 ns BEFORE COMP "adc_clk_p_i";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.380ns.
--------------------------------------------------------------------------------
Slack:                  2.020ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_15 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.821ns (Levels of Logic = 2)
  Clock Path Delay:     4.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y79.CE      net (fanout=5)        1.121   i_asg/i_cha/_n0274_inv
    SLICE_X41Y79.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[15]
                                                       i_asg/i_cha/rep_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (2.219ns logic, 3.602ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y79.CLK     net (fanout=1146)     1.555   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.031ns logic, 3.435ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_6 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.700ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X39Y79.CE      net (fanout=5)        1.000   i_asg/i_cha/_n0274_inv
    SLICE_X39Y79.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[6]
                                                       i_asg/i_cha/rep_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.219ns logic, 3.481ns route)
                                                       (38.9% logic, 61.1% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X39Y79.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_5 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.700ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X39Y79.CE      net (fanout=5)        1.000   i_asg/i_cha/_n0274_inv
    SLICE_X39Y79.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[6]
                                                       i_asg/i_cha/rep_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.219ns logic, 3.481ns route)
                                                       (38.9% logic, 61.1% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X39Y79.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_4 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.700ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X39Y79.CE      net (fanout=5)        1.000   i_asg/i_cha/_n0274_inv
    SLICE_X39Y79.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[6]
                                                       i_asg/i_cha/rep_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.219ns logic, 3.481ns route)
                                                       (38.9% logic, 61.1% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X39Y79.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_13 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CE      net (fanout=5)        0.980   i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[14]
                                                       i_asg/i_cha/rep_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.219ns logic, 3.461ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y78.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_12 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CE      net (fanout=5)        0.980   i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[14]
                                                       i_asg/i_cha/rep_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.219ns logic, 3.461ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y78.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_14 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CE      net (fanout=5)        0.980   i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[14]
                                                       i_asg/i_cha/rep_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.219ns logic, 3.461ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y78.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_11 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Delay:     4.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CE      net (fanout=5)        0.980   i_asg/i_cha/_n0274_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[14]
                                                       i_asg/i_cha/rep_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.219ns logic, 3.461ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y78.CLK     net (fanout=1146)     1.554   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.031ns logic, 3.434ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_3 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CE      net (fanout=5)        0.969   i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[3]
                                                       i_asg/i_cha/rep_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.219ns logic, 3.450ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y76.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_2 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CE      net (fanout=5)        0.969   i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[3]
                                                       i_asg/i_cha/rep_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.219ns logic, 3.450ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y76.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_1 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CE      net (fanout=5)        0.969   i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[3]
                                                       i_asg/i_cha/rep_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.219ns logic, 3.450ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y76.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_0 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CE      net (fanout=5)        0.969   i_asg/i_cha/_n0274_inv
    SLICE_X41Y76.CLK     Tceck                 0.205   i_asg/i_cha/rep_cnt[3]
                                                       i_asg/i_cha/rep_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.219ns logic, 3.450ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X41Y76.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_8 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CE      net (fanout=5)        0.859   i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CLK     Tceck                 0.169   i_asg/i_cha/rep_cnt[10]
                                                       i_asg/i_cha/rep_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.183ns logic, 3.340ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X38Y77.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_7 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CE      net (fanout=5)        0.859   i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CLK     Tceck                 0.169   i_asg/i_cha/rep_cnt[10]
                                                       i_asg/i_cha/rep_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.183ns logic, 3.340ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X38Y77.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_10 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CE      net (fanout=5)        0.859   i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CLK     Tceck                 0.169   i_asg/i_cha/rep_cnt[10]
                                                       i_asg/i_cha/rep_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.183ns logic, 3.340ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X38Y77.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_cha/rep_cnt_9 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Delay:     4.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_cha/rep_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X33Y73.C4      net (fanout=4)        2.481   exp_p_in[0]
    SLICE_X33Y73.CMUX    Tilo                  0.543   i_asg/i_cha/_n0274_inv
                                                       i_asg/i_cha/_n0274_inv_G
                                                       i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CE      net (fanout=5)        0.859   i_asg/i_cha/_n0274_inv
    SLICE_X38Y77.CLK     Tceck                 0.169   i_asg/i_cha/rep_cnt[10]
                                                       i_asg/i_cha/rep_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.183ns logic, 3.340ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_cha/rep_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X38Y77.CLK     net (fanout=1146)     1.551   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.031ns logic, 3.431ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.521ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_3 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.237ns (Levels of Logic = 2)
  Clock Path Delay:     4.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CE      net (fanout=4)        0.495   i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[3]
                                                       i_asg/i_chb/rep_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.800ns logic, 3.437ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X31Y75.CLK     net (fanout=1146)     1.472   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.031ns logic, 3.352ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.521ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_2 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.237ns (Levels of Logic = 2)
  Clock Path Delay:     4.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CE      net (fanout=4)        0.495   i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[3]
                                                       i_asg/i_chb/rep_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.800ns logic, 3.437ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X31Y75.CLK     net (fanout=1146)     1.472   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.031ns logic, 3.352ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.521ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_1 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.237ns (Levels of Logic = 2)
  Clock Path Delay:     4.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CE      net (fanout=4)        0.495   i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[3]
                                                       i_asg/i_chb/rep_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.800ns logic, 3.437ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X31Y75.CLK     net (fanout=1146)     1.472   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.031ns logic, 3.352ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.521ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_0 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.237ns (Levels of Logic = 2)
  Clock Path Delay:     4.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CE      net (fanout=4)        0.495   i_asg/i_chb/_n0274_inv
    SLICE_X31Y75.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[3]
                                                       i_asg/i_chb/rep_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.800ns logic, 3.437ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X31Y75.CLK     net (fanout=1146)     1.472   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.031ns logic, 3.352ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_5 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.238ns (Levels of Logic = 2)
  Clock Path Delay:     4.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CE      net (fanout=4)        0.496   i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[7]
                                                       i_asg/i_chb/rep_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.800ns logic, 3.438ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y76.CLK     net (fanout=1146)     1.474   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.031ns logic, 3.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_4 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.238ns (Levels of Logic = 2)
  Clock Path Delay:     4.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CE      net (fanout=4)        0.496   i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[7]
                                                       i_asg/i_chb/rep_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.800ns logic, 3.438ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y76.CLK     net (fanout=1146)     1.474   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.031ns logic, 3.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_7 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.238ns (Levels of Logic = 2)
  Clock Path Delay:     4.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CE      net (fanout=4)        0.496   i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[7]
                                                       i_asg/i_chb/rep_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.800ns logic, 3.438ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y76.CLK     net (fanout=1146)     1.474   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.031ns logic, 3.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_6 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.238ns (Levels of Logic = 2)
  Clock Path Delay:     4.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CE      net (fanout=4)        0.496   i_asg/i_chb/_n0274_inv
    SLICE_X29Y76.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[7]
                                                       i_asg/i_chb/rep_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.800ns logic, 3.438ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y76.CLK     net (fanout=1146)     1.474   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.031ns logic, 3.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_13 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.230ns (Levels of Logic = 2)
  Clock Path Delay:     4.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CE      net (fanout=4)        0.488   i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[15]
                                                       i_asg/i_chb/rep_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.800ns logic, 3.430ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y78.CLK     net (fanout=1146)     1.477   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (1.031ns logic, 3.357ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_14 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.230ns (Levels of Logic = 2)
  Clock Path Delay:     4.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CE      net (fanout=4)        0.488   i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[15]
                                                       i_asg/i_chb/rep_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.800ns logic, 3.430ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y78.CLK     net (fanout=1146)     1.477   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (1.031ns logic, 3.357ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_12 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.230ns (Levels of Logic = 2)
  Clock Path Delay:     4.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CE      net (fanout=4)        0.488   i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[15]
                                                       i_asg/i_chb/rep_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.800ns logic, 3.430ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y78.CLK     net (fanout=1146)     1.477   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (1.031ns logic, 3.357ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_15 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.230ns (Levels of Logic = 2)
  Clock Path Delay:     4.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CE      net (fanout=4)        0.488   i_asg/i_chb/_n0274_inv
    SLICE_X29Y78.CLK     Tceck                 0.205   i_asg/i_chb/rep_cnt[15]
                                                       i_asg/i_chb/rep_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.800ns logic, 3.430ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X29Y78.CLK     net (fanout=1146)     1.477   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (1.031ns logic, 3.357ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.558ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_10 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Clock Path Delay:     4.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X28Y76.CE      net (fanout=4)        0.496   i_asg/i_chb/_n0274_inv
    SLICE_X28Y76.CLK     Tceck                 0.169   i_asg/i_chb/rep_cnt[11]
                                                       i_asg/i_chb/rep_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.764ns logic, 3.438ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X28Y76.CLK     net (fanout=1146)     1.474   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.031ns logic, 3.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  2.558ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               exp_p_io[0] (PAD)
  Destination:          i_asg/i_chb/rep_cnt_11 (FF)
  Destination Clock:    adc_clk rising at 0.000ns
  Requirement:          3.400ns
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Clock Path Delay:     4.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: exp_p_io[0] to i_asg/i_chb/rep_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G17.I                Tiopi                 1.471   exp_p_io[0]
                                                       exp_p_io[0]
                                                       exp_iobuf[0].i_iobufp/IBUF
    SLICE_X31Y77.A1      net (fanout=4)        2.942   exp_p_in[0]
    SLICE_X31Y77.A       Tilo                  0.124   i_asg/i_chb/set_rgate_i_rep_cnt[15]_AND_2302_o
                                                       i_asg/i_chb/_n0274_inv
    SLICE_X28Y76.CE      net (fanout=4)        0.496   i_asg/i_chb/_n0274_inv
    SLICE_X28Y76.CLK     Tceck                 0.169   i_asg/i_chb/rep_cnt[11]
                                                       i_asg/i_chb/rep_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.764ns logic, 3.438ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: adc_clk_p_i to i_asg/i_chb/rep_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U18.I                Tiopi                 0.940   adc_clk_p_i
                                                       adc_clk_p_i
                                                       i_analog/i_clk/IBUFDS
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.880   i_analog/adc_clk_in
    BUFGCTRL_X0Y2.O      Tbccko_O              0.091   i_analog/i_adc_buf
                                                       i_analog/i_adc_buf
    SLICE_X28Y76.CLK     net (fanout=1146)     1.474   adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.031ns logic, 3.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_rx_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_rx_clk                      |      4.000ns|      1.667ns|      3.145ns|            0|            0|            0|         5938|
| TS_i_daisy_i_rx_par_clk       |      8.000ns|      6.290ns|          N/A|            0|            0|         5938|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock adc_clk_p_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
adc_dat_a_i[2] |   -1.145(R)|      FAST  |    4.236(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[3] |   -1.229(R)|      FAST  |    4.319(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[4] |   -1.138(R)|      FAST  |    4.229(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[5] |   -1.139(R)|      FAST  |    4.226(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[6] |   -1.122(R)|      FAST  |    4.213(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[7] |   -1.120(R)|      FAST  |    4.210(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[8] |   -1.168(R)|      FAST  |    4.261(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[9] |   -1.175(R)|      FAST  |    4.267(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[10]|   -1.188(R)|      FAST  |    4.281(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[11]|   -1.199(R)|      FAST  |    4.290(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[12]|   -1.196(R)|      FAST  |    4.287(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[13]|   -1.132(R)|      FAST  |    4.219(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[14]|   -1.175(R)|      FAST  |    4.264(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_a_i[15]|   -1.234(R)|      FAST  |    4.324(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[2] |   -1.248(R)|      FAST  |    4.339(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[3] |   -1.256(R)|      FAST  |    4.349(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[4] |   -1.221(R)|      FAST  |    4.315(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[5] |   -1.213(R)|      FAST  |    4.306(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[6] |   -1.212(R)|      FAST  |    4.305(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[7] |   -1.219(R)|      FAST  |    4.305(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[8] |   -1.244(R)|      FAST  |    4.338(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[9] |   -1.223(R)|      FAST  |    4.309(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[10]|   -1.213(R)|      FAST  |    4.302(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[11]|   -1.211(R)|      FAST  |    4.300(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[12]|   -1.236(R)|      FAST  |    4.328(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[13]|   -1.214(R)|      FAST  |    4.303(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[14]|   -1.234(R)|      FAST  |    4.327(R)|      SLOW  |adc_clk           |   0.000|
adc_dat_b_i[15]|   -1.207(R)|      FAST  |    4.296(R)|      SLOW  |adc_clk           |   0.000|
exp_p_io[0]    |    1.380(R)|      SLOW  |    3.731(R)|      SLOW  |adc_clk           |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock adc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_n_i    |   11.601|         |         |         |
adc_clk_p_i    |   11.601|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_n_i    |   11.601|         |         |         |
adc_clk_p_i    |   11.601|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock daisy_n_i[1]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
daisy_n_i[1]   |    6.290|         |         |         |
daisy_p_i[1]   |    6.290|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock daisy_p_i[1]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
daisy_n_i[1]   |    6.290|         |         |         |
daisy_p_i[1]   |    6.290|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 3.4 ns VALID 8 ns BEFORE COMP "adc_clk_p_i";
Worst Case Data Window 5.729; Ideal Clock Offset To Actual Clock -0.885; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
adc_dat_a_i[2]    |   -1.145(R)|      FAST  |    4.236(R)|      SLOW  |    4.545|    0.364|        2.091|
adc_dat_a_i[3]    |   -1.229(R)|      FAST  |    4.319(R)|      SLOW  |    4.629|    0.281|        2.174|
adc_dat_a_i[4]    |   -1.138(R)|      FAST  |    4.229(R)|      SLOW  |    4.538|    0.371|        2.084|
adc_dat_a_i[5]    |   -1.139(R)|      FAST  |    4.226(R)|      SLOW  |    4.539|    0.374|        2.083|
adc_dat_a_i[6]    |   -1.122(R)|      FAST  |    4.213(R)|      SLOW  |    4.522|    0.387|        2.068|
adc_dat_a_i[7]    |   -1.120(R)|      FAST  |    4.210(R)|      SLOW  |    4.520|    0.390|        2.065|
adc_dat_a_i[8]    |   -1.168(R)|      FAST  |    4.261(R)|      SLOW  |    4.568|    0.339|        2.114|
adc_dat_a_i[9]    |   -1.175(R)|      FAST  |    4.267(R)|      SLOW  |    4.575|    0.333|        2.121|
adc_dat_a_i[10]   |   -1.188(R)|      FAST  |    4.281(R)|      SLOW  |    4.588|    0.319|        2.135|
adc_dat_a_i[11]   |   -1.199(R)|      FAST  |    4.290(R)|      SLOW  |    4.599|    0.310|        2.145|
adc_dat_a_i[12]   |   -1.196(R)|      FAST  |    4.287(R)|      SLOW  |    4.596|    0.313|        2.142|
adc_dat_a_i[13]   |   -1.132(R)|      FAST  |    4.219(R)|      SLOW  |    4.532|    0.381|        2.076|
adc_dat_a_i[14]   |   -1.175(R)|      FAST  |    4.264(R)|      SLOW  |    4.575|    0.336|        2.120|
adc_dat_a_i[15]   |   -1.234(R)|      FAST  |    4.324(R)|      SLOW  |    4.634|    0.276|        2.179|
adc_dat_b_i[2]    |   -1.248(R)|      FAST  |    4.339(R)|      SLOW  |    4.648|    0.261|        2.193|
adc_dat_b_i[3]    |   -1.256(R)|      FAST  |    4.349(R)|      SLOW  |    4.656|    0.251|        2.202|
adc_dat_b_i[4]    |   -1.221(R)|      FAST  |    4.315(R)|      SLOW  |    4.621|    0.285|        2.168|
adc_dat_b_i[5]    |   -1.213(R)|      FAST  |    4.306(R)|      SLOW  |    4.613|    0.294|        2.160|
adc_dat_b_i[6]    |   -1.212(R)|      FAST  |    4.305(R)|      SLOW  |    4.612|    0.295|        2.159|
adc_dat_b_i[7]    |   -1.219(R)|      FAST  |    4.305(R)|      SLOW  |    4.619|    0.295|        2.162|
adc_dat_b_i[8]    |   -1.244(R)|      FAST  |    4.338(R)|      SLOW  |    4.644|    0.262|        2.191|
adc_dat_b_i[9]    |   -1.223(R)|      FAST  |    4.309(R)|      SLOW  |    4.623|    0.291|        2.166|
adc_dat_b_i[10]   |   -1.213(R)|      FAST  |    4.302(R)|      SLOW  |    4.613|    0.298|        2.158|
adc_dat_b_i[11]   |   -1.211(R)|      FAST  |    4.300(R)|      SLOW  |    4.611|    0.300|        2.156|
adc_dat_b_i[12]   |   -1.236(R)|      FAST  |    4.328(R)|      SLOW  |    4.636|    0.272|        2.182|
adc_dat_b_i[13]   |   -1.214(R)|      FAST  |    4.303(R)|      SLOW  |    4.614|    0.297|        2.159|
adc_dat_b_i[14]   |   -1.234(R)|      FAST  |    4.327(R)|      SLOW  |    4.634|    0.273|        2.181|
adc_dat_b_i[15]   |   -1.207(R)|      FAST  |    4.296(R)|      SLOW  |    4.607|    0.304|        2.152|
exp_p_io[0]       |    1.380(R)|      SLOW  |    3.731(R)|      SLOW  |    2.020|    0.869|        0.576|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.380|         -  |       4.349|         -  |    2.020|    0.251|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1659077 paths, 0 nets, and 21168 connections

Design statistics:
   Minimum period:   7.978ns{1}   (Maximum frequency: 125.345MHz)
   Minimum input required time before clock:   1.380ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 10 11:04:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 790 MB



