<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/><title>List of Intel chipsets - Wikipedia</title><script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"aa56bc5d-4dee-495a-9954-630854175ffb","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"List_of_Intel_chipsets","wgTitle":"List of Intel chipsets","wgCurRevisionId":992235430,"wgRevisionId":992235430,"wgArticleId":411523,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 maint: archived copy as title","Pages using web citations with no URL","Webarchive template wayback links","Articles with short description","Short description is different from Wikidata","Intel x86 microprocessors","Chipsets","Intel chipsets","Lists of computer hardware"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"List_of_Intel_chipsets","wgRelevantArticleId":411523,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"82430VX","wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgInternalRedirectTargetUrl":"/wiki/List_of_Intel_chipsets#Pentium_chipsets","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0,"wgULSPosition":"interlanguage","wgWikibaseItemId":"Q1665554"};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.styles.legacy":"ready","jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","wikibase.client.init":"ready"};RLPAGEMODULES=["mediawiki.action.view.redirect","ext.cite.ux-enhancements","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.legacy.js","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.extra-toolbar-buttons","ext.gadget.refToolbar","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script><script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script><link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/><script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script><meta name="ResourceLoaderDynamicStyles" content=""/><link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/><meta name="generator" content="MediaWiki 1.36.0-wmf.18"/><meta name="referrer" content="origin"/><meta name="referrer" content="origin-when-crossorigin"/><meta name="referrer" content="origin-when-cross-origin"/><meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/4/48/Pentium_E2220_with_Intel_i945GC_Chipset.jpg/1200px-Pentium_E2220_with_Intel_i945GC_Chipset.jpg"/><link rel="preconnect" href="//upload.wikimedia.org"/><link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/List_of_Intel_chipsets#Pentium_chipsets"/><link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit"/><link rel="edit" title="Edit this page" href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit"/><link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/><link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/><link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/><link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/><link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/><link rel="canonical" href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets#Pentium_chipsets"/><link rel="dns-prefetch" href="//login.wikimedia.org"/><link rel="dns-prefetch" href="//meta.wikimedia.org" /></head><body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-List_of_Intel_chipsets rootpage-List_of_Intel_chipsets skin-vector action-view skin-vector-legacy"><div id="mw-page-base" class="noprint"></div><div id="mw-head-base" class="noprint"></div><div id="content" class="mw-body" role="main">	<a id="top"></a>	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>	<div class="mw-indicators mw-body-content">	</div>	<h1 id="firstHeading" class="firstHeading" lang="en">List of Intel chipsets</h1>	<div id="bodyContent" class="mw-body-content">		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>		<div id="contentSub"><span class="mw-redirectedfrom">&#160;&#160;(Redirected from <a href="/w/index.php?title=82430VX&amp;redirect=no" class="mw-redirect" title="82430VX">82430VX</a>)</span></div>		<div id="contentSub2"></div>				<div id="jump-to-nav"></div>		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>		<a class="mw-jump-link" href="#searchInput">Jump to search</a>		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Wikipedia list article</div><div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:Pentium_E2220_with_Intel_i945GC_Chipset.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/48/Pentium_E2220_with_Intel_i945GC_Chipset.jpg/300px-Pentium_E2220_with_Intel_i945GC_Chipset.jpg" decoding="async" width="300" height="182" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/48/Pentium_E2220_with_Intel_i945GC_Chipset.jpg/450px-Pentium_E2220_with_Intel_i945GC_Chipset.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/48/Pentium_E2220_with_Intel_i945GC_Chipset.jpg/600px-Pentium_E2220_with_Intel_i945GC_Chipset.jpg 2x" data-file-width="3826" data-file-height="2317" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Pentium_E2220_with_Intel_i945GC_Chipset.jpg" class="internal" title="Enlarge"></a></div>Intel i945GC <a href="/wiki/Northbridge_(computing)" title="Northbridge (computing)">northbridge</a> with <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> microprocessor</div></div></div><p>This article provides a <b>list of motherboard <a href="/wiki/Chipset" title="Chipset">chipsets</a> made by <a href="/wiki/Intel" title="Intel">Intel</a></b>, divided into three main categories: those that use the <a href="/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect">PCI</a> bus for interconnection (the 4xx series), those that connect using specialized "hub links" (the 8xx series), and those that connect using <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> (the 9xx series). The chipsets are listed in chronological order.</p><div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div><ul><li class="toclevel-1 tocsection-1"><a href="#Pre-chipset_situation"><span class="tocnumber">1</span> <span class="toctext">Pre-chipset situation</span></a></li><li class="toclevel-1 tocsection-2"><a href="#Early_chipsets"><span class="tocnumber">2</span> <span class="toctext">Early chipsets</span></a></li><li class="toclevel-1 tocsection-3"><a href="#4xx_chipsets"><span class="tocnumber">3</span> <span class="toctext">4xx chipsets</span></a><ul><li class="toclevel-2 tocsection-4"><a href="#80486_chipsets"><span class="tocnumber">3.1</span> <span class="toctext">80486 chipsets</span></a></li><li class="toclevel-2 tocsection-5"><a href="#Pentium_chipsets"><span class="tocnumber">3.2</span> <span class="toctext">Pentium chipsets</span></a></li><li class="toclevel-2 tocsection-6"><a href="#Pentium_Pro/II/III_chipsets"><span class="tocnumber">3.3</span> <span class="toctext">Pentium Pro/II/III chipsets</span></a></li><li class="toclevel-2 tocsection-7"><a href="#Southbridge_4xx_chipsets"><span class="tocnumber">3.4</span> <span class="toctext">Southbridge 4xx chipsets</span></a></li></ul></li><li class="toclevel-1 tocsection-8"><a href="#8xx_chipsets"><span class="tocnumber">4</span> <span class="toctext">8xx chipsets</span></a><ul><li class="toclevel-2 tocsection-9"><a href="#Pentium_II/III_chipsets"><span class="tocnumber">4.1</span> <span class="toctext">Pentium II/III chipsets</span></a></li><li class="toclevel-2 tocsection-10"><a href="#Pentium_III_mobile_chipsets"><span class="tocnumber">4.2</span> <span class="toctext">Pentium III mobile chipsets</span></a></li><li class="toclevel-2 tocsection-11"><a href="#Pentium_4_chipsets"><span class="tocnumber">4.3</span> <span class="toctext">Pentium 4 chipsets</span></a></li><li class="toclevel-2 tocsection-12"><a href="#Pentium_4-M/Pentium_M/Celeron_M_mobile_chipsets"><span class="tocnumber">4.4</span> <span class="toctext">Pentium 4-M/Pentium M/Celeron M mobile chipsets</span></a></li><li class="toclevel-2 tocsection-13"><a href="#Southbridge_8xx_chipsets"><span class="tocnumber">4.5</span> <span class="toctext">Southbridge 8xx chipsets</span></a></li></ul></li><li class="toclevel-1 tocsection-14"><a href="#9xx_chipsets_and_3/4_Series_chipsets"><span class="tocnumber">5</span> <span class="toctext">9xx chipsets and 3/4 Series chipsets</span></a><ul><li class="toclevel-2 tocsection-15"><a href="#Pentium_4/Pentium_D/Pentium_EE_chipsets"><span class="tocnumber">5.1</span> <span class="toctext">Pentium 4/Pentium D/Pentium EE chipsets</span></a></li><li class="toclevel-2 tocsection-16"><a href="#Pentium_M/Celeron_M_mobile_chipsets"><span class="tocnumber">5.2</span> <span class="toctext">Pentium M/Celeron M mobile chipsets</span></a></li><li class="toclevel-2 tocsection-17"><a href="#Core/Core_2_mobile_chipsets"><span class="tocnumber">5.3</span> <span class="toctext">Core/Core 2 mobile chipsets</span></a></li><li class="toclevel-2 tocsection-18"><a href="#Core_2_chipsets"><span class="tocnumber">5.4</span> <span class="toctext">Core 2 chipsets</span></a></li><li class="toclevel-2 tocsection-19"><a href="#Core_2_mobile_chipsets"><span class="tocnumber">5.5</span> <span class="toctext">Core 2 mobile chipsets</span></a></li><li class="toclevel-2 tocsection-20"><a href="#Southbridge_9xx_and_3/4_Series_chipsets"><span class="tocnumber">5.6</span> <span class="toctext">Southbridge 9xx and 3/4 Series chipsets</span></a></li></ul></li><li class="toclevel-1 tocsection-21"><a href="#5/6/7/8/9_Series_chipsets"><span class="tocnumber">6</span> <span class="toctext">5/6/7/8/9 Series chipsets</span></a><ul><li class="toclevel-2 tocsection-22"><a href="#LGA_1156"><span class="tocnumber">6.1</span> <span class="toctext">LGA 1156</span></a></li><li class="toclevel-2 tocsection-23"><a href="#LGA_1155"><span class="tocnumber">6.2</span> <span class="toctext">LGA 1155</span></a></li><li class="toclevel-2 tocsection-24"><a href="#LGA_1150"><span class="tocnumber">6.3</span> <span class="toctext">LGA 1150</span></a></li><li class="toclevel-2 tocsection-25"><a href="#LGA_1366,_LGA_2011,_and_LGA_2011-v3"><span class="tocnumber">6.4</span> <span class="toctext">LGA 1366, LGA 2011, and LGA 2011-v3</span></a></li><li class="toclevel-2 tocsection-26"><a href="#Mobile_chipsets"><span class="tocnumber">6.5</span> <span class="toctext">Mobile chipsets</span></a></li></ul></li><li class="toclevel-1 tocsection-27"><a href="#100/200/300_Series_chipsets"><span class="tocnumber">7</span> <span class="toctext">100/200/300 Series chipsets</span></a><ul><li class="toclevel-2 tocsection-28"><a href="#LGA_1151_rev_1"><span class="tocnumber">7.1</span> <span class="toctext">LGA 1151 rev 1</span></a></li><li class="toclevel-2 tocsection-29"><a href="#LGA_1151_rev_2"><span class="tocnumber">7.2</span> <span class="toctext">LGA 1151 rev 2</span></a><ul><li class="toclevel-3 tocsection-30"><a href="#Xeon_chipsets"><span class="tocnumber">7.2.1</span> <span class="toctext">Xeon chipsets</span></a></li></ul></li><li class="toclevel-2 tocsection-31"><a href="#LGA_2066"><span class="tocnumber">7.3</span> <span class="toctext">LGA 2066</span></a></li><li class="toclevel-2 tocsection-32"><a href="#Mobile_chipsets_2"><span class="tocnumber">7.4</span> <span class="toctext">Mobile chipsets</span></a></li></ul></li><li class="toclevel-1 tocsection-33"><a href="#400_Series_chipsets"><span class="tocnumber">8</span> <span class="toctext">400 Series chipsets</span></a><ul><li class="toclevel-2 tocsection-34"><a href="#LGA_1200"><span class="tocnumber">8.1</span> <span class="toctext">LGA 1200</span></a></li></ul></li><li class="toclevel-1 tocsection-35"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li><li class="toclevel-1 tocsection-36"><a href="#Notes"><span class="tocnumber">10</span> <span class="toctext">Notes</span></a></li><li class="toclevel-1 tocsection-37"><a href="#References"><span class="tocnumber">11</span> <span class="toctext">References</span></a></li><li class="toclevel-1 tocsection-38"><a href="#External_links"><span class="tocnumber">12</span> <span class="toctext">External links</span></a></li></ul></div><h2><span class="mw-headline" id="Pre-chipset_situation">Pre-chipset situation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=1" title="Edit section: Pre-chipset situation">edit</a><span class="mw-editsection-bracket">]</span></span></h2><p>Early <a href="/wiki/IBM_XT" class="mw-redirect" title="IBM XT">IBM XT-compatible</a> <a href="/wiki/Motherboard" title="Motherboard">mainboards</a> did not have a chipset yet, but relied instead on a collection of discrete <a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">TTL</a> chips by Intel:<sup id="cite_ref-Tooley_1-0" class="reference"><a href="#cite_note-Tooley-1">&#91;1&#93;</a></sup></p><ul><li>the <a href="/wiki/Intel_8284" title="Intel 8284">8284</a> clock generator</li><li>the <a href="/wiki/Intel_8288" title="Intel 8288">8288</a> <a href="/w/index.php?title=Bus_controller&amp;action=edit&amp;redlink=1" class="new" title="Bus controller (page does not exist)">bus controller</a></li><li>the <a href="/wiki/Intel_8254" class="mw-redirect" title="Intel 8254">8254</a> <a href="/wiki/Programmable_Interval_Timer" class="mw-redirect" title="Programmable Interval Timer">Programmable Interval Timer</a></li><li>the <a href="/wiki/Intel_8255" title="Intel 8255">8255</a> <a href="/wiki/Parallel_port" title="Parallel port">parallel I/O</a> interface</li><li>the <a href="/wiki/Intel_8259" title="Intel 8259">8259</a> <a href="/wiki/Programmable_Interrupt_Controller" class="mw-redirect" title="Programmable Interrupt Controller">Programmable Interrupt Controller</a></li><li>the <a href="/wiki/Intel_8237" title="Intel 8237">8237</a> <a href="/wiki/Direct_memory_access" title="Direct memory access">DMA</a> controller</li></ul><h2><span class="mw-headline" id="Early_chipsets">Early chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=2" title="Edit section: Early chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><p>To integrate the functions needed on a mainboard into a smaller amount of ICs, Intel licensed the <a href="/wiki/ZyMOS" class="mw-redirect" title="ZyMOS">ZyMOS</a> POACH chipset for its <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a> and <a href="/wiki/Intel_80386" title="Intel 80386">Intel 80386</a>SX processors (the 82230/82231 High Integration AT-Compatible Chip Set). This chipset can be used with an 82335 High-integration Interface Device to provide support for the Intel 386SX.<sup id="cite_ref-intel1989_2-0" class="reference"><a href="#cite_note-intel1989-2">&#91;2&#93;</a></sup></p><p>List of early Intel chipset includes:<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup></p><ul><li>82091AA <a href="/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a>/<a href="/wiki/Industry_Standard_Architecture" title="Industry Standard Architecture">ISA</a> - Advanced Integrated Peripheral (AIP), includes: <a href="/wiki/Floppy_disk_controller" class="mw-redirect" title="Floppy disk controller">floppy disk controller</a>, 2× <a href="/wiki/Universal_asynchronous_receiver/transmitter" class="mw-redirect" title="Universal asynchronous receiver/transmitter">UARTs</a>, <a href="/wiki/Parallel_port" title="Parallel port">parallel port</a>, IDE controller, oscillator, etc.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup></li><li>82310 <a href="/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a> - announced in April 1988.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup> Includes: 82306 Local Channel Support Chip, 82307 DMA Controller/Central Arbiter, 82308 Micro Channel Bus Controller, 82309 Address Bus Controller, 82706 VGA Graphics Controller.<sup id="cite_ref-intel1989_2-1" class="reference"><a href="#cite_note-intel1989-2">&#91;2&#93;</a></sup></li><li>82350 <a href="/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a> - announced in September 1988.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-infoworld-1989-11-13_8-0" class="reference"><a href="#cite_note-infoworld-1989-11-13-8">&#91;8&#93;</a></sup></li><li>82311 MCA - announced in November 1988.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup> Includes: 82303 and 82304 Local I/O Channel Support Chips, 82307 DMA Controller/Central Arbiter, 82308 Micro Channel Bus Controller, 82309 Address Bus Controller, 82706 VGA Graphics Controller, 82077 Floppy Disk Controller.<sup id="cite_ref-intel1989_2-2" class="reference"><a href="#cite_note-intel1989-2">&#91;2&#93;</a></sup><sup id="cite_ref-infoworld-1989-11-13_8-1" class="reference"><a href="#cite_note-infoworld-1989-11-13-8">&#91;8&#93;</a></sup></li><li>82320 <a href="/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a> - announced in April 1989.<sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup></li><li>82340SX PC AT - announced in January 1990, it is the Topcat chipset licensed from VLSI.<sup id="cite_ref-intelToMarketVLSI_12-0" class="reference"><a href="#cite_note-intelToMarketVLSI-12">&#91;12&#93;</a></sup></li><li>82340DX PC AT - announced in January 1990, it is the Topcat chipset licensed from VLSI.<sup id="cite_ref-intelToMarketVLSI_12-1" class="reference"><a href="#cite_note-intelToMarketVLSI-12">&#91;12&#93;</a></sup></li><li>82360SL - announced in October 1990.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup> It was a chipset for the mobile <a href="/wiki/80386SL" class="mw-redirect" title="80386SL">80386SL</a> and <a href="/wiki/Intel_80486SL" title="Intel 80486SL">80486SL</a> processors. It integrated <a href="/wiki/Direct_memory_access" title="Direct memory access">DMA</a> controller, an interrupt controller <a href="/wiki/Programmable_Interrupt_Controller" class="mw-redirect" title="Programmable Interrupt Controller">PIC</a>, serial and parallel ports, and power-management logic for the processor.</li><li>82350DT <a href="/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a> - announced in April 1991.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup></li></ul><h2><span class="mw-headline" id="4xx_chipsets">4xx chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=3" title="Edit section: 4xx chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><h3><span class="mw-headline" id="80486_chipsets">80486 chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=4" title="Edit section: 80486 chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th><a href="/wiki/Chipset" title="Chipset">Chipset</a></th><th>Code Name</th><th>North Bridge</th><th>South Bridge</th><th>Release Date</th><th>Processors</th><th><a href="/wiki/Front_side_bus" class="mw-redirect" title="Front side bus">FSB</a></th><th><a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">SMP</a></th><th>Memory types</th><th>Max. memory</th><th><a href="/wiki/Parity_bit" title="Parity bit">Parity</a>/<a href="/wiki/Error-correcting_code" class="mw-redirect" title="Error-correcting code">ECC</a></th><th><a href="/wiki/CPU_Cache#Multi-level_caches" class="mw-redirect" title="CPU Cache">L2 Cache</a> Type</th><th><a href="/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect">PCI</a> support</th></tr><tr><td>420TX</td><td>Saturn</td><td>CDC (82424TX), DPU (82423TX)</td><td rowspan="2">SIO (System I/O)</td><td>November 1992</td><td>5&#160;<a href="/wiki/Volt" title="Volt">V</a> 486</td><td rowspan="2">Up to 33&#160;MHz</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="3"><a href="/wiki/FPRAM" class="mw-redirect" title="FPRAM">FPM</a></td><td>128&#160;<a href="/wiki/Megabyte" title="Megabyte">MB</a><sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup></td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Parity</td><td rowspan="3">Async.</td><td>1.0</td></tr><tr><td>420ZX</td><td>Saturn II</td><td>CDC (82424ZX), DPU (82423TX)</td><td rowspan="2">March 1994</td><td rowspan="2">5&#160;V/3.3&#160;V 486</td><td>160&#160;MB</td><td>2.1</td></tr><tr><td>420EX</td><td>Aries</td><td>PSC (82425EX)</td><td>IB (82426EX)</td><td>Up to 50&#160;MHz</td><td>128&#160;MB</td><td>2.0</td></tr></tbody></table><h3><span class="mw-headline" id="Pentium_chipsets">Pentium chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=5" title="Edit section: Pentium chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><p>While not an actual Intel chipset bug, the Mercury and Neptune chipsets could be found paired with RZ1000 and <a href="/wiki/CMD640" title="CMD640">CMD640</a> IDE controllers with data corruption bugs. L2 caches are direct-mapped with <a href="/wiki/Static_random-access_memory" title="Static random-access memory">SRAM</a> tag RAM, write-back for 430FX, HX, VX, and TX.</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th>Chipset</th><th>Code Name</th><th>Part Numbers</th><th>South Bridge</th><th>Release Date</th><th>Processors</th><th>FSB</th><th>SMP</th><th>Memory types</th><th>Max. memory</th><th>Max. cacheable</th><th>Parity/ECC</th><th>L2 Cache Type</th><th>PCI support</th><th>AGP support</th></tr><tr><td>430LX</td><td>Mercury<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup></td><td>82434LX (PCMC)<br />2x 82433LX (LBX)</td><td>SIO (ISA)<br />PCEB/ESC (EISA)</td><td>March 1993</td><td>P60/66</td><td>60/66&#160;MHz</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="2">FPM</td><td>192&#160;MB</td><td>192&#160;MB</td><td rowspan="2" style="background:#FFB;vertical-align:middle;text-align:center;" class="table-partial">Parity</td><td rowspan="2">Async.</td><td rowspan="4">2.0</td><td rowspan="7" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td>430NX</td><td>Neptune<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup></td><td>82434NX (PCMC)<br />2x 82433NX (LBX)</td><td>SIO (ISA)<br />SIO.A (DP ISA)<br />PCEB/ESC (EISA)</td><td>March 1994</td><td rowspan="6">P75+</td><td rowspan="4">50/60/66&#160;MHz</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>512&#160;MB</td><td>512&#160;MB</td></tr><tr><td>430FX</td><td>Triton<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup><sup id="cite_ref-TritonIIref_19-0" class="reference"><a href="#cite_note-TritonIIref-19">&#91;19&#93;</a></sup></td><td>82437FX/JX (TSC)<br />2x 82438FX (TDP)</td><td><a href="/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIX</a></td><td>January 1995</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="3">FPM/<a href="/wiki/Dynamic_random_access_memory#Extended_data_out_(EDO)_DRAM" class="mw-redirect" title="Dynamic random access memory">EDO</a></td><td rowspan="2">128&#160;MB</td><td rowspan="2">64&#160;MB</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td><td rowspan="5">Async. / Pburst</td></tr><tr><td>430MX</td><td>Mobile Triton</td><td>82437MX</td><td>MPIIX</td><td>October 1995</td></tr><tr><td>430HX</td><td><a href="/wiki/Triton_II" title="Triton II">Triton II</a><sup id="cite_ref-TritonIIref_19-1" class="reference"><a href="#cite_note-TritonIIref-19">&#91;19&#93;</a></sup><sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup></td><td>82439HX/JHX&#160;(TXC)</td><td rowspan="2">PIIX3</td><td rowspan="2">February 1996</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>512&#160;MB</td><td>64&#160;MB<br />512&#160;MB (w/ 11-bit <a href="/wiki/Tag_RAM" class="mw-redirect" title="Tag RAM">tag RAM</a>)<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup></td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Both</td><td rowspan="3">2.1</td></tr><tr><td>430VX</td><td>Triton&#160;II<sup id="cite_ref-TritonIIref_19-2" class="reference"><a href="#cite_note-TritonIIref-19">&#91;19&#93;</a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup></td><td>82437VX (TVX)<br />2x 82438VX (TDX)</td><td rowspan="2">60/66&#160;MHz</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="2">FPM/EDO/<a href="/wiki/SDR_SDRAM" class="mw-redirect" title="SDR SDRAM">SDRAM</a></td><td>128&#160;MB</td><td rowspan="2">64&#160;MB</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td></tr><tr><td>430TX<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;23&#93;</a></sup></td><td></td><td>82439TX (MTXC)</td><td>PIIX4</td><td>February 1997</td><td>256&#160;MB</td></tr></tbody></table><h3><span id="Pentium_Pro.2FII.2FIII_chipsets"></span><span class="mw-headline" id="Pentium_Pro/II/III_chipsets">Pentium Pro/II/III chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=6" title="Edit section: Pentium Pro/II/III chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">Part numbers</th><th rowspan="2">South Bridge</th><th rowspan="2">Release Date</th><th rowspan="2">Processors<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;a&#93;</a></sup></th><th rowspan="2">FSB</th><th rowspan="2">SMP</th><th colspan="3">Memory</th><th rowspan="2">Parity/ECC</th><th rowspan="2">PCI support</th><th rowspan="2">AGP support</th></tr><tr><th>Type</th><th>Max.</th><th>Bank</th></tr><tr><td>450KX</td><td>Mars</td><td>82451KX, 82452KX, 82453KX, 82454KX</td><td>SIO, SIO.A, PIIX (ISA)<br />PCEB/ESC (EISA)</td><td rowspan="2">November 1995</td><td rowspan="2">Pentium Pro</td><td rowspan="3">60/66&#160;MHz</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2">FPM</td><td>1&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a></td><td></td><td rowspan="4" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Both</td><td rowspan="2">2.0</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td>450GX</td><td>Orion</td><td>82451GX, 82452GX, 82453GX, 82454GX</td><td>SIO.A (ISA)<br />PCEB/ESC (EISA)</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes (up to four)</td><td>8&#160;GB</td><td></td></tr><tr><td><a href="/wiki/Intel_440FX" title="Intel 440FX">440FX</a></td><td>Natoma</td><td>82441FX, 82442FX</td><td>PIIX3 (ISA)<br />PCEB/ESC (EISA)</td><td>May 1996</td><td>Pentium Pro, Pentium II</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>FPM / EDO / <a href="/wiki/Dynamic_Random_Access_Memory#Burst_EDO_(BEDO)_DRAM" class="mw-redirect" title="Dynamic Random Access Memory">BEDO</a></td><td>1&#160;GB</td><td rowspan="2">4</td><td rowspan="3">2.1</td></tr><tr><td>440LX</td><td>Balboa</td><td>82443LX</td><td>PIIX4</td><td>August 1997</td><td rowspan="2">Pentium II, Celeron</td><td rowspan="2">66&#160;MHz</td><td>FPM / EDO / SDRAM</td><td>1&#160;GB EDO / 512&#160;MB SDRAM<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;26&#93;</a></sup></td><td rowspan="4" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">AGP 2×</td></tr><tr><td>440EX</td><td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>82443EX</td><td rowspan="6">PIIX4E</td><td rowspan="2">April 1998</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="2">EDO / SDRAM</td><td>256&#160;MB</td><td>2</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td></tr><tr><td><a href="/wiki/Intel_440BX" title="Intel 440BX">440BX</a></td><td>Seattle</td><td>82443BX</td><td>Pentium II/III, Celeron</td><td>66/100&#160;MHz</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>512&#160;MB (unregistered) / 1&#160;GB (registered)<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;27&#93;</a></sup></td><td rowspan="3">4</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Both</td><td>2.1 (64-bit optional)</td></tr><tr><td>440GX</td><td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>82443GX</td><td rowspan="2">June 1998</td><td rowspan="2">Pentium II/III, <a href="/wiki/Xeon" title="Xeon">Xeon</a></td><td rowspan="2">66/100&#160;MHz</td><td>SDRAM</td><td>2&#160;GB</td><td>2.1</td></tr><tr><td>450NX</td><td>82451NX, 82452NX, 82453NX, 82454NX</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes (up to four)</td><td>FPM / EDO</td><td>8&#160;GB</td><td>2.1 (64-bit optional)</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td>440ZX-66</td><td rowspan="2">82443ZX</td><td rowspan="2">November 1998</td><td rowspan="2">Celeron, Pentium II/III</td><td>66&#160;MHz</td><td rowspan="4" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="4">SDRAM</td><td rowspan="2">512&#160;MB</td><td rowspan="4">2</td><td rowspan="4" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td><td rowspan="3">2.1</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">AGP 2×</td></tr><tr><td>440ZX</td><td rowspan="3">66/100&#160;MHz</td></tr><tr><td>440ZX-M</td><td>82443ZX-M</td><td>PIIX4M</td><td></td><td>Pentium III, mobile Celeron</td><td>256&#160;MB</td></tr><tr><td>440MX</td><td>Banister</td><td>82443MX</td><td>Same chip</td><td></td><td>Pentium II/III, mobile Celeron</td><td>512&#160;MB</td><td>2.2</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr></tbody></table><h3><span class="mw-headline" id="Southbridge_4xx_chipsets">Southbridge 4xx chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=7" title="Edit section: Southbridge 4xx chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PCI IDE ISA Xcelerator</a></div><table class="wikitable" style="font-size: 90%;"><tbody><tr><th>Chipset</th><th>Part Number</th><th><a href="/wiki/Advanced_Technology_Attachment" class="mw-redirect" title="Advanced Technology Attachment">ATA</a> support</th><th><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> support</th><th><a href="/wiki/CMOS" title="CMOS">CMOS</a>/clock</th><th>ISA support</th><th>LPC support</th><th>Power management</th></tr><tr><td>ESC</td><td>82374EB/SB</td><td rowspan="4">None</td><td rowspan="6">None</td><td></td><td rowspan="10" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td></td><td></td></tr><tr><td>PCEB</td><td>82375EB/SB</td><td></td><td></td><td></td></tr><tr><td>SIO</td><td>82378IB/ZB</td><td rowspan="5" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="8" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="8"><a href="/wiki/System_Management_Mode" title="System Management Mode">SMM</a></td></tr><tr><td>SIO.A</td><td>82379AB</td></tr><tr><td>MPIIX</td><td>82371MX</td><td>PIO</td></tr><tr><td>PIIX</td><td>82371FB</td><td rowspan="2"><a href="/wiki/Programmed_input/output" class="mw-redirect" title="Programmed input/output">PIO</a>/<a href="/wiki/WDMA_(computer)" title="WDMA (computer)">WDMA</a></td></tr><tr><td>PIIX3</td><td>82371SB</td><td rowspan="4">1 Controller, 2 Ports</td></tr><tr><td>PIIX4</td><td>82371AB</td><td rowspan="3">PIO/<a href="/wiki/AT_Attachment#ATA_standards_versions,_transfer_rates,_and_features" class="mw-redirect" title="AT Attachment">UDMA 33</a></td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td>PIIX4E</td><td>82371EB</td></tr><tr><td>PIIX4M</td><td>82371MB</td></tr></tbody></table><h2><span class="mw-headline" id="8xx_chipsets">8xx chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=8" title="Edit section: 8xx chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><h3><span id="Pentium_II.2FIII_chipsets"></span><span class="mw-headline" id="Pentium_II/III_chipsets">Pentium II/III chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=9" title="Edit section: Pentium II/III chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th>Chipset</th><th>Code name</th><th>Part numbers</th><th>South bridge</th><th>Release date</th><th>Processors</th><th>FSB</th><th>SMP</th><th>Memory types</th><th>Max. memory</th><th>Memory banks</th><th>Parity or ECC</th><th>PCI</th><th>Ext. AGP/speed</th><th>IGP</th></tr><tr><td><a href="/wiki/Intel_810" title="Intel 810">810</a></td><td rowspan="3">Whitney</td><td>82810</td><td><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICH</a>/ICH0</td><td>April 1999</td><td rowspan="5">Celeron, Pentium II/III</td><td>66/100&#160;MHz</td><td rowspan="4" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>EDO/PC100 SDRAM</td><td rowspan="9">512&#160;MB</td><td rowspan="3">4</td><td rowspan="9" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td><td rowspan="11">v2.2/33&#160;MHz</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="7" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><a href="/wiki/Intel_810" title="Intel 810">810E</a></td><td rowspan="2">82810E</td><td>ICH</td><td>September 1999</td><td rowspan="11">66/100/133&#160;MHz</td><td rowspan="8">PC100/133 SDRAM</td></tr><tr><td><a href="/wiki/Intel_810" title="Intel 810">810E2</a></td><td>ICH2</td><td></td></tr><tr><td>815</td><td rowspan="6">Solano</td><td rowspan="2">82815</td><td>ICH</td><td rowspan="2">June 2000</td><td rowspan="6">6</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/AGP 4×</td></tr><tr><td>815E</td><td>ICH2</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes (2)</td></tr><tr><td>815G</td><td rowspan="2">82815G</td><td>ICH/ICH0</td><td rowspan="2">September 2001</td><td rowspan="3">Celeron, Pentium III</td><td rowspan="4" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td>815EG</td><td>ICH2</td></tr><tr><td>815P</td><td rowspan="2">82815EP</td><td>ICH/ICH0</td><td>March 2001</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/AGP 4×</td><td rowspan="5" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td>815EP</td><td>ICH2</td><td>November 2000</td><td rowspan="3">Celeron, Pentium II/III</td></tr><tr><td>820</td><td rowspan="3">Camino</td><td rowspan="2">82820</td><td>ICH</td><td>November 1999</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2">PC800 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a>/PC100 SDRAM (with <a href="/w/index.php?title=Memory_translator_hub&amp;action=edit&amp;redlink=1" class="new" title="Memory translator hub (page does not exist)">MTH</a>)</td><td rowspan="2">1&#160;GB</td><td rowspan="2">2</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Both</td></tr><tr><td>820E</td><td>ICH2</td><td>June 2000</td></tr><tr><td>840</td><td>82840</td><td>ICH</td><td>October 1999</td><td>Pentium III, Xeon</td><td><a href="/wiki/Dual-channel_architecture" class="mw-redirect" title="Dual-channel architecture">Dual-Channel</a> PC800 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a></td><td>4&#160;GB</td><td>2×4</td><td>v2.2/33&#160;MHz + PCI-X/66&#160;MHz</td></tr></tbody></table><h3><span class="mw-headline" id="Pentium_III_mobile_chipsets">Pentium III mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=10" title="Edit section: Pentium III mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th>Chipset</th><th>Code name</th><th>Part numbers</th><th>South bridge</th><th>Release date</th><th>Processors</th><th>FSB</th><th>SMP</th><th>Memory types</th><th>Max. memory</th><th>Memory banks</th><th>Parity or ECC</th><th>PCI</th><th>Ext. AGP/speed</th><th>IGP</th></tr><tr><td>815EM</td><td></td><td>82815EM</td><td>ICH2-M</td><td>October 2000</td><td>Mobile Celeron, Mobile Pentium III</td><td>100 MHz</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>PC100 SDRAM</td><td>512 MB</td><td>2</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td><td>v2.2/33&#160;MHz</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/AGP 4×</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td>830M</td><td rowspan="3">Almador</td><td>82830M</td><td rowspan="3">ICH3-M</td><td>July 2001</td><td rowspan="3">Celeron, Pentium III-M</td><td rowspan="3">100/133&#160;MHz</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="3">PC133 SDRAM</td><td rowspan="3">1&#160;GB</td><td rowspan="3">2</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Neither</td><td rowspan="3">v2.2/33&#160;MHz</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/AGP 4×</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td>830MP</td><td>82830MP</td><td></td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td>830MG</td><td>82830MG</td><td></td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr></tbody></table><h3><span class="mw-headline" id="Pentium_4_chipsets">Pentium 4 chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=11" title="Edit section: Pentium 4 chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 100%;"><tbody><tr><th>Chipset</th><th>Code name</th><th>Part numbers</th><th>South bridge</th><th>Release date</th><th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th><th>Processor brands</th><th>FSB<br />[ <a href="/wiki/Transfer_(computing)" title="Transfer (computing)">MT/s</a> ]</th><th><a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">SMP</a></th><th>Memory types</th><th>Max. memory<br />[ <a href="/wiki/Gibibyte" title="Gibibyte">GiB</a> ]</th><th>Parity/ECC</th><th>Graphics</th><th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><td>860</td><td>Colusa</td><td>82860 (MCH)</td><td rowspan="3">ICH2</td><td>May 2001</td><td><a href="/wiki/Socket_603" title="Socket 603">Socket 603</a>     <a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td><td><a href="/wiki/Xeon" title="Xeon">Xeon</a></td><td rowspan="3">400&#160;MT/s<br />(100&#160;MHz <a href="/wiki/Quad_data_rate" title="Quad data rate">QDR</a>)</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>PC800/600 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a></td><td>4 (w. 2 repeaters)</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes</td><td rowspan="5"><a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a> 4×</td><td></td></tr><tr><td>845</td><td>Brookdale</td><td>82845 (MCH)</td><td>January 2002</td><td rowspan="2"><a href="/wiki/Socket_423" title="Socket 423">Socket 423</a><p><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a></p></td><td rowspan="3">Celeron, Pentium 4</td><td rowspan="16" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 200/266<br /><a href="/wiki/SDR_SDRAM" class="mw-redirect" title="SDR SDRAM">SDR</a> 133</td><td>2 (DDR)<br />3 (SDR)</td><td></td></tr><tr><td><a href="/wiki/Intel_850" title="Intel 850">850</a></td><td>Tehama</td><td>82850 (MCH)</td><td>November 2000</td><td>PC800/600 RDRAM</td><td rowspan="9">2</td><td></td></tr><tr><td>850E</td><td>Tehama-E</td><td>82850E (MCH)</td><td>ICH2/ICH4</td><td rowspan="3">May 2002</td><td rowspan="3"><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a></td><td rowspan="4">400/533&#160;MT/s</td><td>PC1066/800/600 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a></td><td></td></tr><tr><td>845E</td><td>Brookdale-E</td><td>82845E (MCH)</td><td rowspan="6">ICH4</td><td rowspan="3">Celeron, Celeron D, Pentium 4</td><td><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 200/266</td><td>5.8&#160;W</td></tr><tr><td>845G</td><td>Brookdale-G</td><td>82845G (GMCH)</td><td><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 200/266<br /><a href="/wiki/SDR_SDRAM" class="mw-redirect" title="SDR SDRAM">SDR</a> 133</td><td rowspan="10" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td><a href="/wiki/Intel_Extreme_Graphics" class="mw-redirect" title="Intel Extreme Graphics">Intel Extreme Graphics</a><br />AGP 4×</td><td rowspan="2">5.1&#160;W (SDRAM),<br />5.7&#160;W (DDR)<sup id="cite_ref-i82845gx_design_29-0" class="reference"><a href="#cite_note-i82845gx_design-29">&#91;28&#93;</a></sup></td></tr><tr><td>845GV</td><td>Brookdale-GV</td><td>82845GV (GMCH)</td><td>October 2002</td><td><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a><br /><a href="/wiki/LGA_775" title="LGA 775">LGA 775</a></td><td><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 200/266<br /><a href="/wiki/SDR_SDRAM" class="mw-redirect" title="SDR SDRAM">SDR</a> 133</td><td rowspan="2"><a href="/wiki/Intel_Extreme_Graphics" class="mw-redirect" title="Intel Extreme Graphics">Intel Extreme Graphics</a><br /><i>no AGP slot</i></td></tr><tr><td>845GL</td><td>Brookdale-GL</td><td>82845GL (GMCH)</td><td>May 2002</td><td><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a></td><td>Celeron, Pentium 4</td><td>400&#160;MT/s</td><td><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 200/266<br /><a href="/wiki/SDR_SDRAM" class="mw-redirect" title="SDR SDRAM">SDR</a> 133</td><td>5.1&#160;W (SDRAM),<br />5.8&#160;W (DDR)<sup id="cite_ref-i82845gx_design_29-1" class="reference"><a href="#cite_note-i82845gx_design-29">&#91;28&#93;</a></sup></td></tr><tr><td>845GE</td><td>Brookdale-GE</td><td>82845GE (GMCH)</td><td rowspan="2">October 2002</td><td><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a><br /><a href="/wiki/LGA_775" title="LGA 775">LGA 775</a></td><td rowspan="2">Celeron, Celeron D, Pentium 4</td><td rowspan="2">400/533&#160;MT/s</td><td rowspan="2"><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 200/266/333</td><td><a href="/wiki/Intel_Extreme_Graphics" class="mw-redirect" title="Intel Extreme Graphics">Intel Extreme Graphics</a><br />AGP 4×</td><td>6.3&#160;W</td></tr><tr><td>845PE</td><td>Brookdale-PE</td><td>82845PE (MCH)</td><td><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a></td><td>AGP 4×</td><td>5.6&#160;W</td></tr><tr style="border-top:2px solid gray;"><td>848P</td><td>Breeds Hill</td><td>82848P (MCH)</td><td rowspan="5">ICH5/ICH5R</td><td>August 2003</td><td rowspan="6"><a href="/wiki/Socket_478" title="Socket 478">Socket 478</a><br /><a href="/wiki/LGA_775" title="LGA 775">LGA 775</a></td><td>Pentium 4, Pentium 4 EE, <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a>,<br />Celeron, Celeron D</td><td>400/533/800&#160;MT/s</td><td>DDR-400<br />(single-channel)</td><td rowspan="2">AGP 8×</td><td>8.1&#160;W</td></tr><tr><td>865P</td><td>Springdale-P</td><td>82865P</td><td rowspan="3">May 2003</td><td>Pentium 4, Celeron D</td><td>400/533&#160;MT/s</td><td>DDR-333</td><td rowspan="6">4</td><td>10.3&#160;W</td></tr><tr><td>865PE</td><td>Springdale-PE</td><td>82865PE</td><td rowspan="3">Pentium 4, Pentium 4 EE, Pentium D,<br />Pentium Extreme Edition, Celeron,<br />Celeron D, <a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a>, Pentium Dual Core</td><td rowspan="4">400/533/800&#160;MT/s</td><td rowspan="4">DDR-400</td><td>AGP 8×</td><td>11.3&#160;W</td></tr><tr><td>865G</td><td>Springdale</td><td>82865G (GMCH)</td><td><a href="/wiki/Intel_Extreme_Graphics_2" class="mw-redirect" title="Intel Extreme Graphics 2">Intel Extreme Graphics 2</a><br />AGP 8×</td><td>12.9&#160;W</td></tr><tr><td>865GV</td><td>Springdale-GV</td><td>82865GV (GMCH)</td><td>September 2003</td><td><a href="/wiki/Intel_Extreme_Graphics_2" class="mw-redirect" title="Intel Extreme Graphics 2">Intel&#160;Extreme&#160;Graphics&#160;2</a><br /><i>no AGP slot</i></td><td></td></tr><tr style="border-top:2px solid gray;"><td>875P</td><td>Canterwood</td><td>82875P (MCH)</td><td>ICH5/ICH5R/6300ESB</td><td>April 2003</td><td>Pentium 4, Pentium 4 EE, Pentium D,<br />Pentium Extreme Edition, Celeron,<br />Celeron D, Xeon</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes</td><td rowspan="2">AGP 8×</td><td>12.1&#160;W</td></tr><tr><td>E7205</td><td>Granite Bay</td><td>E7205 (MCH)</td><td>ICH4</td><td>Nov 2002</td><td rowspan="4"><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td><td>Pentium 4</td><td>400/533&#160;MT/s</td><td rowspan="4">DDR-266</td><td></td></tr><tr><td>E7500</td><td>Plumas</td><td rowspan="2">E7500 (MCH)</td><td rowspan="2">ICH3-S</td><td>Feb 2002</td><td>Xeon</td><td>400&#160;MT/s</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="3">16</td><td rowspan="2"><a href="/wiki/PCI-X" title="PCI-X">PCI-X</a></td><td></td></tr><tr><td>E7501</td><td>Plumas 533</td><td>Dec 2002</td><td>Xeon, Pentium M <sup id="cite_ref-e7501_pentium_m_30-0" class="reference"><a href="#cite_note-e7501_pentium_m-30">&#91;29&#93;</a></sup></td><td rowspan="2">400/533&#160;MT/s</td><td></td></tr><tr><td>E7505</td><td>Placer</td><td>E7505 (MCH)</td><td>ICH4</td><td>Nov 2002</td><td>Xeon</td><td>AGP 8×</td><td></td></tr><tr><td>E7221&#160;<sup id="cite_ref-p4_single_cpu_servers_31-0" class="reference"><a href="#cite_note-p4_single_cpu_servers-31">&#91;30&#93;</a></sup><sup id="cite_ref-e7221_pentium_e_32-0" class="reference"><a href="#cite_note-e7221_pentium_e-32">&#91;31&#93;</a></sup></td><td>Copper River</td><td>E7221 (MCH)</td><td>ICH6/ICH6R</td><td>September 2004</td><td><a href="/wiki/LGA_775" title="LGA 775">LGA 775</a></td><td>Pentium 4, Pentium 4 HT</td><td>533/800&#160;MT/s</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>DDR 333/400<br /><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> 400/533<br />(dual-channel)</td><td>4</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes<br /><i>unbuffered only</i></td><td>• Integrated graphics engine (SVGA)<br />• <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> ×8 (1.0a), or<br />• PCI-X (with PCIe bridge)<br /><i>not specifically dedicated to graphics</i></td><td></td></tr><tr><td>E7230&#160;<sup id="cite_ref-p4_single_cpu_servers_31-1" class="reference"><a href="#cite_note-p4_single_cpu_servers-31">&#91;30&#93;</a></sup><sup id="cite_ref-e7230_pentium_d_33-0" class="reference"><a href="#cite_note-e7230_pentium_d-33">&#91;32&#93;</a></sup></td><td><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Mukilteo</a></td><td>E7230 (MCH)</td><td>ICH7/ICH7R</td><td>July 2005</td><td><a href="/wiki/LGA_775" title="LGA 775">LGA 775</a></td><td>Pentium D,<br />Pentium 4, Pentium 4 HT, Pentium 4 EE, <br />Celeron D</td><td>533/800/1066&#160;MT/s</td><td><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> 400/533/666<br />(dual-channel)</td><td>8</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes<br /><i>unbuffered only</i></td><td>• <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> ×8 (1.0a), or<br />• PCI-X (with PCIe bridge)<br /><i>not specifically dedicated to graphics</i></td><td></td></tr></tbody></table><p>Summary:</p><ul><li>845 (Brookdale)<ul><li>two distinct versions <i>845 MCH for SDR</i> and <i>845 MCH for DDR</i><sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;33&#93;</a></sup><sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;34&#93;</a></sup></li></ul></li><li>875P (Canterwood)<ul><li>Similar to E7205, but adds support for 800&#160;MHz bus, DDR at 400&#160;MHz, <a href="/wiki/Intel_Communication_Streaming_Architecture" title="Intel Communication Streaming Architecture">Communication Streaming Architecture</a> (CSA), <a href="/wiki/Serial_ATA" title="Serial ATA">Serial ATA</a> (with <a href="/wiki/Redundant_array_of_independent_disks" class="mw-redirect" title="Redundant array of independent disks">RAID</a> in certain configurations) and <a href="/wiki/Performance_acceleration_technology" title="Performance acceleration technology">Performance Acceleration Technology</a> (PAT), a mode purported to cut down memory latency.</li><li>SMP capability exists only on Xeon-based (socket 604) motherboards using the 875P chipset. FSB is rated at <span class="nowrap">533&#160;MHz</span> on these motherboards.</li></ul></li><li>865PE (Springdale)<ul><li>875P without PAT, though it was possible to enable PAT in some early revisions. Also lacks ECC Memory support.</li><li>Sub-versions:<ul><li>865P - Similar to 865PE, but supports only 400/533&#160;MHz bus and 333&#160;MHz memory.</li><li>848P - Single memory channel version of 865PE.</li></ul></li></ul></li><li>865G (Springdale-G)<ul><li>865PE with integrated graphics (<a href="/wiki/Intel_Extreme_Graphics_2" class="mw-redirect" title="Intel Extreme Graphics 2">Intel Extreme Graphics 2</a>). PAT never supported in any revisions.</li><li>Sub-versions:<ul><li>865GV - 865G without external AGP slot.</li></ul></li></ul></li><li>E7221 (Copper River)<ul><li>Designed for Pentium 4-based server.</li><li>Supports only one physical processor.</li><li>A basic SVGA controller is integrated for analog video.</li><li>One PCI-X slot can be bridged to the PCI-e ×8 using the Intel® 6702PXH 64-bit PCI Hub.</li></ul></li><li>E7230 (Mukilteo)<ul><li>Similar to the <a href="/wiki/List_of_Intel_Xeon_chipsets#Single_processor_Core-based_Xeon_chipsets" title="List of Intel Xeon chipsets">Intel 3000 MCH</a>, but mainly designed for Pentium D-based server.</li><li>Supports only one physical processor.</li><li>DDR2-667 4-4-4 is not supported <sup id="cite_ref-e7230_pentium_d_33-1" class="reference"><a href="#cite_note-e7230_pentium_d-33">&#91;32&#93;</a></sup>.</li><li>No integrated graphics.</li><li>One PCI-X slot can be bridged to the PCI-e ×8 using Intel® 6700PXH 64-bit PCI Hub/Intel® 6702PXH 64-bit PCI Hub.</li></ul></li></ul><h3><span id="Pentium_4-M.2FPentium_M.2FCeleron_M_mobile_chipsets"></span><span class="mw-headline" id="Pentium_4-M/Pentium_M/Celeron_M_mobile_chipsets">Pentium 4-M/Pentium M/Celeron M mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=12" title="Edit section: Pentium 4-M/Pentium M/Celeron M mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th>Chipset</th><th>Code name</th><th>Part numbers</th><th>South bridge</th><th>Release date</th><th>Processors</th><th>FSB</th><th>SMP</th><th>Memory types</th><th>Max. memory</th><th>Parity/ECC</th><th>PCI Type</th><th>Graphics</th><th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><td>845MZ</td><td>Brookdale-MZ</td><td rowspan="2">82845 (MCH)</td><td rowspan="2">ICH3-M</td><td rowspan="2">March 2002</td><td rowspan="2">Mobile Celeron, Pentium 4-M</td><td rowspan="4">400&#160;MT/s</td><td rowspan="10" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>DDR 200</td><td rowspan="4">1&#160;GB</td><td rowspan="10" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td rowspan="10">v2.2/33&#160;MHz</td><td rowspan="2">AGP 4×</td><td></td></tr><tr><td>845MP</td><td>Brookdale-M</td><td rowspan="3">DDR 200/266</td><td></td></tr><tr><td>852GM</td><td rowspan="4">Montara-GM</td><td>82852GM (GMCH)</td><td rowspan="8">ICH4-M</td><td>Q2, '04</td><td rowspan="2"><a href="/wiki/Pentium_4#Mobile_Pentium_4" title="Pentium 4">Pentium 4-M</a>, <a href="/wiki/Celeron#NetBurst-based_Celerons" title="Celeron">Celeron</a>, <a href="/wiki/Intel_Mobile_Celeron" class="mw-redirect" title="Intel Mobile Celeron">Celeron M</a></td><td rowspan="2">Integrated 32-bit 3D Core @ 133&#160;MHz</td><td rowspan="2">3.2&#160;W</td></tr><tr><td>852GMV</td><td>82852GMV (GMCH)</td><td></td></tr><tr><td>852PM</td><td>82852PM (MCH)</td><td></td><td rowspan="2">Pentium 4-M, Celeron, <a href="/wiki/Celeron_D" class="mw-redirect" title="Celeron D">Celeron D</a></td><td rowspan="2">400/533&#160;MT/s</td><td rowspan="2">DDR 200/266/333</td><td rowspan="6">2&#160;GB</td><td>AGP 1x/2×/4×</td><td rowspan="3">5.7&#160;W</td></tr><tr><td>852GME</td><td>82852GME (GMCH)</td><td>Q4, '03</td><td rowspan="4">Integrated Extreme Graphics 2 graphics core</td></tr><tr><td>854 <sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;35&#93;</a></sup></td><td></td><td>82854 (GMCH)</td><td>March 2005</td><td>Celeron M ULV</td><td rowspan="4">400&#160;MT/s</td><td>DDR 266/333</td></tr><tr><td>855GM</td><td rowspan="2">Montara-GM</td><td>82855GM (GMCH)</td><td rowspan="3">March 2003</td><td rowspan="3"><a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, Celeron M</td><td>DDR 200/266</td><td>3.2&#160;W</td></tr><tr><td>855GME</td><td>82855GME (MCH)</td><td rowspan="2">DDR 200/266/333</td><td>4.3&#160;W</td></tr><tr><td>855PM</td><td>Odem</td><td>82855PM (MCH)</td><td>AGP 2×/4×</td><td>5.7&#160;W</td></tr></tbody></table><h3><span class="mw-headline" id="Southbridge_8xx_chipsets">Southbridge 8xx chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=13" title="Edit section: Southbridge 8xx chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">I/O Controller Hub</a></div><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Part Number</th><th rowspan="2"><a href="/wiki/Advanced_Technology_Attachment" class="mw-redirect" title="Advanced Technology Attachment">ATA</a></th><th rowspan="2"><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="2"><a href="/wiki/RAID" title="RAID">RAID</a> Level</th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th colspan="2"><a href="/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">PCI</a></th></tr><tr><th>v1.1</th><th>v2.0</th><th>Rev 2.2</th><th>Rev 2.3</th></tr><tr><td>ICH</td><td>82801AA</td><td>UDMA 66/33</td><td rowspan="9" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="10" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="3">2 ports</td><td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>6 PCI slots</td><td rowspan="8" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td>ICH0</td><td>82801AB</td><td>UDMA 33</td><td>4 PCI slots</td></tr><tr><td>ICH2-M</td><td>82801BAM</td><td rowspan="10">UDMA 100/66/33</td><td>2 PCI slots</td></tr><tr><td>ICH2</td><td>82801BA</td><td>4 ports</td><td>6 PCI slots</td></tr><tr><td>ICH3-M</td><td>82801CAM</td><td>2 ports</td><td>2 PCI slots</td></tr><tr><td>ICH3-S</td><td>82801CA</td><td>6 ports</td><td>6 PCI slots</td></tr><tr><td>ICH4-M</td><td>82801DBM</td><td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>4 ports</td><td>3 PCI slots</td></tr><tr><td>ICH4</td><td>82801DB</td><td>6 ports</td><td>6 PCI slots</td></tr><tr><td>ICH5-M</td><td>82801EBM</td><td>4 ports</td><td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>4 PCI slots</td></tr><tr><td>ICH5</td><td>82801EB</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">SATA 1.5 Gbit/s, 2 ports</td><td>8 ports</td><td rowspan="2">6 PCI slots</td></tr><tr><td>ICH5R</td><td>82801ER</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">RAID0, RAID1</td><td>6 ports</td></tr><tr><td>6300ESB</td><td>6300ESB</td><td>4 ports</td><td colspan="2">Rev 2.2 4 PCI slots,<br />Rev 1.0 2 PCI-X slots + 2 PCI-X devices</td></tr></tbody></table><h2><span id="9xx_chipsets_and_3.2F4_Series_chipsets"></span><span class="mw-headline" id="9xx_chipsets_and_3/4_Series_chipsets">9xx chipsets and 3/4 Series chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=14" title="Edit section: 9xx chipsets and 3/4 Series chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><h3><span id="Pentium_4.2FPentium_D.2FPentium_EE_chipsets"></span><span class="mw-headline" id="Pentium_4/Pentium_D/Pentium_EE_chipsets">Pentium 4/Pentium D/Pentium EE chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=15" title="Edit section: Pentium 4/Pentium D/Pentium EE chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><p>All Chipsets listed in the table below: </p><ul><li>Do not support SMP</li><li>Support (-R and -DH) variants for South Bridges</li></ul><table class="wikitable" style="font-size: 95%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">Part numbers</th><th rowspan="2">South Bridge</th><th rowspan="2">Release Date</th><th rowspan="2">Supported Processors</th><th rowspan="2">FSB [MT/s]</th><th colspan="2">Memory</th><th rowspan="2">Parity / ECC</th><th colspan="2">Graphics</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a> [W]</th></tr><tr><th>types</th><th>max. [GB]</th><th>PCIe</th><th>integrated core</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27712/Intel-82910GL-Graphics-and-Memory-Controller">910GL</a></b></td><td rowspan="2">Grantsdale-GL</td><td>82910GL (GMCH)</td><td rowspan="8">ICH6/ICH6R</td><td>September 2004</td><td>Pentium 4, Celeron, Celeron D</td><td>533</td><td rowspan="3"><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 333/400</td><td>2</td><td rowspan="6" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td rowspan="2"><a href="/wiki/GMA_900" class="mw-redirect" title="GMA 900">GMA 900</a></td><td rowspan="6">16.3</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27714/Intel-82915GL-Graphics-and-Memory-Controller">915GL</a></b></td><td>82915GL (GMCH)</td><td rowspan="2">March 2005</td><td rowspan="5">Pentium 4, Celeron D</td><td rowspan="5">533/800</td><td>4</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27716/Intel-82915PL-Memory-Controller">915PL</a></b></td><td>Grantsdale-PL</td><td>82915PL (MCH)</td><td>2</td><td rowspan="3">×16</td><td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27735/Intel-915P-Graphics-and-Memory-Controller">915P</a></b></td><td>Grantsdale</td><td>82915P (MCH)</td><td rowspan="4">June 2004</td><td rowspan="3">DDR 333/400,<br />DDR2 400/533</td><td rowspan="3">4<br /></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27733/Intel-915G-Graphics-and-Memory-Controller">915G</a></b></td><td>Grantsdale-G</td><td>82915G (GMCH)</td><td rowspan="2">GMA 900</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27734/Intel-915GV-Graphics-and-Memory-Controller">915GV</a></b></td><td>Grantsdale-GV</td><td>82915GV (GMCH)</td><td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td>925X</td><td>Alderwood</td><td>82925X (MCH)</td><td rowspan="2">Pentium 4, Pentium 4 EE</td><td>800</td><td rowspan="3"><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> 400/533</td><td rowspan="2">4<sup>[*]</sup></td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes</td><td rowspan="6">×16</td><td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>12.3</td></tr><tr><td>925XE</td><td>Alderwood-XE</td><td>82925XE (MCH)</td><td>November 2004</td><td>800/1066</td><td>13.3</td></tr><tr style="border-top:2px solid gray;"><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27724/Intel-82945PL-Memory-Controller">945PL</a></b></td><td>Lakeport-PL</td><td>82945PL (MCH)</td><td>ICH7</td><td>March 2006</td><td>Pentium 4, Pentium D, Celeron D, Core 2 Duo</td><td>533/800</td><td>2<sup>[*]</sup></td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td rowspan="2">15.2</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27723/Intel-82945P-Memory-Controller">945P</a></b></td><td>Lakeport</td><td>82945P (MCH)</td><td rowspan="3">ICH7/ICH7R</td><td rowspan="2">May 2005</td><td rowspan="2">Pentium 4, Pentium D, Celeron D, Core 2 Duo</td><td rowspan="2">533/800/1066</td><td rowspan="2">DDR2 400/533/667</td><td rowspan="2">4<sup>[*]</sup></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27720/Intel-82945G-Memory-Controller">945G</a></b></td><td>Lakeport-G</td><td>82945G (GMCH)</td><td><a href="/wiki/GMA_950" class="mw-redirect" title="GMA 950">GMA 950</a></td><td>22.2</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27727/Intel-82955X-Memory-Controller">955X</a></b></td><td>Lakeport-X</td><td>82955X (MCH)</td><td>April 2005</td><td>Pentium 4, Pentium 4 EE, Pentium D, Pentium XE, <s>Core 2 Duo</s></td><td>800/1066</td><td>DDR2 533/667</td><td>8</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes</td><td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>13.5</td></tr></tbody></table><p><sup>[*]</sup> Remapping of PCIE/APIC memory ranges not supported,<sup id="cite_ref-intel_945_express_datasheet_37-0" class="reference"><a href="#cite_note-intel_945_express_datasheet-37">&#91;36&#93;</a></sup><sup id="cite_ref-intel_925x_925xe_datasheet_38-0" class="reference"><a href="#cite_note-intel_925x_925xe_datasheet-38">&#91;37&#93;</a></sup> some physical memory might not be accessible (e.g. limited to 3.5 GB or similar).</p><p>Summary:</p><ul><li>915P (Grantsdale)<ul><li>Supports Pentium 4 on an 800&#160;MT/s bus. Uses DDR memory up to 400&#160;MHz, or DDR2 at 533&#160;MHz. Replaces AGP and CSA with PCI Express, and also supports "<a href="/wiki/Intel_Matrix_RAID" class="mw-redirect" title="Intel Matrix RAID">Matrix RAID</a>", a RAID mode designed to allow the usage of RAID levels 0 and 1 simultaneously with two hard drives. (Normally RAID1+0 would have required four hard drives)</li><li>Sub-versions:<ul><li>915PL - Cut-down version of 915P with no support for DDR2 and only supporting 2&#160;GB of memory.</li></ul></li></ul></li><li>915G (Grantsdale-G)<ul><li>915P with an integrated GMA&#160;900. This core contains Pixel Shader version 2.0 only, it does not contain Vertex Shaders nor does it feature Transform &amp; Lighting (T&amp;L) capabilities and therefore is not Direct X 8.1 or 9.0 compliant.</li><li>Sub-versions:<ul><li>915GL - Same feature reductions as 915PL, but supports 4&#160;GB of memory. No support for external graphics cards.</li><li>915GV - Same as 915G, but has no way of adding an external graphics card.</li><li>910GL - No support for external graphics cards or 800&#160;MT/s bus.</li></ul></li></ul></li><li>925X (Alderwood)<ul><li>Higher end version of 915. Supports another PAT-like mode and ECC memory, and exclusively uses DDR-II RAM.</li><li>Sub-versions:<ul><li>925XE - Supports a 1066&#160;MT/s bus.</li></ul></li></ul></li><li>945P (Lakeport)<ul><li>Update on 915P, with support for Serial ATA II, RAID mode 5, an improved memory controller with support for DDR-II at 667&#160;MHz and additional PCI Express lanes. Support for DDR-I is dropped. Formal dual-core support was added to this chipset.</li><li>Sub-versions:<ul><li>945PL - No support for 1066&#160;MT/s bus, only supports 2&#160;GB of memory.</li></ul></li></ul></li><li>945G (Lakeport-G)<ul><li>A version of the 945P that has a GMA&#160;950 integrated, supports a 1066&#160;MT/s bus.</li><li>Sub-versions:<ul><li>945GC - Same feature reductions as 945PL but with an integrated <a href="/wiki/GMA_950" class="mw-redirect" title="GMA 950">GMA 950</a>.</li><li>945GZ - Same as 945GC but only supports DDR2 memory at 400/533&#160;MT/s. No support for external graphics cards (some boards, like Asus P5GZ-MX, support through ICH7 on PCIe ×16 @4 lanes mode).</li></ul></li></ul></li><li>955X (Lakeport)<ul><li>Update for 925X, with additional features of "Lakeport" (e.g., PAT features and ECC memory), and uses DDR2.</li></ul></li></ul><h3><span id="Pentium_M.2FCeleron_M_mobile_chipsets"></span><span class="mw-headline" id="Pentium_M/Celeron_M_mobile_chipsets">Pentium M/Celeron M mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=16" title="Edit section: Pentium M/Celeron M mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 95%;"><tbody><tr><th>Chipset</th><th>Code Name</th><th>Part numbers</th><th>South Bridge</th><th>Release Date</th><th>Supported Processors</th><th>FSB</th><th>Memory Types</th><th>Max. Memory</th><th>Parity/ECC</th><th>Graphics</th><th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27713/Intel-82910GML-Graphics-and-Memory-Controller">910GML</a></b></td><td rowspan="3">Alviso-GM</td><td>82910GML (GMCH)</td><td rowspan="4">ICH6-M</td><td rowspan="4">January 2005</td><td>Celeron M</td><td rowspan="2">400&#160;MT/s</td><td>DDR 333/400, DDR2 400</td><td rowspan="4">2&#160;GB</td><td rowspan="4" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td rowspan="3">Integrated <a href="/wiki/GMA_900" class="mw-redirect" title="GMA 900">GMA 900</a></td><td>6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27855/Intel-82915GMS-Graphics-and-Memory-Controller">915GMS</a></b></td><td>82915GMS (GMCH)</td><td rowspan="3">Pentium M, Celeron M</td><td>DDR2 400</td><td>4.8&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27715/Intel-82915GM-Graphics-and-Memory-Controller">915GM</a></b></td><td>82915GM (GMCH)</td><td rowspan="2">400/533&#160;MT/s</td><td rowspan="2">DDR 333, DDR2 400/533</td><td>6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27717/Intel-82915PM-Graphics-and-Memory-Controller">915PM</a></b></td><td>Alviso</td><td>82915PM (MCH)</td><td>PCI Express ×16</td><td>5.5&#160;W</td></tr></tbody></table><h3><span id="Core.2FCore_2_mobile_chipsets"></span><span class="mw-headline" id="Core/Core_2_mobile_chipsets">Core/Core 2 mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=17" title="Edit section: Core/Core 2 mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code name</th><th rowspan="2">Part numbers</th><th rowspan="2">South bridge</th><th rowspan="2">Release date</th><th rowspan="2">Processors supported (official)</th><th rowspan="2">FSB [MT/s]</th><th colspan="2">Memory</th><th colspan="2">Graphics</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a> [W]</th></tr><tr><th>types</th><th>max. [GB]</th><th>graphics core</th><th>3D Render</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27876/Intel-82940GML-Graphics-and-Memory-Controller">940GML</a></b></td><td rowspan="6">Calistoga</td><td>82940GML (GMCH)</td><td rowspan="6">ICH7-M</td><td rowspan="2">January 2006</td><td>Celeron M</td><td rowspan="2">533</td><td rowspan="4">DDR2 400/533</td><td rowspan="4">2</td><td rowspan="5">Integrated <a href="/wiki/GMA_950" class="mw-redirect" title="GMA 950">GMA 950</a></td><td>Max. 166&#160;MHz</td><td>7</td></tr><tr><td>943GML</td><td>82943GML (GMCH)</td><td>Celeron M, Core Solo, Pentium Dual-Core<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;b&#93;</a></sup></td><td>Max. 200&#160;MHz</td><td></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36549/Intel-82945GSE-Graphics-and-Memory-Controller">945GSE</a></b></td><td>82945GSE (GMCH)</td><td>Q1'06</td><td><a href="/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a></td><td rowspan="4">533/667</td><td rowspan="2">Max. 166&#160;MHz</td><td>6</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27856/Intel-82945GMS-Graphics-and-Memory-Controller">945GMS</a></b></td><td>82945GMS (GMCH)</td><td rowspan="3">January 2006</td><td rowspan="3"><a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2 Duo</a>, <a href="/wiki/Intel_Core" title="Intel Core">Core Duo</a>, Pentium Dual-Core, <a href="/wiki/Intel_Core" title="Intel Core">Core Solo</a>, Celeron M</td><td>7</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/32281/Intel-82945GME-Graphics-and-Memory-Controller">945GM/E</a></b></td><td>82945GM/E (GMCH)</td><td rowspan="2">DDR2 400/533/667</td><td rowspan="2">4<sup>*</sup></td><td>Max. 250&#160;MHz</td><td rowspan="2">7</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27858/Intel-82945PM-Memory-Controller">945PM</a></b></td><td>82945PM (MCH)</td><td colspan="2">PCI Express ×16</td></tr></tbody></table><p><sup>[*]</sup> Remapping of PCIE/APIC memory ranges not supported,<sup id="cite_ref-intel_945_express_datasheet_37-1" class="reference"><a href="#cite_note-intel_945_express_datasheet-37">&#91;36&#93;</a></sup> some physical memory might not be accessible (e.g. limited to 3.5 GB or similar).</p><h3><span class="mw-headline" id="Core_2_chipsets">Core 2 chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=18" title="Edit section: Core 2 chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><p>All Core 2 Duo chipsets support the Pentium Dual-Core and Celeron processors based on the Core architecture. Support for all <a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a> based processors was officially dropped starting with the Bearlake chipset family.<sup id="cite_ref-3series_40-0" class="reference"><a href="#cite_note-3series-40">&#91;38&#93;</a></sup> However, some motherboards still support the older processors.<sup id="cite_ref-p35_41-0" class="reference"><a href="#cite_note-p35-41">&#91;39&#93;</a></sup></p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">Part numbers</th><th rowspan="2">South Bridge</th><th rowspan="2">Release Date</th><th rowspan="2">Processors</th><th rowspan="2">Lithography</th><th rowspan="2"><a href="/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a> support<sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;40&#93;</a></sup></th><th rowspan="2">FSB [MT/s]</th><th colspan="2">Memory</th><th rowspan="2">Parity/ECC</th><th rowspan="2">PCIe</th><th rowspan="2">iGraphics</th></tr><tr><th>types</th><th>max.</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/34505/Intel-82945GC-Graphics-and-Memory-Controller">945GC</a></b><sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;41&#93;</a></sup></td><td>Lakeport-GC</td><td>82945GC (MCH)</td><td>ICH7/ICH7R/ICH7-DH <sup id="cite_ref-ark.intel.com_44-0" class="reference"><a href="#cite_note-ark.intel.com-44">&#91;42&#93;</a></sup></td><td>2005.05<sup id="cite_ref-945GC_45-0" class="reference"><a href="#cite_note-945GC-45">&#91;43&#93;</a></sup></td><td>Pentium 4, Pentium D, Celeron D, Core 2 Duo, Pentium Dual-Core, Atom</td><td rowspan="9">130&#160;nm</td><td rowspan="15" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="4">533/800 (last rev.1066)</td><td><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> 400/533/667</td><td>2 GB (some boards supports 4&#160;GB shrunk to 3.27&#160;GB) <sup>[*]</sup></td><td rowspan="8" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td>1x16</td><td rowspan="2"><a href="/wiki/GMA_950" class="mw-redirect" title="GMA 950">GMA 950</a></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27722/Intel-82945GZ-Memory-Controller">945GZ</a></b></td><td>Lakeport-GZ</td><td>82945GZ (GMCH)</td><td>ICH7</td><td>2005.06</td><td rowspan="3">Pentium 4, Pentium D, Celeron D, Core 2 Duo, Pentium Dual-Core</td><td>DDR2 400/533</td><td>4 GB (shrunk to 3.27 GB due to chipset limitation <sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;44&#93;</a></sup></td><td>some motherboards have ×16　@×4 from ICH7<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;45&#93;</a></sup></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27726/Intel-82946PL-Memory-Controller">946PL</a></b></td><td>Lakeport-PL</td><td>82946PL (MCH)</td><td rowspan="2">ICH7/ICH7R</td><td rowspan="2">2006.07</td><td rowspan="2">DDR2 533/667</td><td rowspan="2">4&#160;GB</td><td rowspan="2">×16</td><td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27725/Intel-82946GZ-Graphics-and-Memory-Controller">946GZ</a></b></td><td>Lakeport-GZ</td><td>82946GZ (GMCH)</td><td><a href="/wiki/GMA_3000" class="mw-redirect" title="GMA 3000">GMA 3000</a></td></tr><tr style="border-top:2px solid gray;"><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27730/Intel-82P965-Memory-Controller">P965</a></b></td><td>Broadwater(P)</td><td>82P965 (MCH)</td><td rowspan="4">ICH8/ICH8R/ICH8-DH</td><td rowspan="4">2006.06</td><td>Pentium Dual-Core, Core 2 Quad, Core 2 Duo</td><td rowspan="4">533/800/1066</td><td rowspan="4">DDR2 533/667/800</td><td rowspan="5">8&#160;GB</td><td>×16, ×4</td><td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27729/Intel-82G965-Graphics-and-Memory-Controller">G965</a></b></td><td>Broadwater(GC)</td><td>82G965 (GMCH)</td><td rowspan="3">Pentium Dual-Core, Core 2 Duo</td><td rowspan="2">×16</td><td><a href="/wiki/GMA_X3000" class="mw-redirect" title="GMA X3000">GMA X3000</a></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27732/Intel-82Q965-Graphics-and-Memory-Controller">Q965</a></b></td><td>Broadwater(G)</td><td>82Q965 (GMCH)</td><td rowspan="2">GMA 3000</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27731/Intel-82Q963-Graphics-and-Memory-Controller">Q963</a></b></td><td>Broadwater(G)</td><td>82Q963 (GMCH)</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27728/Intel-82975X-Memory-Controller">975X</a></b></td><td>Glenwood</td><td>82975X (MCH)<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;46&#93;</a></sup></td><td>ICH7/ICH7R/ICH7-DH</td><td>2005.11</td><td>Pentium D, Core 2 Quad, Core 2 Duo, Pentium Dual-Core</td><td>533/800/1066</td><td>DDR2 533/667/800<sup>3</sup></td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes/Yes</td><td>1x16<sup>1</sup>, 2×8</td><td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr style="border-top:2px solid gray;"><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/33041">P31</a></b></td><td>Bearlake (P)</td><td>82P31 (MCH)</td><td rowspan="2">ICH7</td><td rowspan="2">2007.08</td><td rowspan="7">Pentium Dual-Core, Core 2 Duo, Core 2 Quad</td><td rowspan="7">90&#160;nm</td><td rowspan="16">800/1066/1333<br /> (P45 unofficial 1600)</td><td rowspan="2">DDR2 667/800</td><td rowspan="2">4&#160;GB</td><td rowspan="15" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No/No</td><td rowspan="3">1×16 rev. 1.1</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31913">G31</a></b></td><td>Bearlake (G)</td><td>82G31 (GMCH)</td><td rowspan="2"><a href="/wiki/GMA_3100" class="mw-redirect" title="GMA 3100">GMA 3100</a></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31914">G33</a></b></td><td>Bearlake (G+)</td><td>82G33 (GMCH)</td><td rowspan="3">ICH9/ICH9R/ICH9-DH</td><td rowspan="2">2007.06</td><td>DDR2 667/800<br />DDR3 800/1066</td><td>8&#160;GB<br />4&#160;GB</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31916/Intel-82P35-Memory-Controller">P35</a></b></td><td>Bearlake (P+)</td><td>82P35 (MCH)</td><td>DDR2 or DDR3 667/800/1066</td><td rowspan="4">8&#160;GB</td><td>1×16, 1x4 rev. 1.1</td><td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31915">G35</a></b></td><td>Bearlake</td><td>82G35 (GMCH)</td><td>2007.08</td><td rowspan="3">DDR2 667/800</td><td rowspan="6">1×16 rev. 1.1</td><td><a href="/wiki/GMA_X3500" class="mw-redirect" title="GMA X3500">GMA X3500</a></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31917/Intel-82Q33-Graphics-and-Memory-Controller">Q33</a></b></td><td>Bearlake (QF)</td><td>82Q33 (GMCH)</td><td>ICH9/ICH9R</td><td rowspan="2">2007.06</td><td rowspan="2">GMA 3100</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31918/Intel-82Q35-Graphics-and-Memory-Controller">Q35</a></b></td><td>Bearlake (Q)</td><td>82Q35 (GMCH)</td><td>ICH9/ICH9R/ICH9-DO</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes<sup>4</sup></td></tr><tr style="border-top:2px solid gray;"><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36528/Intel-82G41-Graphics-and-Memory-Controller-Hub">G41</a></b></td><td>Eaglelake (G)</td><td>82G41 (GMCH)</td><td>ICH7</td><td>2008.09</td><td rowspan="8">Core 2 Duo, Core 2 Quad</td><td rowspan="8">65 nm</td><td rowspan="7" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="3">DDR3<p>800/1066/1333</p></td><td>4&#160;GB<br />8&#160;GB</td><td rowspan="2"><a href="/wiki/GMA_X4500" class="mw-redirect" title="GMA X4500">GMA X4500</a></td></tr><tr><td>B43</td><td>Eaglelake (B)</td><td>82B43 (GMCH)</td><td>ICH10D</td><td>2008.12</td><td>16&#160;GB</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36525/Intel-82P43-Graphics-and-Memory-Controller-Hub">P43</a></b></td><td>Eaglelake (P)</td><td>82P43 (MCH)</td><td rowspan="4">ICH10/ICH10R</td><td rowspan="4">2008.06</td><td rowspan="8">8&#160;GB<br />16&#160;GB</td><td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35133/Intel-82P45-Memory-Controller-Hub">P45</a></b></td><td>Eaglelake (P+)</td><td>82P45 (MCH)</td><td>DDR3 800/1066/1333<br />DDR2 667/800/1066+</td><td>1×16, 2×8 rev. 2.0</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36524/Intel-82G43-Graphics-and-Memory-Controller-Hub">G43</a></b></td><td>Eaglelake (G)</td><td>82G43 (GMCH)</td><td rowspan="4">DDR3 800/1066<br />DDR2 667/800</td><td rowspan="4">1x16 rev. 2.0</td><td rowspan="4">GMA X4500</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35132/Intel-82G45-Graphics-and-Memory-Controller-Hub">G45</a></b></td><td>Eaglelake (G+)</td><td>82G45 (GMCH)</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36526/Intel-82Q43-Graphics-and-Memory-Controller-Hub">Q43</a></b></td><td>Eaglelake (Q)</td><td>82Q43 (GMCH)</td><td>ICH10/ICH10R/ICH10D</td><td rowspan="2">2008.08</td><td rowspan="2"></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36527/Intel-82Q45-Graphics-and-Memory-Controller-Hub">Q45</a></b></td><td>Eaglelake (Q)</td><td>82Q45 (GMCH)</td><td>ICH10/ICH10R/ICH10-DO</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes<sup>4</sup></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/31919/Intel-82X38-Memory-Controller">X38</a></b></td><td rowspan="2">Bearlake (X)</td><td>82X38 (MCH)</td><td rowspan="2">ICH9/ICH9R/ICH9-DH</td><td>2007.09 <sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;47&#93;</a></sup></td><td rowspan="2">Core 2 Duo, Core 2 Quad, Core 2 Extreme</td><td rowspan="2">90 nm</td><td rowspan="2">DDR3 800/1066/1333<br />DDR2 667/800/1066</td><td rowspan="2" style="background:#FFB;vertical-align:middle;text-align:center;" class="table-partial">No/DDR2 only</td><td rowspan="2">2×16 rev. 2.0</td><td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35143/Intel-82X48-Memory-Controller-Hub">X48</a></b></td><td>82X48 (MCH)</td><td>2008.03</td><td>800/1066/1333/1600</td></tr></tbody></table><p><sup>[*]</sup> Remapping of PCIE/APIC memory ranges not supported,<sup id="cite_ref-intel_945_express_datasheet_37-2" class="reference"><a href="#cite_note-intel_945_express_datasheet-37">&#91;36&#93;</a></sup> some physical memory might not be accessible (e.g. limited to 3.5 GB or similar). Operational configuration is 4 ranks - 2×&#160;2&#160;GB dual rank modules or 4×&#160;1&#160;GB single rank modules - depends on number of motherboard DDR2 slots.</p><p>Summary:</p><ul><li>946PL (Lakeport)<ul><li>Update on 945PL, supports 4 GB of memory.</li></ul></li><li>946GZ (Lakeport-G)<ul><li>A version of 946PL with GMA 3000 graphics core.</li></ul></li><li>P965 (Broadwater)<ul><li>Update on 945P, no native PATA support, improved memory controller with support for DDR2 memory up to 800&#160;MHz and official Core 2 Duo support.</li></ul></li><li>G965 (BroadwaterG)<ul><li>A version of P965 that has a GMA X3000 integrated graphics core.</li></ul></li><li>Q965 (Broadwater)<ul><li>Expected G965 intended for Intel's vPro office computing brand, with GMA 3000 graphics instead of GMA X3000 graphics. Supports an ADD2 card to add a second display.</li><li>Sub-versions:<ul><li>Q963 - Q965 without an external graphics interface or support for ADD2.</li></ul></li></ul></li><li>975X (Glenwood)<ul><li>Update of 955, with support for ATI Crossfire Dual Graphics systems and 65&#160;nm processors, including Core 2 Duo.</li></ul></li><li>P35 (Bearlake)<ul><li>The P35 chipset provides updated support for the new Core 2 Duo E6550, E6750, E6800, and E6850. Processors with a number ending in "50" have a 1333 MT/s FSB. Support for all NetBurst based processors is dropped with this chipset.<sup id="cite_ref-3series_40-1" class="reference"><a href="#cite_note-3series-40">&#91;38&#93;</a></sup></li></ul></li><li>G33 (BearlakeG)<ul><li>A version of P35 with a GMA 3100 integrated graphics core and uses an ICH9 South Bridge.</li><li>Sub-versions:<ul><li>G35 - G33 with a GMA x3500 integrated graphics core and uses an ICH8 South Bridge, no DDR3 support.</li></ul></li></ul></li><li>Q35 (BearlakeG)<ul><li>Expected G33 intended for Intel's vPro office computing brand, no DDR3 Support.</li><li>Sub-versions:<ul><li>Q33 - Q35 without vPro support.</li></ul></li></ul></li><li>P31 (BearlakeG)<ul><li>A version of P35 with an ICH7 South Bridge, supports only 4&#160;GB of DDR2 memory and does not support DDR3 memory.</li><li>Operational configuration is 4 ranks - 2× 2 GB dual rank modules or 4 × 1 GB single rank modules - depends on number of motherboard DDR2 slots. 4GBs modules are not supported.</li></ul></li><li>G31 (BearlakeG)<ul><li>A version of P31 with a GMA&#160;3100 integrated graphics core. It supports a 1333&#160;MT/s FSB with Core&#160;2 Duo processors, but Core&#160;2 Quad processors are only supported up to 1066&#160;MT/s.<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;48&#93;</a></sup></li></ul></li><li>G41 (EaglelakeG)<ul><li>Update of G31 with a GMA X4500 integrated graphics core and DDR3 800/1066 support.</li></ul></li><li>P45 (Eaglelake)<ul><li>Update of P35, with PCIe 2.0 support, Hardware Virtualization, Extreme Memory Profile (XMP) and support for ATI Crossfire (x8+x8).</li><li>Sub-versions:<ul><li>P43 - P45 without Crossfire and DDR2-1066/DDR3-1333 support.</li></ul></li></ul></li><li>G45 (EaglelakeG)<ul><li>A version of P45 that has a GMA X4500HD integrated graphics core and lacks Crossfire support.</li><li>Sub-versions:<ul><li>G43 - Same feature reductions as P43, but with a GMA X4500 integrated graphics core.</li></ul></li></ul></li><li>Q45 (EaglelakeQ)<ul><li>Expected G43 intended for Intel's vPro office computing brand. Also supports Hardware Virtualization Technology and Intel Trusted Platform Module 1.2 feature.</li><li>Sub-versions:<ul><li>Q43 - Q45 without vPro support. Also lacks Intel Trusted Platform Module 1.2 support.</li><li>B43 - Q43 with an ICH10D South Bridge.</li></ul></li></ul></li></ul><p><sup>[1]</sup> The 975X chipset supports only ×16 PCI Express (electrically) in the top slot when the slot below it is unpopulated. Otherwise it and the lower slot (both attached to the Memory Controller Hub) operate at ×8 electrically.</p><p><sup>[2]</sup> Officially 975X supports a maximum of 1066&#160;MT/s FSB. Unofficially, third-party motherboards (Asus, Gigabyte) support certain 1333FSB 45&#160;nm Core2 processors, usually with later BIOS updates.</p><p><sup>[3]</sup> The 975X chipset technical specification shows only DDR2-533/667 memory support. Actual implementations of 975X do support DDR2 800.</p><p><sup>[4]</sup> VT-d is inherently supported on these chipsets, but may not be enabled by individual OEMs. <i>Always</i> read the motherboard manual and check for BIOS updates. X38/X48 VT-d support is limited to certain Intel, Supermicro, DFI (LanParty) and Tyan boards. VT-d is broken or non existent on some boards until the BIOS is updated. Note that VT-d is a chipset Memory Controller Hub technology, not a processor feature, but this is complicated by later processor generations (Core i3/i5/i7) moving the MCH from the motherboard to the processor package, making only certain I series CPUs support VT-d.</p><h3><span class="mw-headline" id="Core_2_mobile_chipsets">Core 2 mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=19" title="Edit section: Core 2 mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code name</th><th rowspan="2">Part numbers</th><th rowspan="2">South bridge</th><th rowspan="2">Release date</th><th rowspan="2">Lithography</th><th rowspan="2">Processors supported (official)</th><th rowspan="2">FSB [MT/s]</th><th colspan="2">Memory</th><th colspan="2">Graphics</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a> [W]</th></tr><tr><th>types.</th><th>max. [GB]</th><th>graphics core</th><th>3D Render</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/29830">GL960</a></b></td><td rowspan="3">Crestline</td><td>82960GL (GMCH)</td><td rowspan="3">ICH8-M</td><td rowspan="3">May 2007</td><td rowspan="3">?? nm</td><td>Celeron M, Pentium Dual-Core</td><td>533</td><td rowspan="3">DDR2 533/667</td><td>3/5<sup>1</sup></td><td rowspan="2">Integrated <a href="/wiki/GMA_X3100" class="mw-redirect" title="GMA X3100">GMA X3100</a></td><td>Max. 400&#160;MHz</td><td rowspan="2">13.5</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/29821">GM965</a></b></td><td>82965GM (GMCH)</td><td rowspan="2">Core 2 Duo</td><td rowspan="2">533/667/800</td><td rowspan="2">4/8<sup>2</sup></td><td>Max. 500&#160;MHz</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/29822">PM965</a></b></td><td>82965PM (MCH)</td><td colspan="2">PCIe ×16</td><td>8</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35501">GL40</a></b></td><td rowspan="5">Cantiga</td><td>82GL40 (GMCH)</td><td rowspan="5">ICH9-M</td><td rowspan="5">Sep 2008</td><td rowspan="5">65 nm</td><td>Core 2 Duo, Celeron, Celeron M, <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a></td><td rowspan="2">667/800</td><td rowspan="5">DDR2 667/800, DDR3 800/1066</td><td>4/8<sup>2</sup></td><td rowspan="4">Integrated <a href="/wiki/GMA_X4500" class="mw-redirect" title="GMA X4500">GMA X4500</a>HD</td><td rowspan="2">Max. 400&#160;MHz</td><td rowspan="2">12</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/41794">GS40</a></b></td><td>82GS40 (GMCH)</td><td>Core 2 Duo, Celeron, Celeron M?, <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a></td><td>4</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35505">GS45</a></b></td><td>82GS45 (GMCH) (For CULV)</td><td>Core 2 Solo, Core 2 Duo, Core 2 Extreme, Celeron M</td><td>800/1066</td><td rowspan="3">8</td><td rowspan="2">Max. 533&#160;MHz</td><td>7/8/12<sup>3</sup></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35134">GM45</a></b></td><td>82GM45 (GMCH)</td><td>Core 2 Duo, Core 2 Extreme, Celeron M</td><td rowspan="2">667/800/1066</td><td>12</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/35135">PM45</a></b></td><td>82PM45 (MCH)</td><td>Core 2 Duo, Core 2 Quad, Core 2 Extreme</td><td colspan="2">PCIe ×16</td><td>7</td></tr></tbody></table><ul><li><sup>1</sup> Unofficially this chipset support 5GB.</li><li><sup>2</sup> Officially only 4GB is supported. Unofficially many laptops with this chipset support 8GB.</li><li><sup>3</sup> Low power mode, HD playback mode and Full performance mode respectively.</li></ul><h3><span id="Southbridge_9xx_and_3.2F4_Series_chipsets"></span><span class="mw-headline" id="Southbridge_9xx_and_3/4_Series_chipsets">Southbridge 9xx and 3/4 Series chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=20" title="Edit section: Southbridge 9xx and 3/4 Series chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">I/O Controller Hub</a></div><div class="display-none" style="display:none;">{{{1}}}</div><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Part<br />Number</th><th rowspan="2"><a href="/wiki/Parallel_ATA" title="Parallel ATA">Parallel ATA</a></th><th colspan="2"><a href="/wiki/Serial_ATA" title="Serial ATA">Serial ATA</a></th><th rowspan="2"><a href="/wiki/Advanced_Host_Controller_Interface" title="Advanced Host Controller Interface">AHCI</a> Support</th><th rowspan="2"><a href="/wiki/RAID" title="RAID">RAID</a> Levels</th><th><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a><br />[W]</th></tr><tr><th>3.0Gbit/s</th><th>1.5Gbit/s</th><th>v2.0</th></tr><tr><td>ICH6-M</td><td>82801FBM</td><td rowspan="10" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">UDMA 100/66/33</td><td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td>2 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>4 ports</td><td rowspan="3">3.8</td></tr><tr><td>ICH6</td><td>82801FB</td><td rowspan="2">4 ports</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>8 ports</td></tr><tr><td>ICH6R</td><td>82801FR</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, Matrix</td><td>8 ports</td></tr><tr style="border-top:2px solid gray;"><td>ICH7-M</td><td>82801GBM</td><td>2 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="2">4 ports</td><td rowspan="5">3.3</td></tr><tr><td>ICH7-M DH</td><td>82801GHM</td><td rowspan="4">4 ports</td><td rowspan="20" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">N/A</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, Matrix</td></tr><tr><td>ICH7</td><td>82801GB</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="3">8 ports</td></tr><tr><td>ICH7DH</td><td>82801GDH</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, Matrix</td></tr><tr><td>ICH7R</td><td>82801GR</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, 5, 10, Matrix</td></tr><tr style="border-top:2px solid gray;"><td>ICH8M</td><td>82801HM</td><td rowspan="2">3 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="6">10 ports</td><td rowspan="2">2.4</td></tr><tr><td>ICH8M-E</td><td>82801HEM</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, Matrix</td></tr><tr><td>ICH8</td><td>82801HB</td><td rowspan="14" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>4 ports</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="4">3.7</td></tr><tr><td>ICH8R</td><td>82801HR</td><td rowspan="3">6 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, 5, 10, Matrix</td></tr><tr><td>ICH8DH</td><td>82801HH</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td>ICH8DO</td><td>82801HO</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr style="border-top:2px solid gray;"><td>ICH9M</td><td>82801IBM</td><td rowspan="3">4 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="2">8 ports</td><td rowspan="2">2.5</td></tr><tr><td>ICH9M-E</td><td>82801IEM</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, Matrix</td></tr><tr><td>ICH9</td><td>82801IB</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">No(Yes<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;49&#93;</a></sup>)</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="8">12 ports</td><td rowspan="4">4.3</td></tr><tr><td>ICH9R</td><td>82801IR</td><td rowspan="7">6 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, 5, 10, Matrix</td></tr><tr><td>ICH9DH</td><td>82801IH</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td>ICH9DO</td><td>82801IO</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr style="border-top:2px solid gray;"><td>ICH10</td><td>82801JB</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="4">4.5</td></tr><tr><td>ICH10D</td><td>82801JH</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td>ICH10R</td><td>82801JR</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">0, 1, 5, 10, Matrix</td></tr><tr><td>ICH10DO</td><td>82801JO</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr></tbody></table><h2><span id="5.2F6.2F7.2F8.2F9_Series_chipsets"></span><span class="mw-headline" id="5/6/7/8/9_Series_chipsets"><span class="anchor" id="56789SERIES"></span>5/6/7/8/9 Series chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=21" title="Edit section: 5/6/7/8/9 Series chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><p>The <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem microarchitecture</a> moves the memory controller into the processor. For high-end Nehalem processors, the <a href="/wiki/Intel_X58" title="Intel X58">X58 IOH</a> acts as a bridge from the <a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a> to PCI Express peripherals and DMI to the <a href="/wiki/ICH10" class="mw-redirect" title="ICH10">ICH10</a> southbridge. For mainstream and lower-end Nehalem processors, the integrated memory controller (IMC) is an entire <a href="/wiki/Northbridge_(computing)" title="Northbridge (computing)">northbridge</a> (some even having GPUs), and the <a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCH (Platform Controller Hub)</a> acts as a <a href="/wiki/Southbridge_(computing)" title="Southbridge (computing)">southbridge</a>.</p><p>Not listed below is the 3450 chipset (see <a href="/wiki/Intel_Xeon_chipsets" class="mw-redirect" title="Intel Xeon chipsets">Xeon chipsets</a>) which is compatible with Nehalem mainstream and high-end processors but does not claim core iX-compatibility. With either a <a href="/wiki/Intel_Core_i5" class="mw-redirect" title="Intel Core i5">Core i5</a> or <a href="/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">i3</a> processor, the 3400-series chipsets enable the <a href="/wiki/Forward_error_correction" class="mw-redirect" title="Forward error correction">ECC</a> functionality of <a href="/wiki/Unbuffered_memory" class="mw-redirect" title="Unbuffered memory">unbuffered</a> ECC memory.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;50&#93;</a></sup> Otherwise these chipsets do not enable unbuffered ECC functionality.</p><p>The <a href="/wiki/Cougar_Point" class="mw-redirect" title="Cougar Point">Cougar Point</a> Intel 6 series chipsets with stepping B2 were <a href="/wiki/Product_recall" title="Product recall">recalled</a> due to a <a href="/wiki/Sandy_Bridge#Cougar_Point_chipset_flaw" title="Sandy Bridge">hardware bug</a> that causes their 3&#160;Gbit/s Serial ATA to degrade over time until they become unusable. Stepping B3 of the Intel 6 series chipsets will have the fix for this. The Z68 chipset which supports CPU overclocking and use of the integrated graphics does not have this hardware bug, however all other ones with B2 did.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;51&#93;</a></sup> The Z68 also added support for transparently caching hard disk data on to <a href="/wiki/Solid-state_drive" title="Solid-state drive">solid-state drives</a> (up to 64&#160;GB), a technology called <a href="/wiki/Smart_Response_Technology" title="Smart Response Technology">Smart Response Technology</a>.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;52&#93;</a></sup></p><h3><span class="mw-headline" id="LGA_1156">LGA 1156</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=22" title="Edit section: LGA 1156">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Intel_5_Series" title="Intel 5 Series">Intel 5 Series</a></div><p>Chipsets supporting <a href="/wiki/LGA_1156" title="LGA 1156">LGA 1156</a> CPUs (Lynnfield and Clarkdale).</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">sSpec Number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Bus Interface</th><th rowspan="2">Link Speed<sup id="cite_ref-aggrLink_55-0" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th rowspan="2"><a href="/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">PCI</a></th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th rowspan="2"><a href="/wiki/Flexible_Display_Interface" title="Flexible Display Interface">FDI support</a></th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>3&#160;Gbit/s</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/42703">H55</a></b></td><td rowspan="4">Ibex Peak</td><td>SLGZX(B3)</td><td>BD82H55&#160;(PCH)</td><td>Jan 2010</td><td rowspan="4"><a href="/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI</a></td><td rowspan="4">2&#160;GB/s</td><td>6 PCIe 2.0 at 2.5&#160;GT/s</td><td rowspan="4" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="4">6 ports</td><td>12 ports</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>5.2&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/42690/Intel-P55-Express-Chipset">P55</a></b></td><td>SLH24&#160;(B3),<br />SLGWV&#160;(B2)</td><td>BD82P55&#160;(PCH)</td><td>Sep 2009</td><td rowspan="3">8 PCIe 2.0 at 2.5&#160;GT/s</td><td rowspan="3">14 ports</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>4.7&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/42700">H57</a></b></td><td>SLGZL(B3)</td><td>BD82H57 (PCH)</td><td rowspan="2">Jan 2010</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>5.2&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/42706">Q57</a></b></td><td>SLGZW(B3)</td><td>BD82Q57 (PCH)</td><td>5.1&#160;W</td></tr></tbody></table><h3><span class="mw-headline" id="LGA_1155">LGA 1155</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=23" title="Edit section: LGA 1155">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/LGA_1155#Original_Sandy_Bridge_chipsets" title="LGA 1155">Sandy Bridge chipsets (6 Series)</a> and <a href="/wiki/LGA_1155#Ivy_Bridge_chipsets" title="LGA 1155">Ivy Bridge chipsets (7 Series)</a></div><p>Chipsets supporting <a href="/wiki/LGA_1155" title="LGA 1155">LGA 1155</a> CPUs (Sandy Bridge and Ivy Bridge). The PCIe 2.0 lanes from the PCH ran at 5 GT/s in this series, unlike in the previous LGA 1156 chips.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;53&#93;</a></sup></p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code name</th><th rowspan="2">sSpec number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release date</th><th rowspan="2">Bus interface</th><th rowspan="2">Link speed<sup id="cite_ref-aggrLink_55-1" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th rowspan="2"><a href="/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">PCI</a></th><th colspan="2"><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th rowspan="2"><a href="/wiki/Flexible_Display_Interface" title="Flexible Display Interface">FDI support</a></th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>3&#160;Gbit/s</th><th>v3.2 Gen 1x1</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52806">H61</a></b><sup>1</sup></td><td rowspan="7">Cougar Point</td><td>SLH83(B2)<br />SLJ4B(B3)</td><td>BD82H61 (PCH)</td><td>February 20, 2011</td><td rowspan="13">DMI 2.0</td><td rowspan="13">4&#160;GB/s</td><td>6 PCIe 2.0</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>4&#160;ports</td><td rowspan="7" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>10&#160;ports</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="7">6.1&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52801">B65</a></b><sup>1</sup></td><td>SLH98(B2)<br />SLJ4A(B3)</td><td>BD82B65 (PCH)</td><td>February 25, 2011</td><td rowspan="12">8 PCIe 2.0</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2">1&#160;port</td><td rowspan="2">5&#160;ports</td><td>12&#160;ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52811">Q65</a></b><sup>1</sup></td><td>SLH99(B2)<br />SLJ4E(B3)</td><td>BD82Q65 (PCH)</td><td>Q2 2011</td><td rowspan="5">14&#160;ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52810">P67</a></b><sup>1</sup></td><td>SLH84(B2) (<b>Recalled</b>)<br />SLJ4C (B3)</td><td>BD82P67 (PCH)</td><td rowspan="2">January 9, 2011</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="4">2&#160;ports</td><td rowspan="4">4&#160;ports</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52807">H67</a></b><sup>1</sup></td><td>SLH82(B2) (<b>Recalled</b>)<br />SLJ49 (B3)</td><td>BD82H67 (PCH)</td><td rowspan="9" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52812">Q67</a></b><sup>1</sup></td><td>SLH85(B2)<br />SLJ4D(B3)</td><td>BD82Q67 (PCH)</td><td>February 20, 2011</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52816">Z68</a></b><sup>1</sup></td><td>SLJ4F(B3)</td><td>BD82Z68 (PCH)</td><td>May 11, 2011</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64030">B75</a></b><sup>2</sup></td><td rowspan="6">Panther Point</td><td>SLJ85(C1)</td><td>BD82B75 (PCH)</td><td rowspan="2">May 13, 2012</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2">1&#160;port</td><td rowspan="2">5&#160;ports</td><td rowspan="6">4&#160;ports</td><td>8&#160;ports</td><td rowspan="6">6.7&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64033">Q75</a></b><sup>2</sup></td><td>SLJ84(C1)</td><td>BD82Q75 (PCH)</td><td rowspan="5">10&#160;ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64021">Z75</a></b><sup>2</sup></td><td>SLJ87(C1)</td><td>BD82Z75 (PCH)</td><td rowspan="2">April 8, 2012</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="4">2&#160;ports</td><td rowspan="4">4&#160;ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64018">H77</a></b><sup>2</sup></td><td>SLJ88(C1)</td><td>BD82H77 (PCH)</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64027">Q77</a></b><sup>2</sup></td><td>SLJ83(C1)</td><td>BD82Q77 (PCH)</td><td>May 13, 2012</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64024">Z77</a></b><sup>2</sup></td><td>SLJC7(C1)</td><td>BD82Z77 (PCH)</td><td>April 8, 2012</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr></tbody></table><ul><li><sup>1</sup> For Sandy Bridge mainstream desktop and business platforms. Sandy Bridge CPUs provide 16 PCIe 2.0 lanes for direct GPU connectivity.</li><li><sup>2</sup> For Ivy Bridge mainstream desktop platform. Ivy Bridge CPUs provide 16 PCIe 3.0 lanes for direct GPU connectivity and additional 4 PCIe 2.0 lanes.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;54&#93;</a></sup></li></ul><h3><span class="mw-headline" id="LGA_1150">LGA 1150</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=24" title="Edit section: LGA 1150">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/LGA_1150#Haswell_chipsets" title="LGA 1150">Haswell / Broadwell chipsets (8/9 Series)</a></div><p>Chipsets that support <a href="/wiki/LGA_1150" title="LGA 1150">LGA 1150</a> CPUs are listed below.  Haswell and Haswell Refresh CPUs are supported by all listed chipsets; however, a BIOS update is usually required for 8-Series <i><a href="/wiki/Lynx_Point" class="mw-redirect" title="Lynx Point">Lynx Point</a></i> motherboards to support Haswell Refresh CPUs.<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;55&#93;</a></sup>  <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> CPUs are supported only by 9-Series chipsets, which are usually referred to as <i>Wildcat Point</i>.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;56&#93;</a></sup></p><p>The C1 stepping of the <i>Lynx Point</i> chipset contains a bug&#160;&#8211;&#32; a system could lose connectivity with USB devices plugged into USB&#160;3.0 ports provided by the chipset if the system enters the S3 <a href="/wiki/Sleep_mode" title="Sleep mode">sleep mode</a>.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;57&#93;</a></sup></p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code name</th><th rowspan="2">sSpec number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release date</th><th rowspan="2">Bus Interface</th><th rowspan="2">Link Speed<sup id="cite_ref-aggrLink_55-2" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th rowspan="2"><a href="/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a> support</th><th rowspan="2"><a href="/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">PCI</a></th><th colspan="2"><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th rowspan="2"><a href="/wiki/Flexible_Display_Interface" title="Flexible Display Interface">FDI support</a></th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th><th rowspan="2">PCIe <a href="/wiki/M.2" title="M.2">M.2</a> support</th></tr><tr><th>6&#160;Gbit/s</th><th>3&#160;Gbit/s</th><th>v3.2 Gen 1x1</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75016">H81</a></b></td><td rowspan="6"><a href="/wiki/Lynx_Point" class="mw-redirect" title="Lynx Point">Lynx Point</a></td><td>SR13B(C1)<br />SR177(C2)</td><td>DH82H81 (PCH)</td><td rowspan="6">June 2013</td><td rowspan="8">DMI 2.0</td><td rowspan="8">4 GB/s</td><td>6 PCIe 2.0</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="8" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>2&#160;ports</td><td rowspan="3">2&#160;ports</td><td>2&#160;ports</td><td rowspan="8">8&#160;ports</td><td rowspan="8" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="8">4.1&#160;W</td><td rowspan="6" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75019">B85</a></b></td><td>SR13C(C1)<br />SR178(C2)</td><td>DH82B85 (PCH)</td><td rowspan="7">8 PCIe 2.0</td><td rowspan="2">4&#160;ports</td><td>4&#160;ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75010">Q85</a></b></td><td>SR138(C1)<br />SR174(C2)</td><td>DH82Q85 (PCH)</td><td rowspan="6">6&#160;ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75007">Q87</a></b></td><td>SR137(C1)<br />SR173(C2)<br />SR19E(C2)</td><td>DH82Q87 (PCH)</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="5">6&#160;ports</td><td rowspan="5" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75004">H87</a></b></td><td>SR139(C1)<br />SR175(C2)</td><td>DH82H87 (PCH)</td><td rowspan="4" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75013">Z87</a></b></td><td>SR13A(C1)<br />SR176(C2)</td><td>DH82Z87 (PCH)</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/82012">Z97</a></b></td><td rowspan="2">Wildcat Point</td><td>SR1JJ(A0)</td><td>DH82Z97 (PCH)</td><td rowspan="2">May 2014</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/82010">H97</a></b></td><td>SR1JK(A0)</td><td>DH82H97 (PCH)</td></tr></tbody></table><h3><span id="LGA_1366.2C_LGA_2011.2C_and_LGA_2011-v3"></span><span class="mw-headline" id="LGA_1366,_LGA_2011,_and_LGA_2011-v3">LGA 1366, LGA 2011, and LGA 2011-v3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=25" title="Edit section: LGA 1366, LGA 2011, and LGA 2011-v3">edit</a><span class="mw-editsection-bracket">]</span></span></h3><p>Single socket chipsets supporting <a href="/wiki/LGA_1366" title="LGA 1366">LGA 1366</a>, <a href="/wiki/LGA_2011" title="LGA 2011">LGA 2011</a>, and <a href="/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a> CPUs. Please consult <a href="/wiki/List_of_Intel_Xeon_chipsets" title="List of Intel Xeon chipsets">List of Intel Xeon chipsets</a> for further, multi-socket, chipsets for these sockets.</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">sSpec Number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Socket</th><th rowspan="2">Bus Interface</th><th rowspan="2">Link Speed<sup id="cite_ref-aggrLink_55-3" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th rowspan="2"><a href="/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a> support</th><th rowspan="2"><a href="/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">PCI</a></th><th colspan="2"><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th rowspan="2"><a href="/wiki/Flexible_Display_Interface" title="Flexible Display Interface">FDI support</a></th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>3&#160;Gbit/s</th><th>v3.2 Gen 1x1</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/36785/Intel-X58-Express-IO-Hub">X58</a></b> (I/O hub)<sup>1</sup></td><td>Tylersburg</td><td>SLGBT (B2),<br />SLGMX (B3),<br />SLH3M (C2)</td><td>AC82X58 (IOH)</td><td>November 2008</td><td><a href="/wiki/LGA_1366" title="LGA 1366">LGA 1366</a></td><td><a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a></td><td>Up to 12.8&#160;GB/s</td><td>36 PCIe 2.0 at 5 GT/s (IOH);<br />6 PCIe 1.1 (ICH)</td><td rowspan="3" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>6 ports</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>12 ports</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>28.6&#160;W<sup>2</sup></td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64015/Intel-X79-Express-Chipset">X79</a></b><sup>3</sup></td><td>Patsburg</td><td>SLJHW (C0),<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;58&#93;</a></sup><br />SLJN7 (C1)<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;59&#93;</a></sup></td><td>BD82X79&#160;(PCH)<sup id="cite_ref-63" class="reference"><a href="#cite_note-63">&#91;60&#93;</a></sup></td><td>November 14, 2011</td><td><a href="/wiki/LGA_2011" title="LGA 2011">LGA 2011</a></td><td rowspan="2">DMI 2.0</td><td rowspan="2">4&#160;GB/s</td><td rowspan="2">8 PCIe 2.0</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>2 ports</td><td>4 ports</td><td>14 ports</td><td>7.8&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/81761/Intel-X99-Chipset">X99</a></b><sup>4</sup></td><td>Wellsburg</td><td>SLKDE (B1),<br />SLKM9 (B1)</td><td>DH82031PCH (PCH)</td><td>August 29, 2014</td><td><a href="/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a></td><td>10 ports</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>6 ports</td><td>8 ports</td><td>6.5&#160;W</td></tr></tbody></table><ul><li><sup>1</sup> X58 South Bridge is <a href="/wiki/ICH10" class="mw-redirect" title="ICH10">ICH10</a>/ICH10R.</li><li><sup>2</sup> X58 TDP includes the X58 IOH TDP in addition to the ICH10/ICH10R TDP.</li><li><sup>3</sup> For Sandy Bridge enthusiast desktop platform. Sandy Bridge CPUs will provide up to 40 PCIe 3.0 lanes for direct GPU connectivity and additional 4 PCIe 2.0 lanes. NOTE&#160;: This reference number 4 is on X79, which is a Sandy bridge -E, not Sandy Bridge, and PCIe&#160;3.0 only is enabled when an Ivy Bridge-E CPU or Xeon E-5 series is used.</li><li><sup>4</sup> For Haswell enthusiast desktop platform. Haswell CPUs will provide up to 40 PCIe 3.0 lanes for direct GPU connectivity and additional 4 PCIe 2.0 lanes.</li></ul><h3><span class="mw-headline" id="Mobile_chipsets">Mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=26" title="Edit section: Mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><p>All Core-i series mobile chipsets have an integrated south bridge.</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">sSpec Number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Process support</th><th rowspan="2">Bus Interface</th><th rowspan="2">Link Speed<sup id="cite_ref-aggrLink_55-4" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th rowspan="2"><a href="/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a> support</th><th colspan="2"><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a></th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th><th rowspan="2"><a href="/wiki/Flexible_Display_Interface" title="Flexible Display Interface">FDI support</a></th></tr><tr><th>6&#160;Gbit/s</th><th>3&#160;Gbit/s</th><th>v3.2 Gen 1x1</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/42694">PM55</a></b></td><td rowspan="5">Ibex Peak-M</td><td>SLGWN(B2),<br />SLH23(B3),<br /> SLGWP</td><td>BD82PM55 (PCH)</td><td>September 2009</td><td rowspan="5">45&#160;nm, 32&#160;nm</td><td rowspan="5">DMI</td><td rowspan="5">2 GB/s</td><td>8 PCIe 2.0</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="5" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>6 ports</td><td rowspan="11" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>14 ports</td><td rowspan="4">3.5&#160;W</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/43183">HM55</a></b></td><td>SLGZS(B3)</td><td>BD82HM55 (PCH)</td><td rowspan="4">January 2010</td><td>6 PCIe 2.0</td><td>4 ports</td><td>12 ports</td><td rowspan="21" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/43179">HM57</a></b></td><td>SLGZR(B3)</td><td>BD82HM57 (PCH)</td><td rowspan="3">8 PCIe 2.0</td><td rowspan="3">6 ports</td><td rowspan="3">14 ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/43187">QM57</a></b></td><td>SLGZQ(B3)</td><td>BD82QM57 (PCH)</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/47580">QS57</a></b></td><td>SLGZV(B3)</td><td>BD82QS57 (PCH)</td><td>3.4&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52808">HM65</a></b></td><td rowspan="5">Cougar Point-M</td><td>SLH9D(B2) (<b>Recalled</b>)<br />SLJ4P(B3)</td><td>BD82HM65 (PCH)</td><td rowspan="2">January 9, 2011</td><td rowspan="5">32&#160;nm</td><td rowspan="17">DMI 2.0</td><td rowspan="17">4 GB/s</td><td rowspan="5">8 PCIe 2.0</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="5">2 ports</td><td rowspan="5">4 ports</td><td>12 ports</td><td rowspan="2">3.9&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52809">HM67</a></b></td><td>SLH9C(B2) (<b>Recalled</b>)<br />SLJ4N(B3)</td><td>BD82HM67 (PCH)</td><td rowspan="4">14 ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52815">UM67</a></b></td><td>SLH9U(B2)<br />SLJ4L(B3)</td><td>BD82UM67 (PCH)</td><td rowspan="3">February 20, 2011</td><td>3.4&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52813">QM67</a></b></td><td>SLH9B(B2)<br />SLJ4M(B3)</td><td>BD82QM67 (PCH)</td><td rowspan="2" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>3.9&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/52814">QS67</a></b></td><td>SLHAG(B2)<br />SLJ4K(B3)</td><td>BD82QS67 (PCH)</td><td>3.4&#160;W</td></tr><tr><td>NM70</td><td rowspan="8">Panther Point-M</td><td>SLJTA(C1)</td><td>BD82NM70 (PCH)</td><td>August 2012</td><td rowspan="12">22&#160;nm</td><td>4 PCIe 2.0</td><td style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?</td><td rowspan="2">1 port</td><td>3 ports</td><td>8 ports</td><td rowspan="4">4.1&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/67419">HM70</a></b></td><td>SJTNV(C1)</td><td>BD82HM70 (PCH)</td><td rowspan="7">April 8, 2012</td><td rowspan="3">8 PCIe 2.0</td><td rowspan="5" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td rowspan="3">4 ports</td><td>4 ports</td><td>6 ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64348">HM75</a></b></td><td>SLJ8F(C1)</td><td>BD82HM75 (PCH)</td><td rowspan="2">2 ports</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>12 ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64345">HM76</a></b></td><td>SLJ8E(C1)</td><td>BD82HM76 (PCH)</td><td rowspan="5">4 ports</td><td>8 ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64342">UM77</a></b></td><td>SLJ8D(C1)</td><td>BD82UM77 (PCH)</td><td>4 PCIe 2.0</td><td>1 port</td><td>3 ports</td><td>6 ports</td><td>3.0&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64339">HM77</a></b></td><td>SLJ8C(C1)</td><td>BD82HM77 (PCH)</td><td rowspan="7">8 PCIe 2.0</td><td rowspan="3">2 ports</td><td rowspan="3">4 ports</td><td rowspan="4">10 ports</td><td rowspan="2">4.1&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64333">QM77</a></b></td><td>SLJ8A(C1)</td><td>BD82QM77 (PCH)</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/64336">QS77</a></b></td><td>SLJ8B(C1)</td><td>BD82QS77 (PCH)</td><td>3.0 to 3.6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75531">HM86</a></b></td><td rowspan="3">Lynx Point-M</td><td>SR13J(C1)<br />SR17E(C2)</td><td>DH82HM86 (PCH)</td><td rowspan="3">June 2013</td><td rowspan="4">4 ports</td><td rowspan="4">2 ports</td><td>5 ports</td><td rowspan="4">2.7&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75525">QM87</a></b></td><td>SR13G(C1)<br />SR17C(C2)</td><td>DH82QM87 (PCH)</td><td rowspan="3">6 ports</td><td>8 ports</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75528">HM87</a></b></td><td>SR13H(C1)<br />SR17D(C2)</td><td>DH82HM87 (PCH)</td><td rowspan="2">10 ports</td></tr><tr><td>HM97</td><td>Wildcat Point-M</td><td>SR1JN(A0)</td><td>DH82HM97 (PCH)</td><td>May 2014</td><td rowspan="1" style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?</td></tr></tbody></table><h2><span id="100.2F200.2F300_Series_chipsets"></span><span class="mw-headline" id="100/200/300_Series_chipsets">100/200/300 Series chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=27" title="Edit section: 100/200/300 Series chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><ul><li>All support <a href="/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a> and do not support <a href="/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">PCI</a>.</li></ul><h3><span class="mw-headline" id="LGA_1151_rev_1">LGA 1151 rev 1</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=28" title="Edit section: LGA 1151 rev 1">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/LGA_1151#Skylake_chipsets_(100_series)" title="LGA 1151">Skylake chipsets (100 series)</a> and <a href="/wiki/LGA_1151#Kaby_Lake_chipsets_(200_series)" title="LGA 1151">Kaby Lake chipsets (200 series)</a></div><p>The 100 Series chipsets (codenamed <i>Sunrise Point</i>), for <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> processors using the <a href="/wiki/LGA_1151" title="LGA 1151">LGA 1151</a> socket,<sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;61&#93;</a></sup> were released in the third quarter of 2015.<sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;62&#93;</a></sup></p><p>The 200 Series chipsets (codenamed <i>Union Point</i>) were introduced along with <a href="/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> processors, which also use the <a href="/wiki/LGA_1151" title="LGA 1151">LGA 1151</a> socket;<sup id="cite_ref-Anand_desktop_66-0" class="reference"><a href="#cite_note-Anand_desktop-66">&#91;63&#93;</a></sup> these were released in the first quarter of 2017.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;64&#93;</a></sup></p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code<br />Name</th><th rowspan="2">sSpec<br />Number</th><th rowspan="2">Part<br />numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Bus<br />Interface</th><th rowspan="2">Link<br />Speed<sup id="cite_ref-aggrLink_55-5" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a><br />lanes</th><th rowspan="2"><a href="/wiki/Optane" class="mw-redirect" title="Optane">Intel Optane<br />Memory</a> support</th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="2"><a href="/wiki/SATA_Express" title="SATA Express">SATAe</a></th><th rowspan="2">PCIe <a href="/wiki/M.2" title="M.2">M.2</a></th><th colspan="3"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> ports</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>v3.2 Gen 1x1</th><th>v3.2 Gen 2x1</th><th>Total</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90590">H110</a></b></td><td rowspan="6">Sunrise<br />Point</td><td>SR2CA(D1)<br />SR286</td><td>GL82H110<br />(PCH)</td><td>Sep. 27, 2015</td><td>DMI&#160;2.0</td><td>2.0 GB/s</td><td>6 PCIe 2.0</td><td rowspan="6" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>4</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="3" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>Up to 4</td><td rowspan="11" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>Up to 10</td><td rowspan="11">6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90592">B150</a></b></td><td>SR2C7(D1)<br />SR283</td><td>GL82B150<br />(PCH)</td><td>Sep. 1, 2015</td><td rowspan="10">DMI&#160;3.0</td><td rowspan="10">3.93 GB/s</td><td>8 PCIe 3.0</td><td rowspan="10">6</td><td rowspan="2">Up to 1</td><td>Up to 6</td><td>Up to 12</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90588">Q150</a></b></td><td>SR2C6(D1)<br />SR282</td><td>GL82Q150<br />(PCH)</td><td>H2 2015</td><td>10 PCIe 3.0</td><td rowspan="2">Up to 8</td><td rowspan="4">Up to 14</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90595">H170</a></b></td><td>SR2C8(D1)<br />SR284</td><td>GL82H170<br />(PCH)</td><td>Sep. 1, 2015</td><td>16 PCIe 3.0</td><td>Up to 2</td><td>Up to 2</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90587">Q170</a></b></td><td>SR2C5(D1)<br />SR281</td><td>GL82Q170<br />(PCH)</td><td>Oct. 2015</td><td rowspan="2">20 PCIe 3.0</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 10</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90591">Z170</a></b></td><td>SR2C9(D1)<br />SR285</td><td>GL82Z170<br />(PCH)</td><td>Aug. 2015</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/98086/">B250</a></b></td><td rowspan="5">Union<br />Point</td><td>SR2WC(A0)</td><td>GL82B250</td><td rowspan="5">Jan. 3, 2017</td><td>12 PCIe 3.0</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="2">Up to 1</td><td rowspan="2">Up to 1</td><td>Up to 6</td><td>Up to 12</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/98084/">Q250</a></b></td><td>SR2WD(A0)</td><td>GL82Q250</td><td>14 PCIe 3.0</td><td rowspan="2">Up to 8</td><td rowspan="4">Up to 14</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/98090/">H270</a></b></td><td>SR2WA(A0)</td><td>GL82H270</td><td>20 PCIe 3.0</td><td>Up to 2</td><td>Up to 2</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/98088/">Q270</a></b></td><td>SR2WE(A0)</td><td>GL82Q270</td><td rowspan="2">24 PCIe 3.0</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 10</td></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/98089/">Z270</a></b></td><td>SR2WB(A0)</td><td>GL82Z270</td></tr></tbody></table><h3><span class="mw-headline" id="LGA_1151_rev_2">LGA 1151 rev 2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=29" title="Edit section: LGA 1151 rev 2">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/LGA_1151#Coffee_Lake_chipsets_(300_series)" title="LGA 1151">Coffee Lake chipsets (300 series)</a></div><p>While Coffee Lake shares the same socket as Skylake and Kaby Lake, this revision of LGA 1151 is electrically <i>incompatible</i> with 100 and 200 series CPUs.</p><p>The 300 Series chipsets were introduced along with <a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a> processors, which use the <a href="/wiki/LGA_1151" title="LGA 1151">LGA 1151</a> socket; the enthusiast model was released in the last quarter of 2017,<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;65&#93;</a></sup> the rest of the line was released in 2018.<sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;66&#93;</a></sup></p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code<br />Name</th><th rowspan="2">sSpec<br />Number</th><th rowspan="2">Part<br />numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Bus<br />Interface</th><th rowspan="2">Link<br />Speed<sup id="cite_ref-aggrLink_55-6" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a><br />lanes</th><th rowspan="2"><a href="/wiki/Optane" class="mw-redirect" title="Optane">Intel Optane<br />Memory</a> support</th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="2"><a href="/wiki/SATA_Express" title="SATA Express">SATAe</a></th><th rowspan="2">PCIe <a href="/wiki/M.2" title="M.2">M.2</a></th><th colspan="3"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> ports</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>v3.2 Gen 1x1</th><th>v3.2 Gen 2x1</th><th>Total</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/125903">Z370</a></b></td><td rowspan="3"><a href="/wiki/Platform_Controller_Hub#Cannon_Point" title="Platform Controller Hub">Cannon Point</a></td><td>SR3MD(A0)</td><td>GL82Z370</td><td>October 5, 2017</td><td>DMI 3.0</td><td>3.93 GB/s</td><td>24 PCIe 3.0</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>6</td><td>up to 3</td><td>up to 3</td><td>Up to 10</td><td rowspan="2" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>Up to 14</td><td rowspan="7">6 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/133348">H310</a></b></td><td>SR409(B0)<br />SRCXT(B0)<br />SRCXY(B0)</td><td rowspan="5">?</td><td rowspan="2">April 3, 2018</td><td>DMI 2.0</td><td>2.0 GB/s</td><td>6 PCIe 2.0</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>4</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td>Up to 4</td><td>Up to 10</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/133332">B360</a></b></td><td>SR408(B0)</td><td rowspan="5">DMI 3.0</td><td rowspan="5">3.93 GB/s</td><td>12 PCIe 3.0</td><td rowspan="5" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="5">6</td><td>Up to 1</td><td>Up to 1</td><td>Up to 6</td><td>Up to 4</td><td>Up to 12</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189763">B365</a></b></td><td><a href="/wiki/Platform_Controller_Hub#Union_Point" title="Platform Controller Hub">Union Point</a></td><td>SREVJ(A0)</td><td>Dec. 14, 2018</td><td rowspan="2">20 PCIe 3.0</td><td rowspan="2">Up to 2</td><td rowspan="2">Up to 2</td><td rowspan="2">Up to 8</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="4">Up to 14</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/133284">H370</a></b></td><td rowspan="3"><a href="/wiki/Platform_Controller_Hub#Cannon_Point" title="Platform Controller Hub">Cannon Point</a></td><td>SR405(B0)</td><td>April 3, 2018</td><td>Up to 4</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/133282">Q370</a></b></td><td>SR404(B0)</td><td>Q2 2018</td><td rowspan="2">24 PCIe 3.0</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 10</td><td rowspan="2">Up to 6</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/133293/">Z390</a></b></td><td>SR406(B0)</td><td>FH82Z390</td><td>October 8, 2018</td></tr></tbody></table><h4><span class="mw-headline" id="Xeon_chipsets">Xeon chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=30" title="Edit section: Xeon chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h4><p>C232 and C242 chipsets do not support CPU integrated GPUs, as they lack <a href="/wiki/Flexible_Display_Interface" title="Flexible Display Interface">FDI</a> support. Officially they support only Xeon processors, but some motherboards also support consumer processors (6/7th generation Core for C230 series, 8/9th generation Core for C240 series and its Pentium/Celeron derivatives).</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">sSpec Number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Bus Interface</th><th rowspan="2">Link Speed<sup id="cite_ref-aggrLink_55-7" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="2"><a href="/wiki/SATA_Express" title="SATA Express">SATAe</a></th><th rowspan="2">PCIe <a href="/wiki/M.2" title="M.2">M.2</a></th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> ports</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>v3.0</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90578/Intel-GL82C232-PCH">C232</a></b></td><td rowspan="2">Sunrise Point</td><td>SR2CB(D1)</td><td>GL82C232 (PCH)</td><td rowspan="2">September 1, 2015</td><td rowspan="4">DMI&#160;3.0</td><td rowspan="4">3.93 GB/s</td><td>8 PCIe 3.0</td><td>6</td><td rowspan="2">Up to 3</td><td rowspan="2">Up to 3</td><td>Up to 6</td><td>6</td><td rowspan="4">6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/90594/Intel-GL82C236-PCH">C236</a></b></td><td>SR2CC(D1)</td><td>GL82C236 (PCH)</td><td>20 PCIe 3.0</td><td>8</td><td>Up to 10</td><td>4</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/147324/Intel-C242-Chipset">C242</a></b></td><td>Coffee Lake</td><td>SR40C(B0)</td><td>FH82C242</td><td>November 2018</td><td>10 PCIe 3.0</td><td>6</td><td rowspan="2">?</td><td rowspan="2">?</td><td rowspan="2">?</td><td rowspan="2">?</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/147326/Intel-C246-Chipset">C246</a></b></td><td>Coffee Lake</td><td>SR40A(B0)</td><td>FH82C246</td><td>July 2018</td><td>24 PCIe 3.0</td><td>8</td></tr></tbody></table><h3><span class="mw-headline" id="LGA_2066">LGA 2066</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=31" title="Edit section: LGA 2066">edit</a><span class="mw-editsection-bracket">]</span></span></h3><p>Chipsets supporting <a href="/wiki/LGA_2066" title="LGA 2066">LGA 2066</a> socket for Skylake-X processors and Kaby Lake-X processors.</p><p>The C621 Chipset also supports FCLGA3647 socket for Skylake-SP as well as Cascade Lake-W and Cascade Lake-SP processors.</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code Name</th><th rowspan="2">sSpec Number</th><th rowspan="2">Part numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Bus Interface</th><th rowspan="2">Link Speed<sup id="cite_ref-aggrLink_55-8" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="2"><a href="/wiki/SATA_Express" title="SATA Express">SATAe</a></th><th rowspan="2">PCIe <a href="/wiki/M.2" title="M.2">M.2</a></th><th colspan="2"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> ports</th><th rowspan="2"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>v3.0</th><th>v2.0</th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/122941">X299</a></b></td><td>Basin Falls</td><td>SR2Z2(A0)</td><td>GL82X299</td><td>May 30, 2017</td><td rowspan="2">DMI 3.0</td><td rowspan="2">3.93 GB/s</td><td>24 PCIe 3.0<p>16 PCIe 3.0 (i5)</p><p>28-44 PCIe 3.0 (i7)48 PCIe 3.0 (i9) </p></td><td rowspan="2">Up to 8</td><td style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?</td><td style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?</td><td rowspan="9">Up to 10</td><td rowspan="9">Up to 14</td><td>6 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/126691/Intel-C422-Chipset">C422</a></b></td><td>Kaby Lake</td><td>SR2WG(A0)</td><td>GL82C422</td><td rowspan="8">July 11, 2017</td><td>24 PCIe 3.0</td><td rowspan="8">?</td><td rowspan="8">?</td><td>6 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97338/Intel-C621-Chipset">C621</a></b></td><td rowspan="7">Lewisburg</td><td>SR36S(B1)<br />SR354(S0)<br />SR3HE(B2)<br />SR3HL(S1)</td><td>EY82C621x</td><td rowspan="7">UPI</td><td rowspan="7">?</td><td rowspan="7">20 PCIe 3.0</td><td rowspan="7">Up to 14</td><td>15 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97340/Intel-C622-Chipset">C622</a></b></td><td>SR36X(S0)<br />SR3HK(S1)</td><td>EY82C622</td><td>17 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97341/Intel-C624-Chipset">C624</a></b></td><td>SR36Y(S0)<br />SR3HM(S1)</td><td>EY82C624</td><td>19 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97342/Intel-C625-Chipset">C625</a></b></td><td>SR36W(B1)<br />SR3HJ(B2)</td><td>EY82C625</td><td>21 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97339/Intel-C626-Chipset">C626</a></b></td><td>SR36V(B1)<br />SR3HH(B2)</td><td>EY82C626</td><td>23 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97343/Intel-C627-Chipset">C627</a></b></td><td>SR36U(B1)<br />SR3HG(B2)</td><td>EY82C627</td><td>28.6 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/97337/Intel-C628-Chipset">C628</a></b></td><td>SR36T(B1)<br />SR3HF(B2)</td><td>EY82C628</td><td>26.3 W</td></tr></tbody></table><h3><span class="mw-headline" id="Mobile_chipsets_2">Mobile chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=32" title="Edit section: Mobile chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h3><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="3">Chipset</th><th rowspan="3">Code Name</th><th rowspan="3">sSpec Number</th><th rowspan="3">Part numbers</th><th rowspan="3">Release Date</th><th rowspan="3">Bus Interface</th><th rowspan="3">Link Speed<sup id="cite_ref-aggrLink_55-9" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="3"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> lanes</th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="3"><a href="/wiki/SATA_Express" title="SATA Express">SATAe</a></th><th rowspan="3">PCIe <a href="/wiki/M.2" title="M.2">M.2</a></th><th colspan="3"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> ports</th><th rowspan="3"><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th rowspan="2">6&#160;Gbit/s ports</th><th colspan="2">v3.2</th><th rowspan="2">v2.0</th></tr><tr><th>Gen 1x1</th><th>Gen 2x1</th></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90584">HM170</a></b></td><td rowspan="7">Skylake</td><td>SR2C4(D1)<br />SR27Z</td><td>GL82HM170 (PCH)</td><td rowspan="3">September 1, 2015</td><td rowspan="10">DMI&#160;3.0</td><td rowspan="10">3.93 GB/s</td><td rowspan="2">16 PCIe 3.0</td><td rowspan="2">Up to 4</td><td rowspan="10" style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?</td><td rowspan="2">Up to 2</td><td rowspan="2">Up to 8</td><td rowspan="7" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="10">Up to 14</td><td rowspan="2">2.6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90583">QM170</a></b></td><td>SR2C3(D1)<br />SR27Y</td><td>GL82QM170 (PCH)</td></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90593">CM236</a></b></td><td>SR2CE(D1)</td><td>GL82CM236 (PCH)</td><td>20 PCIe 3.0</td><td>Up to 8</td><td>Up to 3</td><td>Up to 10</td><td>3.67&#160;W</td></tr><tr><td>QMS180</td><td>SR2NH(D1)</td><td>GLQMS180 (PCH)</td><td>?</td><td>?</td><td>?</td><td>?</td><td>?</td><td>?</td></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/98085">HM175</a></b></td><td>SR30W(D1)</td><td>GL82HM175 (PCH)</td><td rowspan="3">January 3, 2017</td><td rowspan="2">16 PCIe 3.0</td><td rowspan="2">Up to 4</td><td rowspan="2">Up to 2</td><td rowspan="2">Up to 8</td><td rowspan="2">2.6&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/98083">QM175</a></b></td><td>SR30V(D1)</td><td>GL82QM175 (PCH)</td></tr><tr><td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/98087">CM238</a></b></td><td>SR30U(D1)</td><td>GL82CM238 (PCH)</td><td>20 PCIe 3.0</td><td>Up to 8</td><td>Up to 3</td><td>Up to 10</td><td>3.67&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/135101">HM370</a></b></td><td rowspan="3">Coffee Lake</td><td>SR40B(B0)</td><td>FH82HM370 (PCH)</td><td rowspan="3">Q2 2018</td><td>16 PCIe 3.0</td><td rowspan="2">Up to 4</td><td rowspan="2">Up to 2</td><td>Up to 8</td><td>Up to 4</td><td rowspan="3">3&#160;W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/135102">QM370</a></b></td><td>SR40D(B0)</td><td>FH82QM370 (PCH)</td><td>20 PCIe 3.0</td><td rowspan="2">Up to 10</td><td rowspan="2">Up to 6</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/135100">CM246</a></b></td><td>SR40E(B0)</td><td>FH82CM246 (PCH)</td><td>24 PCIe 3.0</td><td>Up to 8</td><td>Up to 4</td></tr></tbody></table><h2><span class="mw-headline" id="400_Series_chipsets">400 Series chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=33" title="Edit section: 400 Series chipsets">edit</a><span class="mw-editsection-bracket">]</span></span></h2><h3><span class="mw-headline" id="LGA_1200">LGA 1200</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=34" title="Edit section: LGA 1200">edit</a><span class="mw-editsection-bracket">]</span></span></h3><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/LGA_1200#Comet_Lake_chipsets_(400_series)" title="LGA 1200">Comet Lake chipsets (400 series)</a></div><p>LGA 1200 is a CPU socket compatible with Comet Lake desktop CPUs. Like its predecessors, LGA 1200 has the same amount of pins its name would suggest: 1200. Under the hood, LGA 1200 is a modified version of LGA 1151, its predecessor and currently the latest CPU socket for Intel CPUs. It features 49 additional protruding pins that are used to improve power delivery and provide support for eventual updates with I/O features.</p><table class="wikitable" style="font-size: 90%;"><tbody><tr><th rowspan="2">Chipset</th><th rowspan="2">Code<br />Name</th><th rowspan="2">sSpec<br />Number</th><th rowspan="2">Part<br />numbers</th><th rowspan="2">Release Date</th><th rowspan="2">Bus<br />Interface</th><th rowspan="2">Link<br />Speed<sup id="cite_ref-aggrLink_55-10" class="reference"><a href="#cite_note-aggrLink-55">&#91;c&#93;</a></sup></th><th rowspan="2"><a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a><br />lanes</th><th rowspan="2"><a href="/wiki/Optane" class="mw-redirect" title="Optane">Intel Optane<br />Memory</a> support</th><th><a href="/wiki/Serial_ATA" title="Serial ATA">SATA</a></th><th rowspan="2"><a href="/wiki/SATA_Express" title="SATA Express">SATAe</a></th><th rowspan="2">PCIe <a href="/wiki/M.2" title="M.2">M.2</a></th><th colspan="3"><a href="/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">USB</a> ports</th><th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a></th></tr><tr><th>6&#160;Gbit/s</th><th>v2.0</th><th>v3.2 Gen 1x1</th><th>v3.2 Gen 2x1</th><th></th></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/201842/intel-h410-chipset.html">H410</a></b></td><td rowspan="6">Comet Lake</td><td>SRH1D(A0)</td><td rowspan="6">?</td><td rowspan="6">Q2'20</td><td rowspan="6">DMI 3.0</td><td rowspan="6">3.93 GB/s</td><td>6 PCIe 3.0</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No</td><td>4</td><td rowspan="6">?</td><td rowspan="6">?</td><td>Up to 10</td><td>Up to 4</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td><td rowspan="6">6 W</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/201841/intel-b460-chipset.html">B460</a></b></td><td>SRH1C(A0)</td><td>16 PCIe 3.0</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="4">6</td><td>Up to 12</td><td rowspan="2">Up to 8</td><td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">None</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/201835/intel-h470-chipset.html">H470</a></b></td><td>SRH14(A0)</td><td>20 PCIe 3.0</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="4">Up to 14</td><td>Up to  4</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/201836/intel-q470-chipset.html">Q470</a></b></td><td>SRH1A(A0)</td><td rowspan="3">24 PCIe 3.0</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td rowspan="3">Up to 10</td><td rowspan="2">Up to 6</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/201834/intel-z490-chipset.html">Z490</a></b></td><td>SRH13(A0)</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td></tr><tr><td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/201910/intel-w480-chipset.html">W480</a></b></td><td>SRH19(A0)</td><td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes</td><td>8</td><td>Up to 8</td></tr></tbody></table><h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=35" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2><div class="div-col columns column-width" style="-moz-column-width: 25em; -webkit-column-width: 25em; column-width: 25em;"><ul><li><a href="/wiki/Acer_Laboratories_Incorporated" class="mw-redirect" title="Acer Laboratories Incorporated">Acer Laboratories Incorporated</a> – for ALi chipsets</li><li><a href="/wiki/Chips_and_Technologies" title="Chips and Technologies">Chips and Technologies</a></li><li><a href="/wiki/List_of_AMD_chipsets" title="List of AMD chipsets">List of AMD chipsets</a></li><li><a href="/wiki/List_of_ATI_chipsets" title="List of ATI chipsets">List of ATI chipsets</a></li><li><a href="/wiki/Comparison_of_Nvidia_nForce_chipsets" title="Comparison of Nvidia nForce chipsets">Comparison of Nvidia nForce chipsets</a></li><li><a href="/wiki/Intel_Xeon_chipsets" class="mw-redirect" title="Intel Xeon chipsets">Intel Xeon chipsets</a></li><li><a href="/wiki/List_of_Intel_microprocessors" class="mw-redirect" title="List of Intel microprocessors">List of Intel microprocessors</a></li><li><a href="/wiki/Silicon_Integrated_Systems" title="Silicon Integrated Systems">Silicon Integrated Systems</a> – for SiS motherboard chipsets</li><li><a href="/wiki/VIA_chipsets" class="mw-redirect" title="VIA chipsets">VIA chipsets</a></li></ul></div><h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=36" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2><div class="reflist" style="list-style-type: lower-alpha;"><div class="mw-references-wrap"><ol class="references"><li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text">The Pentium Pro, Pentium II/III, and the Celerons based on them are essentially the same design with minor internal revisions and varying cache designs. Because of this, the same chipset can be used for <a href="/wiki/Socket_8" title="Socket 8">Socket 8</a>, <a href="/wiki/Socket_370" title="Socket 370">Socket 370</a>, <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a>, or <a href="/wiki/Slot_2" title="Slot 2">Slot 2</a> designs with any CPU in the <a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> family. In practice however, newer chipset designs are usually made only for the newer processor packages, and older ones may not be updated to accommodate for recent package designs. In addition, certain chipsets may be implemented in motherboards with different processor packages, much like how the 440FX could be used either with a Pentium Pro (Socket 8) or Pentium II (Slot 1). A new feature for the latest Intel chipsets is hardware virtualization support (Intel VT-d).<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup> The chipset support for this technology is not very clear for the moment.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup></span></li><li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text">The Intel 82943GML mobile chipset unofficially supports Core Duo, Core 2 Duo, and Pentium Dual Core processors as well as 667&#160;MHz FSB, which is a popular upgrade for many older notebook computers such as certain models of Acer Aspire 3680.</span></li><li id="cite_note-aggrLink-55"><span class="mw-cite-backlink">^ <a href="#cite_ref-aggrLink_55-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-aggrLink_55-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-aggrLink_55-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-aggrLink_55-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-aggrLink_55-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-aggrLink_55-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-aggrLink_55-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-aggrLink_55-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-aggrLink_55-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-aggrLink_55-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-aggrLink_55-10"><sup><i><b>k</b></i></sup></a></span> <span class="reference-text">Aggregated speed for both directions</span></li></ol></div></div><h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=37" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2><div class="reflist" style="list-style-type: decimal;"><div class="mw-references-wrap mw-references-columns"><ol class="references"><li id="cite_note-Tooley-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-Tooley_1-0">^</a></b></span> <span class="reference-text"><cite id="CITEREFMichael_H._Tooley2005" class="citation book cs1">Michael H. Tooley (2005). <span class="cs1-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/pcbasedinstrumen00bami_789"><i>PC Based Instrumentation and Control</i></a></span>. Elsevier. p.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/pcbasedinstrumen00bami_789/page/n48">32</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780750647168" title="Special:BookSources/9780750647168"><bdi>9780750647168</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=PC+Based+Instrumentation+and+Control&amp;rft.pages=32&amp;rft.pub=Elsevier&amp;rft.date=2005&amp;rft.isbn=9780750647168&amp;rft.au=Michael+H.+Tooley&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fpcbasedinstrumen00bami_789&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r982806391">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style></span></li><li id="cite_note-intel1989-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel1989_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel1989_2-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel1989_2-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://archive.org/details/bitsavers_inteldataBrocessorandPeripheralHandbookVol1_114989017">"1989 Intel Microprocessor and Peripheral Handbook Vol 1"</a>. <i>Internet Archive</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160703235950/https://archive.org/details/bitsavers_inteldataBrocessorandPeripheralHandbookVol1_114989017">Archived</a> from the original on 2016-07-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-08-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Internet+Archive&amp;rft.atitle=1989+Intel+Microprocessor+and+Peripheral+Handbook+Vol+1&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fbitsavers_inteldataBrocessorandPeripheralHandbookVol1_114989017&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080910041059/http://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="ftp://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2008-09-10<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-09-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=ftp%3A%2F%2Fdownload.intel.com%2Fmuseum%2Fresearch%2Farc_collect%2Ftimeline%2FTimelineDateSort7_05.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120113013236/http://www.intel-vintage.com/timeline19801989.htm">"Time Line 1980-1989"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.intel-vintage.com/timeline19801989.htm">the original</a> on 2012-01-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Time+Line+1980-1989&amp;rft_id=http%3A%2F%2Fwww.intel-vintage.com%2Ftimeline19801989.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/design/archives/periphrl/docs/29048603.htm">"82091AA ADVANCED INTEGRATED PERIPHERAL (AIP)"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140116221203/http://www.intel.com/design/archives/periphrl/docs/29048603.htm">Archived</a> from the original on 2014-01-16<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=82091AA+ADVANCED+INTEGRATED+PERIPHERAL+%28AIP%29&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fdesign%2Farchives%2Fperiphrl%2Fdocs%2F29048603.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite id="CITEREFMoran1988" class="citation news cs1">Moran, Tom (April 25, 1988). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=pj0EAAAAMBAJ">"PS/2 Model 80 Clones Based on Intel Chipset"</a>. <i>InfoWorld</i>. p.&#160;1. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627025936/http://books.google.com/books?id=pj0EAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=PS%2F2+Model+80+Clones+Based+on+Intel+Chipset&amp;rft.pages=1&amp;rft.date=1988-04-25&amp;rft.aulast=Moran&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3Dpj0EAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite id="CITEREFMoranScannel1988" class="citation news cs1">Moran, Tom; Scannel, Ed (September 26, 1988). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=kDoEAAAAMBAJ">"New EISA Features Set It Apart From the AT Bus"</a>. <i>InfoWorld</i>. p.&#160;23. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627025440/http://books.google.com/books?id=kDoEAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=New+EISA+Features+Set+It+Apart+From+the+AT+Bus&amp;rft.pages=23&amp;rft.date=1988-09-26&amp;rft.aulast=Moran&amp;rft.aufirst=Tom&amp;rft.au=Scannel%2C+Ed&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DkDoEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-infoworld-1989-11-13-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-infoworld-1989-11-13_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-infoworld-1989-11-13_8-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite id="CITEREFBrownstein1989" class="citation news cs1">Brownstein, Mark (November 13, 1989). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=sTAEAAAAMBAJ">"Uncorking the future"</a>. <i>InfoWorld</i>. p.&#160;101. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627030045/http://books.google.com/books?id=sTAEAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Uncorking+the+future&amp;rft.pages=101&amp;rft.date=1989-11-13&amp;rft.aulast=Brownstein&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DsTAEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite id="CITEREFMarshall1988" class="citation news cs1">Marshall, Martin (November 14, 1988). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=wTsEAAAAMBAJ">"MCA Multiprocessing In the Works at Intel"</a>. <i>InfoWorld</i>. p.&#160;1. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170227013930/https://books.google.com/books?id=wTsEAAAAMBAJ">Archived</a> from the original on February 27, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=MCA+Multiprocessing+In+the+Works+at+Intel&amp;rft.pages=1&amp;rft.date=1988-11-14&amp;rft.aulast=Marshall&amp;rft.aufirst=Martin&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DwTsEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation web cs1">"Intel Introduces the Second Generation Micro Channel Chip Set". November 29, 1988.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Introduces+the+Second+Generation+Micro+Channel+Chip+Set&amp;rft.date=1988-11-29&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span> <span class="cs1-visible-error error citation-comment">Missing or empty <code class="cs1-code">&#124;url=</code> (<a href="/wiki/Help:CS1_errors#cite_web_url" title="Help:CS1 errors">help</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><cite id="CITEREFCopeland1989" class="citation news cs1">Copeland, Ron (April 17, 1989). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=CDoEAAAAMBAJ">"Intel Adds Low-Power 386SX To List of Chip Announcements"</a>. <i>InfoWorld</i>. p.&#160;105. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627030632/http://books.google.com/books?id=CDoEAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Intel+Adds+Low-Power+386SX+To+List+of+Chip+Announcements&amp;rft.pages=105&amp;rft.date=1989-04-17&amp;rft.aulast=Copeland&amp;rft.aufirst=Ron&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DCDoEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-intelToMarketVLSI-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-intelToMarketVLSI_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intelToMarketVLSI_12-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite id="CITEREFCopeland1990" class="citation news cs1">Copeland, Ron (January 8, 1990). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=dzAEAAAAMBAJ">"Intel to Market VLSI Topcat Chips"</a>. <i>InfoWorld</i>. p.&#160;3. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627030754/http://books.google.com/books?id=dzAEAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Intel+to+Market+VLSI+Topcat+Chips&amp;rft.pages=3&amp;rft.date=1990-01-08&amp;rft.aulast=Copeland&amp;rft.aufirst=Ron&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DdzAEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite id="CITEREFKrohn1990" class="citation news cs1">Krohn, Nico (October 15, 1990). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=LjwEAAAAMBAJ">"Intel to Introduce 20-MHz Chip Set"</a>. <i>InfoWorld</i>. p.&#160;5. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627024041/http://books.google.com/books?id=LjwEAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Intel+to+Introduce+20-MHz+Chip+Set&amp;rft.pages=5&amp;rft.date=1990-10-15&amp;rft.aulast=Krohn&amp;rft.aufirst=Nico&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DLjwEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><cite id="CITEREFFickel1991" class="citation news cs1">Fickel, Louise (April 29, 1991). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=y1AEAAAAMBAJ">"Intel Debuts EISA Chip Set for Lower Cost 32-Bit Systems"</a>. <i>InfoWorld</i>. p.&#160;28. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140627025609/http://books.google.com/books?id=y1AEAAAAMBAJ">Archived</a> from the original on June 27, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Intel+Debuts+EISA+Chip+Set+for+Lower+Cost+32-Bit+Systems&amp;rft.pages=28&amp;rft.date=1991-04-29&amp;rft.aulast=Fickel&amp;rft.aufirst=Louise&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3Dy1AEAAAAMBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text">When applied to computer memory (RAM or cache) the quantities KB, MB and GB are defined as: 1 KB = 1024 B, 1 MB = 1024 KB, 1 GB = 1024 MB, consistent with the JEDEC memory standard.</span></li><li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430LX-c.html">Intel 430LX ("Mercury")</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071013123027/http://pcguide.com/ref/mbsys/chip/pop/g5iI430LX-c.html">Archived</a> 2007-10-13 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed August 20, 2007.</span></li><li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430NX-c.html">Intel 430NX ("Neptune")</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071013123041/http://pcguide.com/ref/mbsys/chip/pop/g5iI430NX-c.html">Archived</a> 2007-10-13 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed August 20, 2007.</span></li><li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430FX-c.html">Intel 430FX ("Triton")</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071013123014/http://pcguide.com/ref/mbsys/chip/pop/g5iI430FX-c.html">Archived</a> 2007-10-13 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed August 20, 2007.</span></li><li id="cite_note-TritonIIref-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-TritonIIref_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-TritonIIref_19-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-TritonIIref_19-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://groups.google.com/group/comp.sys.intel/msg/0a0cd1fe2b61a6ff">Summary of P5 chipsets</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121104105131/http://groups.google.com/group/comp.sys.intel/msg/0a0cd1fe2b61a6ff">Archived</a> 2012-11-04 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, comp.sys.intel, September 1996.</span></li><li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430HX-c.html">Intel 430HX ("Triton II")</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071013123022/http://pcguide.com/ref/mbsys/chip/pop/g5iI430HX-c.html">Archived</a> 2007-10-13 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed August 20, 2007.</span></li><li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/cache/charCacheability-c.html">System RAM Cacheability</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160817063724/http://www.pcguide.com/ref/mbsys/cache/charCacheability-c.html">Archived</a> 2016-08-17 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed July 16, 2016.</span></li><li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430VX-c.html">Intel 430VX ("Triton II", a.k.a. "Triton III")</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070820211417/http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430VX-c.html">Archived</a> 2007-08-20 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed August 20, 2007.</span></li><li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430TX-c.html">Intel 430TX</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070819184910/http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430TX-c.html">Archived</a> 2007-08-19 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Guide, accessed August 20, 2007.</span></li><li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/technology/itj/2006/v10i3/2-io/1-abstract.htm">"Ultrabook, SmartPhone, Laptop, Desktop, Server, &amp; Embedded– Intel"</a>. Intel.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121013065422/http://www.intel.com/technology/itj/2006/v10i3/2-io/1-abstract.htm">Archived</a> from the original on 2012-10-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ultrabook%2C+SmartPhone%2C+Laptop%2C+Desktop%2C+Server%2C+%26+Embedded%E2%80%93+Intel&amp;rft.pub=Intel.com&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Ftechnology%2Fitj%2F2006%2Fv10i3%2F2-io%2F1-abstract.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="https://software.intel.com/en-us/forums/virtualization-software-development/topic/56802/">[1]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090314051946/https://software.intel.com/en-us/forums/virtualization-software-development/topic/56802/">Archived</a> March 14, 2009, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span></li><li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20171214182959/http://www.yc-zj.com:8084/dz/qt/%E7%94%B5%E8%84%91%E7%A1%AC%E4%BB%B6%E7%BB%B4%E4%BF%AE/%E4%B8%BB%E6%9D%BF%E7%BB%B4%E4%BF%AE%E8%A7%86%E9%A2%91/%E4%B8%BB%E6%9D%BF%E8%A7%86%E9%A2%918DVD%E4%B9%8B01%E7%BB%B4%E4%BF%AE%E8%B5%84%E6%96%99/%E4%B8%BB%E6%9D%BF%E8%8A%AF%E7%89%87%E7%BA%A7%E7%BB%B4%E4%BF%AEVCD7-%E4%B8%BB%E6%9D%BF%E7%94%B5%E8%B7%AF%E7%9B%981/INTEL%E8%8A%AF%E7%89%87%E7%BB%84%E8%B5%84%E6%96%99/440LX/II%20Processor.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.yc-zj.com:8084/dz/qt/%E7%94%B5%E8%84%91%E7%A1%AC%E4%BB%B6%E7%BB%B4%E4%BF%AE/%E4%B8%BB%E6%9D%BF%E7%BB%B4%E4%BF%AE%E8%A7%86%E9%A2%91/%E4%B8%BB%E6%9D%BF%E8%A7%86%E9%A2%918DVD%E4%B9%8B01%E7%BB%B4%E4%BF%AE%E8%B5%84%E6%96%99/%E4%B8%BB%E6%9D%BF%E8%8A%AF%E7%89%87%E7%BA%A7%E7%BB%B4%E4%BF%AEVCD7-%E4%B8%BB%E6%9D%BF%E7%94%B5%E8%B7%AF%E7%9B%981/INTEL%E8%8A%AF%E7%89%87%E7%BB%84%E8%B5%84%E6%96%99/440LX/II%20Processor.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2017-12-14<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-12-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.yc-zj.com%3A8084%2Fdz%2Fqt%2F%25E7%2594%25B5%25E8%2584%2591%25E7%25A1%25AC%25E4%25BB%25B6%25E7%25BB%25B4%25E4%25BF%25AE%2F%25E4%25B8%25BB%25E6%259D%25BF%25E7%25BB%25B4%25E4%25BF%25AE%25E8%25A7%2586%25E9%25A2%2591%2F%25E4%25B8%25BB%25E6%259D%25BF%25E8%25A7%2586%25E9%25A2%25918DVD%25E4%25B9%258B01%25E7%25BB%25B4%25E4%25BF%25AE%25E8%25B5%2584%25E6%2596%2599%2F%25E4%25B8%25BB%25E6%259D%25BF%25E8%258A%25AF%25E7%2589%2587%25E7%25BA%25A7%25E7%25BB%25B4%25E4%25BF%25AEVCD7-%25E4%25B8%25BB%25E6%259D%25BF%25E7%2594%25B5%25E8%25B7%25AF%25E7%259B%25981%2FINTEL%25E8%258A%25AF%25E7%2589%2587%25E7%25BB%2584%25E8%25B5%2584%25E6%2596%2599%2F440LX%2FII%2520Processor.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.o3one.org/hwdocs/p2manuals/440BX_82443BX_29063301.pdf">"BX_DS_10.book"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180707202358/http://www.o3one.org/hwdocs/p2manuals/440BX_82443BX_29063301.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2018-07-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-07-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=BX_DS_10.book&amp;rft_id=http%3A%2F%2Fwww.o3one.org%2Fhwdocs%2Fp2manuals%2F440BX_82443BX_29063301.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-i82845gx_design-29"><span class="mw-cite-backlink">^ <a href="#cite_ref-i82845gx_design_29-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i82845gx_design_29-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160304062219/http://download.intel.com/design/chipsets/designex/29865502.pdf">"Intel 82845G/82845GL/82845GV GMCH Thermal and Mechanical Design Guidelines"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://download.intel.com/design/chipsets/designex/29865502.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2016-03-04<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-04-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+82845G%2F82845GL%2F82845GV+GMCH+Thermal+and+Mechanical+Design+Guidelines&amp;rft_id=https%3A%2F%2Fdownload.intel.com%2Fdesign%2Fchipsets%2Fdesignex%2F29865502.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-e7501_pentium_m-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-e7501_pentium_m_30-0">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160909102750/http://download.intel.com/design/intarch/manuals/27387901.pdf">"Intel® Pentium® M Processor with Intel® E7501 Development Kit User's Manual"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://download.intel.com/design/intarch/manuals/27387901.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2016-09-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-04-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Pentium%C2%AE+M+Processor+with+Intel%C2%AE+E7501+Development+Kit+User%27s+Manual&amp;rft_id=https%3A%2F%2Fdownload.intel.com%2Fdesign%2Fintarch%2Fmanuals%2F27387901.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-p4_single_cpu_servers-31"><span class="mw-cite-backlink">^ <a href="#cite_ref-p4_single_cpu_servers_31-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-p4_single_cpu_servers_31-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.informit.com/articles/article.aspx?p=481869&amp;seqNum=4">"Intel Pentium 4 Chipsets for Single-Processor Servers"</a>. 2006-06-12. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131004113804/http://www.informit.com/articles/article.aspx?p=481869&amp;seqNum=4">Archived</a> from the original on 2013-10-04<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-13</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Pentium+4+Chipsets+for+Single-Processor+Servers&amp;rft.date=2006-06-12&amp;rft_id=http%3A%2F%2Fwww.informit.com%2Farticles%2Farticle.aspx%3Fp%3D481869%26seqNum%3D4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-e7221_pentium_e-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-e7221_pentium_e_32-0">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.de/content/dam/doc/datasheet/e7221-chipset-datasheet.pdf">"Intel® E7221 Chipset Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel.com. September 2004. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190713082638/https://www.intel.de/content/dam/doc/datasheet/e7221-chipset-datasheet.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2019-07-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-13</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+E7221+Chipset+Datasheet&amp;rft.pub=Intel.com&amp;rft.date=2004-09&amp;rft_id=https%3A%2F%2Fwww.intel.de%2Fcontent%2Fdam%2Fdoc%2Fdatasheet%2Fe7221-chipset-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-e7230_pentium_d-33"><span class="mw-cite-backlink">^ <a href="#cite_ref-e7230_pentium_d_33-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-e7230_pentium_d_33-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com.au/content/dam/doc/datasheet/e7230-chipset-memory-controller-hub-datasheet.pdf">"Intel® E7230 Chipset Memory Controller Hub (MCH) Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel.com. July 2005. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190713062434/https://www.intel.com.au/content/dam/doc/datasheet/e7230-chipset-memory-controller-hub-datasheet.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2019-07-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-13</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+E7230+Chipset+Memory+Controller+Hub+%28MCH%29+Datasheet&amp;rft.pub=Intel.com&amp;rft.date=2005-07&amp;rft_id=https%3A%2F%2Fwww.intel.com.au%2Fcontent%2Fdam%2Fdoc%2Fdatasheet%2Fe7230-chipset-memory-controller-hub-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/de/de/chipsets/845-chipset-82845-memory-controller-hub-sdr-datasheet.html">"Intel 845 Chipset: 82845 MCH for SDR: Datasheet"</a>. Intel.com. 2013-12-15. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130603103400/http://www.intel.com/content/www/de/de/chipsets/845-chipset-82845-memory-controller-hub-sdr-datasheet.html">Archived</a> from the original on 2013-06-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+845+Chipset%3A+82845+MCH+for+SDR%3A+Datasheet&amp;rft.pub=Intel.com&amp;rft.date=2013-12-15&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fde%2Fde%2Fchipsets%2F845-chipset-82845-memory-controller-hub-sdr-datasheet.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/de/de/chipsets/845-chipset-82845-memory-controller-hub-ddr-datasheet.html">"Intel 845 Chipset: Memory Controller Hub (MCH) For DDR"</a>. Intel.com. 2013-12-13. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130603105050/http://www.intel.com/content/www/de/de/chipsets/845-chipset-82845-memory-controller-hub-ddr-datasheet.html">Archived</a> from the original on 2013-06-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+845+Chipset%3A+Memory+Controller+Hub+%28MCH%29+For+DDR&amp;rft.pub=Intel.com&amp;rft.date=2013-12-13&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fde%2Fde%2Fchipsets%2F845-chipset-82845-memory-controller-hub-ddr-datasheet.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="https://www.intel.com/design/celect/854/">[2]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170413024020/http://www.intel.com/design/celect/854/">Archived</a> 2017-04-13 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a> Intel 854 Product Information</span></li><li id="cite_note-intel_945_express_datasheet-37"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel_945_express_datasheet_37-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel_945_express_datasheet_37-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel_945_express_datasheet_37-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.intel.com/Assets/PDF/datasheet/309219.pdf">Mobile Intel 945 Express Chipset Family Datasheet</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171130113624/https://www.intel.com/Assets/PDF/datasheet/309219.pdf">Archived</a> 2017-11-30 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, section 9.2</span></li><li id="cite_note-intel_925x_925xe_datasheet-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel_925x_925xe_datasheet_38-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://download.intel.com/design/chipsets/datashts/30146403.pdf">Intel 925X/925XE Datasheet</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131126071912/http://download.intel.com/design/chipsets/datashts/30146403.pdf">Archived</a> 2013-11-26 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, section 9.2</span></li><li id="cite_note-3series-40"><span class="mw-cite-backlink">^ <a href="#cite_ref-3series_40-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-3series_40-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite id="CITEREFPatrick_Schmid2007" class="citation web cs1">Patrick Schmid (2007-05-21). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/intel-intros-3-series-chipsets-fsb1333-ddr3,1607-3.html">"The 3-Series Chipset Family A.k.a. Bearlake - Intel Intros 3-Series Chipsets with FSB1333 and DDR3"</a>. Tomshardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+3-Series+Chipset+Family+A.k.a.+Bearlake+-+Intel+Intros+3-Series+Chipsets+with+FSB1333+and+DDR3&amp;rft.pub=Tomshardware.com&amp;rft.date=2007-05-21&amp;rft.au=Patrick+Schmid&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fintel-intros-3-series-chipsets-fsb1333-ddr3%2C1607-3.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-p35-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-p35_41-0">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.asrock.com/mb/cpu.asp?Model=4Core1600Twins-P35">"&gt; Products &gt; 4Core1600Twins-P35 &gt; CPU Support List"</a>. ASRock. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140102191712/http://www.asrock.com/mb/cpu.asp?Model=4Core1600Twins-P35">Archived</a> from the original on 2014-01-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%3E+Products+%3E+4Core1600Twins-P35+%3E+CPU+Support+List&amp;rft.pub=ASRock&amp;rft_id=https%3A%2F%2Fwww.asrock.com%2Fmb%2Fcpu.asp%3FModel%3D4Core1600Twins-P35&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/technology/itj/2006/v10i3/2-io/5-platform-hardware-support.htm">"Ultrabook, SmartPhone, Laptop, Desktop, Server, &amp; Embedded– Intel"</a>. Intel.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121013233409/http://www.intel.com/technology/itj/2006/v10i3/2-io/5-platform-hardware-support.htm">Archived</a> from the original on 2012-10-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ultrabook%2C+SmartPhone%2C+Laptop%2C+Desktop%2C+Server%2C+%26+Embedded%E2%80%93+Intel&amp;rft.pub=Intel.com&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Ftechnology%2Fitj%2F2006%2Fv10i3%2F2-io%2F5-platform-hardware-support.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/34505/Intel-82945GC-Graphics-and-Memory-Controller">"Intel 945GC Express Chipset (Intel 82945GC Graphics and Memory Controller)"</a>. Ark.intel.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140705005618/http://ark.intel.com/products/34505/Intel-82945GC-Graphics-and-Memory-Controller">Archived</a> from the original on 2014-07-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-04-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+945GC+Express+Chipset+%28Intel+82945GC+Graphics+and+Memory+Controller%29&amp;rft.pub=Ark.intel.com&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2F34505%2FIntel-82945GC-Graphics-and-Memory-Controller&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-ark.intel.com-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-ark.intel.com_44-0">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/chipsets/22687">"ARK &#124; Intel 82801GB I/O Controller"</a>. Ark.intel.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120718094106/http://ark.intel.com/products/chipsets/22687">Archived</a> from the original on 2012-07-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARK+%26%23124%3B+Intel+82801GB+I%2FO+Controller&amp;rft.pub=Ark.intel.com&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fchipsets%2F22687&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-945GC-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-945GC_45-0">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/34505/Intel-82945GC-Graphics-and-Memory-Controller">"ARK &#124; Intel 82945GC"</a>. Ark.intel.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150430124524/http://ark.intel.com/products/34505/Intel-82945GC-Graphics-and-Memory-Controller">Archived</a> from the original on 2015-04-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-05-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARK+%26%23124%3B+Intel+82945GC&amp;rft.pub=Ark.intel.com&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2F34505%2FIntel-82945GC-Graphics-and-Memory-Controller&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/27722/Intel-82945GZ-Memory-Controller">"ARK &#124; Intel 945GZ Express Chipset (Intel 82945GZ Memory Controller)"</a>. Ark.intel.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140111075804/http://ark.intel.com/products/27722/Intel-82945GZ-Memory-Controller">Archived</a> from the original on 2014-01-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARK+%26%23124%3B+Intel+945GZ+Express+Chipset+%28Intel+82945GZ+Memory+Controller%29&amp;rft.pub=Ark.intel.com&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2F27722%2FIntel-82945GZ-Memory-Controller&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.asus.com/Motherboards/P5GZMX/#specifications">"Motherboards - P5GZ-MX"</a>. Asus.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140120004237/http://www.asus.com/Motherboards/P5GZMX#specifications">Archived</a> from the original on 2014-01-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Motherboards+-+P5GZ-MX&amp;rft.pub=Asus.com&amp;rft_id=https%3A%2F%2Fwww.asus.com%2FMotherboards%2FP5GZMX%2F%23specifications&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/products/chipsets/975x/index.htm">"Intel 975X Express Chipset Overview"</a>. <i>Intel ARK (Product Specs)</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080513134103/http://www.intel.com/products/chipsets/975x/index.htm">Archived</a> from the original on 2008-05-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-10-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+ARK+%28Product+Specs%29&amp;rft.atitle=Intel+975X+Express+Chipset+Overview&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fproducts%2Fchipsets%2F975x%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text">Pancescu, Alexandru. <a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-039-s-X38-Express-Chipset-Is-Ready-62908.shtml">Intel's X38 Express Chipset Is Ready</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070818022921/http://news.softpedia.com/news/Intel-039-s-X38-Express-Chipset-Is-Ready-62908.shtml">Archived</a> 2007-08-18 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, Softpedia News, August 16, 2007.</span></li><li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/assets/pdf/prodbrief/317838.pdf">"IntelÂ® G31 Express Chipset Product Brief"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180912131428/https://www.intel.com/Assets/PDF/prodbrief/317838.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2018-09-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-07-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C3%82%C2%AE+G31+Express+Chipset+Product+Brief&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fassets%2Fpdf%2Fprodbrief%2F317838.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.bios-mods.com/forum/Thread-solved-How-to-add-AHCI-mod-to-ASUS-P5K-SE-bios-not-EPU">"&#91;solved&#93; How to add AHCI mod to ASUS "P5K SE" bios not EPU&#160;?"</a>. <i>www.bios-mods.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-10-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.bios-mods.com&amp;rft.atitle=%5Bsolved%5D+How+to+add+AHCI+mod+to+ASUS+%22P5K+SE%22+bios+not+EPU+%3F&amp;rft_id=https%3A%2F%2Fwww.bios-mods.com%2Fforum%2FThread-solved-How-to-add-AHCI-mod-to-ASUS-P5K-SE-bios-not-EPU&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120105202008/http://www.silentpcreview.com/forums/viewtopic.php?f=13&amp;t=60512&amp;start=60">"Intel correspondence quoted on silentpcreview forum"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.silentpcreview.com/forums/viewtopic.php?f=13&amp;t=60512&amp;start=60">the original</a> on 2012-01-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-09-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+correspondence+quoted+on+silentpcreview+forum&amp;rft_id=http%3A%2F%2Fwww.silentpcreview.com%2Fforums%2Fviewtopic.php%3Ff%3D13%26t%3D60512%26start%3D60&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/4142/intel-discovers-bug-in-6series-chipset-begins-recall">"Intel Discovers Bug in 6-Series Chipset: Our Analysis"</a>. AnandTech. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131224114540/http://www.anandtech.com/show/4142/intel-discovers-bug-in-6series-chipset-begins-recall">Archived</a> from the original on 2013-12-24<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Discovers+Bug+in+6-Series+Chipset%3A+Our+Analysis&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F4142%2Fintel-discovers-bug-in-6series-chipset-begins-recall&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.pcper.com/reviews/Storage/Intel-Smart-Response-Technology-SSD-Caching-Z68-Tested/Boot-Option-ROM-Boot-Performa">Intel Smart Response Technology: SSD Caching on Z68 Tested</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120404031013/http://pcper.com/reviews/Storage/Intel-Smart-Response-Technology-SSD-Caching-Z68-Tested/Boot-Option-ROM-Boot-Performa">Archived</a> 2012-04-04 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, PC Perspective</span></li><li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite id="CITEREFGary_Key2009" class="citation web cs1">Gary Key (2009-09-08). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/3574">"P55 Chipset - Quick Primer"</a>. AnandTech.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190504233100/https://www.anandtech.com/show/3574">Archived</a> from the original on 2019-05-04<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=P55+Chipset+-+Quick+Primer&amp;rft.pub=AnandTech.com&amp;rft.date=2009-09-08&amp;rft.au=Gary+Key&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F3574&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><cite id="CITEREFPaul_Goodhead2011" class="citation web cs1">Paul Goodhead (2011-03-29). <a rel="nofollow" class="external text" href="http://www.bit-tech.net/news/hardware/2011/03/29/leaked-slide-confirms-pci-e-3-0-for-intel-c/1">"Leaked slide confirms PCIe 3.0 for Intel Ivy Bridge CPUs"</a>. bit-tech.net. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131021143309/http://www.bit-tech.net/news/hardware/2011/03/29/leaked-slide-confirms-pci-e-3-0-for-intel-c/1">Archived</a> from the original on 2013-10-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Leaked+slide+confirms+PCIe+3.0+for+Intel+Ivy+Bridge+CPUs&amp;rft.pub=bit-tech.net&amp;rft.date=2011-03-29&amp;rft.au=Paul+Goodhead&amp;rft_id=http%3A%2F%2Fwww.bit-tech.net%2Fnews%2Fhardware%2F2011%2F03%2F29%2Fleaked-slide-confirms-pci-e-3-0-for-intel-c%2F1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.asus.com/Motherboards/Z87DELUXE/HelpDesk_CPU/">"Motherboards - Z87-DELUXE"</a>. ASUS. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140523064443/http://www.asus.com/Motherboards/Z87DELUXE/HelpDesk_CPU/">Archived</a> from the original on 2014-05-23<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Motherboards+-+Z87-DELUXE&amp;rft.pub=ASUS&amp;rft_id=https%3A%2F%2Fwww.asus.com%2FMotherboards%2FZ87DELUXE%2FHelpDesk_CPU%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/37530/Lynx-Point">"Products (Formerly Lynx Point)"</a>. <i>Intel ARK (Product Specs)</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171007070048/https://ark.intel.com/products/codename/37530/Lynx-Point">Archived</a> from the original on 2017-10-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-10-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+ARK+%28Product+Specs%29&amp;rft.atitle=Products+%28Formerly+Lynx+Point%29&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F37530%2FLynx-Point&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><cite id="CITEREFGilloy2013" class="citation news cs1">Gilloy, John (6 March 2013). <a rel="nofollow" class="external text" href="http://www.pcauthority.com.au/News/335598,intels-upcoming-z87-chipset-has-an-annoying-usb-3-bug.aspx">"Intel's upcoming Z87 chipset has an annoying USB 3 bug"</a>. <i>PC &amp; Tech Authority</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141106044323/http://www.pcauthority.com.au/News/335598,intels-upcoming-z87-chipset-has-an-annoying-usb-3-bug.aspx">Archived</a> from the original on 6 November 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">5 November</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PC+%26+Tech+Authority&amp;rft.atitle=Intel%27s+upcoming+Z87+chipset+has+an+annoying+USB+3+bug&amp;rft.date=2013-03-06&amp;rft.aulast=Gilloy&amp;rft.aufirst=John&amp;rft_id=http%3A%2F%2Fwww.pcauthority.com.au%2FNews%2F335598%2Cintels-upcoming-z87-chipset-has-an-annoying-usb-3-bug.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120629144936/https://www.intel.com/content/dam/doc/specification-update/x79-express-chipset-specification-update.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/doc/specification-update/x79-express-chipset-specification-update.pdf">the original</a> <span class="cs1-format">(PDF)</span> on June 29, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">December 24,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fdoc%2Fspecification-update%2Fx79-express-chipset-specification-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/c600-series-chipset-spec-update.pdf">"Spec listing"</a> <span class="cs1-format">(PDF)</span>. <i>www.intel.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181210232413/https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/c600-series-chipset-spec-update.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2018-12-10<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-10-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.intel.com&amp;rft.atitle=Spec+listing&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2Fc600-series-chipset-spec-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/chipsets/64013">"ARK - Intel X79 Express Chipset (Intel BD82X79 PCH)"</a>. <i>Intel ARK (Product Specs)</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120529123006/http://ark.intel.com/products/chipsets/64013">Archived</a> from the original on 29 May 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+ARK+%28Product+Specs%29&amp;rft.atitle=ARK+-+Intel+X79+Express+Chipset+%28Intel+BD82X79+PCH%29&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fchipsets%2F64013&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://hexus.net/tech/news/mainboard/80342-intels-skylake-100-series-chipset-revealed/">"Intel's Skylake 100-Series chipset is revealed"</a>. <i>hexus.net</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150207164325/http://hexus.net/tech/news/mainboard/80342-intels-skylake-100-series-chipset-revealed/">Archived</a> from the original on 7 February 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=hexus.net&amp;rft.atitle=Intel%27s+Skylake+100-Series+chipset+is+revealed&amp;rft_id=http%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fmainboard%2F80342-intels-skylake-100-series-chipset-revealed%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/37572/Skylake">"Products formerly Skylake"</a>. <i>Intel ARK</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170330002953/https://ark.intel.com/products/codename/37572/Skylake">Archived</a> from the original on 2017-03-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-03-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+ARK&amp;rft.atitle=Products+formerly+Skylake&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F37572%2FSkylake&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-Anand_desktop-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-Anand_desktop_66-0">^</a></b></span> <span class="reference-text"><cite id="CITEREFCutressShilov2016" class="citation news cs1">Cutress, Ian; Shilov, Anton (31 October 2016). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/10802/desktop-kaby-lakes-lineup-base-frequencies-chipset-names">"Desktop Kaby Lake-S i7/i5 Lineup and 200-Series Chipsets Leaked"</a>. Anandtech. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20161101101832/http://www.anandtech.com/show/10802/desktop-kaby-lakes-lineup-base-frequencies-chipset-names">Archived</a> from the original on 1 November 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">31 October</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Desktop+Kaby+Lake-S+i7%2Fi5+Lineup+and+200-Series+Chipsets+Leaked&amp;rft.date=2016-10-31&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft.au=Shilov%2C+Anton&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F10802%2Fdesktop-kaby-lakes-lineup-base-frequencies-chipset-names&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/82879/Kaby-Lake">"Products formerly Kaby Lake"</a>. <i>Intel ARK</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170312034430/http://ark.intel.com/products/codename/82879/Kaby-Lake">Archived</a> from the original on 2017-03-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-03-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+ARK&amp;rft.atitle=Products+formerly+Kaby+Lake&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F82879%2FKaby-Lake&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/codename/125903">"Intel Z370 Chipset"</a>. <i>Intel ARK</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-02-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+ARK&amp;rft.atitle=Intel+Z370+Chipset&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F125903&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li><li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.gamersnexus.net/news-pc/3069-hw-news-intel-h370-b360-zen2-aib-partner-vega-cards">"HW News: Intel H370, B360, &amp; BGA Pentiums, Zen+ &amp; Zen 2"</a>. <i>gamersnexus.net</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180221222536/https://www.gamersnexus.net/news-pc/3069-hw-news-intel-h370-b360-zen2-aib-partner-vega-cards">Archived</a> from the original on 2018-02-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-02-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=gamersnexus.net&amp;rft.atitle=HW+News%3A+Intel+H370%2C+B360%2C+%26+BGA+Pentiums%2C+Zen%2B+%26+Zen+2&amp;rft_id=https%3A%2F%2Fwww.gamersnexus.net%2Fnews-pc%2F3069-hw-news-intel-h370-b360-zen2-aib-partner-vega-cards&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AList+of+Intel+chipsets" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r982806391"/></span></li></ol></div></div><h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=38" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2><ul><li><a rel="nofollow" class="external text" href="https://qdms.intel.com/MDDS/MDDSView.aspx">Search MDDS Database</a></li><li><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/design/products-and-solutions/processors-and-chipsets/platform-codenames.html">Intel Processors and Chipsets by Platform Code Name</a></li><li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20081123092802/http://compare.intel.com/">Intel Product Comparison Charts</a></li><li><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark.html">Intel ARK</a></li></ul><div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_microprocessors" class="mw-redirect" title="List of Intel microprocessors">Intel processors</a></div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks mw-collapsible autocollapse navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Discontinued" style="font-size:114%;margin:0 4em">Discontinued</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="/wiki/4-bit" class="mw-redirect" title="4-bit">4-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li><li><a href="/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">pre-x86 (<a href="/wiki/8-bit" class="mw-redirect" title="8-bit">8-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li><li><a href="/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li><li><a href="/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Early <a href="/wiki/X86" title="X86">x86</a> (<a href="/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li><li><a href="/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li><li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li><li><a href="/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li><li><a href="/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/X87" title="X87">x87</a> (external <a href="/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><dl><dt>8/16-bit databus</dt><dd><a href="/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd><dt>16-bit databus</dt><dd><a href="/wiki/80187" class="mw-redirect" title="80187">80187</a></dd><dd><a href="/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd><dd><a href="/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd><dt>32-bit databus</dt><dd><a href="/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd><dd><a href="/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Intel_80386" title="Intel 80386">80386</a><ul><li><a href="/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li><li><a href="/wiki/Intel_80376" title="Intel 80376">376</a></li><li><a href="/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li><li><a href="/wiki/Intel_80486" title="Intel 80486">80486</a><ul><li><a href="/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li><li><a href="/wiki/Intel_80486DX2" title="Intel 80486DX2">DX2</a></li><li><a href="/wiki/Intel_DX4" title="Intel DX4">DX4</a></li><li><a href="/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li><li><a href="/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li><li><a href="/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li></ul></li><li><a href="/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">A100/A110</a></li><li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (1998)<ul><li><a href="/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li><li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li><li><a href="/wiki/Pentium" title="Pentium">Pentium</a><ul><li><a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Original P5</a></li><li><a href="/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li><li><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li><li><a href="/wiki/Pentium_II" title="Pentium II">II</a></li><li><a href="/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li><li><a href="/wiki/Pentium_III" title="Pentium III">III</a></li><li><a href="/wiki/Pentium_4" title="Pentium 4">4</a></li><li><a href="/wiki/Pentium_M" title="Pentium M">M</a></li><li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li><li>some <a href="/wiki/Intel_Core" title="Intel Core">Core</a><ul><li><a href="/wiki/Core_Solo" class="mw-redirect" title="Core Solo">Solo</a></li><li><a href="/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Duo</a></li></ul></li><li><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Celeron" title="Celeron">Celeron</a><ul><li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a></li><li><a href="/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li><li><a href="/wiki/Pentium" title="Pentium">Pentium</a><ul><li><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li><li><a href="/wiki/Pentium_D" title="Pentium D">D</a></li><li><a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li><li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li><li>some <a href="/wiki/Intel_Core" title="Intel Core">Core</a><ul><li><a href="/wiki/Intel_Core_2" title="Intel Core 2">2</a></li><li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">some i7</a></li></ul></li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Other</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><dl><dt><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt><dd><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd><dt><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></dt><dd><a href="/wiki/Itanium" title="Itanium">Itanium</a></dd><dt><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt><dd><a href="/wiki/Intel_i860" title="Intel i860">i860</a></dd><dd><a href="/wiki/Intel_i960" title="Intel i960">i960</a></dd><dd><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></dd><dd><a href="/wiki/XScale" title="XScale">XScale</a></dd></dl></div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks mw-collapsible uncollapse navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Current" style="font-size:114%;margin:0 4em">Current</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><ul><li><a href="/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li><li><a href="/wiki/Atom_(system_on_chip)" class="mw-redirect" title="Atom (system on chip)">SoC</a></li></ul></li><li><a href="/wiki/Intel_Quark" title="Intel Quark">Quark</a></li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><ul><li><a href="/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li><li><a href="/wiki/Atom_(system_on_chip)" class="mw-redirect" title="Atom (system on chip)">SoC</a></li></ul></li><li><a href="/wiki/Celeron" title="Celeron">Celeron</a></li><li><a href="/wiki/Pentium" title="Pentium">Pentium</a></li><li><a href="/wiki/Intel_Core" title="Intel Core">Core</a><ul><li>i3</li><li>i5</li><li>i7</li><li>i9</li><li><a href="/wiki/Intel_Core#Core_M" title="Intel Core">M</a></li></ul></li><li><a href="/wiki/Xeon" title="Xeon">Xeon</a><ul><li>E3</li><li>E5</li><li>E7</li><li><a href="/wiki/Xeon_D" title="Xeon D">D</a></li><li><a href="/wiki/Xeon_Phi" title="Xeon Phi">Phi</a></li></ul></li></ul></div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Lists" style="font-size:114%;margin:0 4em">Lists</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a></li><li><a href="/wiki/List_of_Intel_Pentium_microprocessors" class="mw-redirect" title="List of Intel Pentium microprocessors">Pentium</a><ul><li><a href="/wiki/List_of_Intel_Pentium_Pro_microprocessors" title="List of Intel Pentium Pro microprocessors">Pro</a></li><li><a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">II</a></li><li><a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">III</a></li><li><a href="/wiki/List_of_Intel_Pentium_4_microprocessors" class="mw-redirect" title="List of Intel Pentium 4 microprocessors">4</a></li><li><a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">D</a></li><li><a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">M</a></li></ul></li><li><a href="/wiki/Intel_Core" title="Intel Core">Core</a><ul><li><a href="/wiki/List_of_Intel_Core_microprocessors" class="mw-redirect" title="List of Intel Core microprocessors">Core</a></li><li><a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">2</a></li><li><a href="/wiki/List_of_Intel_Core_i3_microprocessors" title="List of Intel Core i3 microprocessors">i3</a></li><li><a href="/wiki/List_of_Intel_Core_i5_microprocessors" class="mw-redirect" title="List of Intel Core i5 microprocessors">i5</a></li><li><a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">i7</a></li><li><a href="/wiki/List_of_Intel_Core_i9_microprocessors" class="mw-redirect" title="List of Intel Core i9 microprocessors">i9</a></li><li><a href="/wiki/List_of_Intel_Core_M_microprocessors" class="mw-redirect" title="List of Intel Core M microprocessors">M</a></li></ul></li><li><a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a></li><li><a href="/wiki/List_of_Intel_Xeon_microprocessors" class="mw-redirect" title="List of Intel Xeon microprocessors">Xeon</a></li><li><a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a></li></ul></div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Related" style="font-size:114%;margin:0 4em">Related</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"><ul><li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li><li><a class="mw-selflink selflink">Chipsets</a></li><li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">GPUs</a></li><li><a href="/wiki/Intel_GMA" title="Intel GMA">GMA</a></li><li><a href="/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">HD and Iris Graphics</a></li><li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li><li><a href="/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li><li><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li><li><a href="/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li><li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li><li><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li></ul></div></td></tr></tbody></table><div></div></td></tr><tr><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks mw-collapsible uncollapse navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Microarchitectures" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86" title="X86">x86</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt><a href="/wiki/800_nanometer" class="mw-redirect" title="800 nanometer">800&#160;nm</a></dt><dd><a href="/wiki/P5_(microprocessor)" class="mw-redirect" title="P5 (microprocessor)">P5</a></dd><dt><a href="/wiki/600_nanometer" class="mw-redirect" title="600 nanometer">600&#160;nm</a></dt><dd><a href="/wiki/P54C_(microprocessor)" class="mw-redirect" title="P54C (microprocessor)">P54C</a></dd><dt><a href="/wiki/350_nanometer" class="mw-redirect" title="350 nanometer">350&#160;nm</a></dt><dd><a href="/wiki/P54CS_(microprocessor)" class="mw-redirect" title="P54CS (microprocessor)">P54CS</a></dd><dd><a href="/wiki/P55C_(microprocessor)" class="mw-redirect" title="P55C (microprocessor)">P55C</a></dd><dt><a href="/wiki/250_nanometer" class="mw-redirect" title="250 nanometer">250&#160;nm</a></dt><dd><a href="/wiki/Tillamook_(microprocessor)" class="mw-redirect" title="Tillamook (microprocessor)">Tillamook</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, <a href="/wiki/P6_(microarchitecture)#P6_Variant_Pentium_M" title="P6 (microarchitecture)">Pentium M</a>,<br /><a href="/wiki/P6_(microarchitecture)#P6_Variant_Enhanced_Pentium_M" title="P6 (microarchitecture)">Enhanced Pentium M</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>500&#160;<a href="/wiki/Nanometre" title="Nanometre">nm</a></dt><dd><a href="/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd><dt>350&#160;nm</dt><dd><a href="/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd><dd><a href="/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></dd><dt>250&#160;nm</dt><dd><a href="/wiki/Mendocino_(microprocessor)" class="mw-redirect" title="Mendocino (microprocessor)">Mendocino</a></dd><dd><a href="/wiki/Dixon_(microprocessor)" class="mw-redirect" title="Dixon (microprocessor)">Dixon</a></dd><dd><a href="/wiki/Tonga_(microprocessor)" class="mw-redirect" title="Tonga (microprocessor)">Tonga</a></dd><dd><a href="/wiki/Covington_(microprocessor)" class="mw-redirect" title="Covington (microprocessor)">Covington</a></dd><dd><a href="/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></dd><dd><a href="/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></dd><dd><a href="/wiki/Drake_(microprocessor)" class="mw-redirect" title="Drake (microprocessor)">Drake</a></dd><dd><a href="/wiki/Tanner_(microprocessor)" class="mw-redirect" title="Tanner (microprocessor)">Tanner</a></dd><dt><a href="/wiki/180_nanometer" class="mw-redirect" title="180 nanometer">180&#160;nm</a></dt><dd><a href="/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></dd><dd><a href="/wiki/Coppermine_T_(microprocessor)" class="mw-redirect" title="Coppermine T (microprocessor)">Coppermine T</a></dd><dd><a href="/wiki/Intel_Timna" title="Intel Timna">Timna</a></dd><dd><a href="/wiki/Cascades_(microprocessor)" class="mw-redirect" title="Cascades (microprocessor)">Cascades</a></dd><dt><a href="/wiki/130_nanometer" class="mw-redirect" title="130 nanometer">130&#160;nm</a></dt><dd><a href="/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></dd><dd><a href="/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></dd><dt><a href="/wiki/90_nanometer" class="mw-redirect" title="90 nanometer">90&#160;nm</a></dt><dd><a href="/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></dd><dd><a href="/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">Stealey</a></dd><dd><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></dd><dd><a href="/wiki/Canmore_(SoC)" class="mw-redirect" title="Canmore (SoC)">Canmore</a></dd><dt><a href="/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65&#160;nm</a></dt><dd><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></dd><dd><a href="/wiki/Sossaman_(microprocessor)" class="mw-redirect" title="Sossaman (microprocessor)">Sossaman</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>180&#160;nm</dt><dd><a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></dd><dd><a href="/wiki/Xeon#Foster" title="Xeon">Foster</a></dd><dt>130&#160;nm</dt><dd><a href="/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></dd><dd><a href="/wiki/Pentium_4#Gallatin_(Extreme_Edition)" title="Pentium 4">Gallatin</a></dd><dd><a href="/wiki/Xeon#Prestonia" title="Xeon">Prestonia</a></dd><dt>90&#160;nm</dt><dd><a href="/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas and Jayhawk</a></dd><dd><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></dd><dd><a href="/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield</a></dd><dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Nocona</a></dd><dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Irwindale</a></dd><dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Cranford</a></dd><dd><a href="/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Potomac</a></dd><dd><a href="/wiki/Xeon#&quot;Paxville_DP&quot;" title="Xeon">Paxville</a></dd><dt><a href="/wiki/65_nm_process" title="65 nm process">65&#160;nm</a></dt><dd><a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></dd><dd><a href="/wiki/Pentium_D#Presler" title="Pentium D">Presler</a></dd><dd><a href="/wiki/Xeon#5000-series_&quot;Dempsey&quot;" title="Xeon">Dempsey</a></dd><dd><a href="/wiki/Xeon#7100-series_&quot;Tulsa&quot;" title="Xeon">Tulsa</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>65&#160;nm</dt><dd><a href="/wiki/Merom_(microprocessor)#Merom-L" title="Merom (microprocessor)">Merom-L</a></dd><dd><a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a></dd><dd><a href="/wiki/Conroe_(microprocessor)#Conroe-L" title="Conroe (microprocessor)">Conroe-L</a></dd><dd><a href="/wiki/Conroe_(microprocessor)#Allendale" title="Conroe (microprocessor)">Allendale</a></dd><dd><a href="/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a></dd><dd><a href="/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a></dd><dd><a href="/wiki/Woodcrest_(microprocessor)" class="mw-redirect" title="Woodcrest (microprocessor)">Woodcrest</a></dd><dd><a href="/wiki/Clovertown_(microprocessor)" class="mw-redirect" title="Clovertown (microprocessor)">Clovertown</a></dd><dd><a href="/wiki/Tigerton_(microprocessor)" class="mw-redirect" title="Tigerton (microprocessor)">Tigerton</a></dd></dl><dl><dt><a href="/wiki/45_nanometer" class="mw-redirect" title="45 nanometer">45&#160;nm</a></dt><dd><a href="/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a></dd><dd><a href="/wiki/Penryn_(microprocessor)#Penryn-QC" title="Penryn (microprocessor)">Penryn-QC</a></dd><dd><a href="/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a></dd><dd><a href="/wiki/Yorkfield" title="Yorkfield">Yorkfield</a></dd><dd><a href="/wiki/Wolfdale-DP_(microprocessor)" class="mw-redirect" title="Wolfdale-DP (microprocessor)">Wolfdale-DP</a></dd><dd><a href="/wiki/Harpertown_(microprocessor)" class="mw-redirect" title="Harpertown (microprocessor)">Harpertown</a></dd><dd><a href="/wiki/Dunnington_(microprocessor)" class="mw-redirect" title="Dunnington (microprocessor)">Dunnington</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>45&#160;nm</dt><dd><a href="/w/index.php?title=Auburndale_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Auburndale (microprocessor) (page does not exist)">Auburndale</a></dd><dd><a href="/wiki/Xeon#6500/7500-series_&quot;Beckton&quot;" title="Xeon">Beckton (Nehalem-EX)</a></dd><dd><a href="/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a></dd><dd><a href="/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a></dd><dd><a href="/wiki/Xeon#5500-series_&quot;Gainestown&quot;" title="Xeon">Gainestown (Nehalem-EP)</a></dd><dd><a href="/w/index.php?title=Havendale_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Havendale (microprocessor) (page does not exist)">Havendale</a></dd><dd><a href="/wiki/Xeon#C3500/C5500-series_&quot;Jasper_Forest&quot;" title="Xeon">Jasper Forest</a></dd><dd><a href="/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a></dd></dl><dl><dt><a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32&#160;nm</a></dt><dd><a href="/wiki/Arrandale" title="Arrandale">Arrandale</a></dd><dd><a href="/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a></dd><dd><a href="/wiki/Gulftown" title="Gulftown">Gulftown (Westmere-EP)</a></dd><dd><a href="/wiki/Nehalem_(microarchitecture)#Westmere" title="Nehalem (microarchitecture)">Westmere-EX</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>32&#160;nm</dt><dd><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></dd><dd><a href="/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></dd><dd>Gladden</dd></dl><dl><dt><a href="/wiki/22_nanometer" class="mw-redirect" title="22 nanometer">22&#160;nm</a></dt><dd><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></dd><dd>Ivy Bridge-EP</dd><dd>Ivy Bridge-EX</dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>22&#160;nm</dt><dd><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></dd></dl><dl><dt><a href="/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14&#160;nm</a></dt><dd><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>14&#160;nm</dt><dd><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></dd><dd><a href="/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> (<a href="/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>)</dd><dd><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a> (<a href="/wiki/Whiskey_Lake_(microprocessor)" title="Whiskey Lake (microprocessor)">Whiskey Lake</a>)</dd><dd><a href="/wiki/Cascade_Lake_(microarchitecture)" title="Cascade Lake (microarchitecture)">Cascade Lake</a></dd><dd><a href="/wiki/Comet_Lake_(microprocessor)" title="Comet Lake (microprocessor)">Comet Lake</a></dd><dd><a href="/wiki/Cooper_Lake_(microarchitecture)" title="Cooper Lake (microarchitecture)">Cooper Lake</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Palm_Cove_(microarchitecture)" class="mw-redirect" title="Palm Cove (microarchitecture)">Palm Cove</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>10&#160;nm</dt><dd><a href="/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Sunny_Cove" class="mw-redirect" title="Sunny Cove">Sunny Cove</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>10&#160;nm</dt><dd><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/w/index.php?title=Willow_Cove&amp;action=edit&amp;redlink=1" class="new" title="Willow Cove (page does not exist)">Willow Cove</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>14&#160;nm</dt><dd><a href="/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a></dd></dl><dl><dt>10&#160;nm</dt><dd><a href="/wiki/Tiger_Lake_(microarchitecture)" class="mw-redirect" title="Tiger Lake (microarchitecture)">Tiger Lake</a></dd><dd><a href="/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/w/index.php?title=Golden_Cove&amp;action=edit&amp;redlink=1" class="new" title="Golden Cove (page does not exist)">Golden Cove</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>10&#160;nm</dt><dd><a href="/wiki/Alder_Lake_(microprocessor)" title="Alder Lake (microprocessor)">Alder Lake</a></dd></dl><dl><dt><a href="/wiki/7_nm_process" title="7 nm process">7&#160;nm</a></dt><dd><a href="/w/index.php?title=Granite_Rapids&amp;action=edit&amp;redlink=1" class="new" title="Granite Rapids (page does not exist)">Granite Rapids</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/w/index.php?title=Redwood_Cove&amp;action=edit&amp;redlink=1" class="new" title="Redwood Cove (page does not exist)">Redwood Cove</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>7&#160;nm</dt><dd><a href="/wiki/Meteor_Lake_(microprocessor)" title="Meteor Lake (microprocessor)">Meteor Lake</a></dd></dl></div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell<br />Saltwell</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>45&#160;nm</dt><dd><a href="/wiki/Silverthorne_(microprocessor)" class="mw-redirect" title="Silverthorne (microprocessor)">Silverthorne</a></dd><dd><a href="/wiki/Diamondville_(microprocessor)" class="mw-redirect" title="Diamondville (microprocessor)">Diamondville</a></dd><dd><a href="/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a></dd><dd><a href="/wiki/Lincroft_(microprocessor)" class="mw-redirect" title="Lincroft (microprocessor)">Lincroft</a></dd><dd><a href="/wiki/Tunnel_Creek_(microprocessor)" class="mw-redirect" title="Tunnel Creek (microprocessor)">Tunnel Creek</a></dd><dd><a href="/wiki/Stellarton_(microprocessor)" class="mw-redirect" title="Stellarton (microprocessor)">Stellarton</a></dd><dd><a href="/wiki/Sodaville_(SoC)" class="mw-redirect" title="Sodaville (SoC)">Sodaville</a></dd><dd><a href="/wiki/Groveland_(SoC)" class="mw-redirect" title="Groveland (SoC)">Groveland</a></dd></dl><dl><dt>32&#160;nm</dt><dd><a href="/wiki/Cedarview_(microprocessor)" class="mw-redirect" title="Cedarview (microprocessor)">Cedarview</a></dd><dd><a href="/wiki/Penwell_(SoC)" class="mw-redirect" title="Penwell (SoC)">Penwell</a></dd><dd><a href="/wiki/Cloverview_(SoC)" class="mw-redirect" title="Cloverview (SoC)">Cloverview</a></dd><dd><a href="/wiki/Berryville_(SoC)" class="mw-redirect" title="Berryville (SoC)">Berryville</a></dd><dd><a href="/wiki/Centerton_(SoC)" class="mw-redirect" title="Centerton (SoC)">Centerton</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Silvermont" title="Silvermont">Silvermont<br />Airmont</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>22&#160;nm</dt><dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Valleyview</a></dd><dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Tangier</a></dd><dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Anniedale</a></dd></dl><dl><dt>14&#160;nm</dt><dd><a href="/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Cherryview</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>14&#160;nm</dt><dd><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a></dd><dd><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></dd></dl></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"><dl><dt>10&#160;nm</dt><dd><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a></dd><dd><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></dd></dl></div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div><!-- NewPP limit reportParsed by mw1282Cached time: 20201204053805Cache expiry: 2592000Dynamic content: falseComplications: [vary‐revision‐sha1]CPU time usage: 1.068 secondsReal time usage: 1.189 secondsPreprocessor visited node count: 5179/1000000Post‐expand include size: 242467/2097152 bytesTemplate argument size: 2702/2097152 bytesHighest expansion depth: 9/40Expensive parser function count: 0/500Unstrip recursion depth: 1/20Unstrip post‐expand size: 184141/5000000 bytesLua time usage: 0.381/10.000 secondsLua memory usage: 6362742/52428800 bytesNumber of Wikibase entities loaded: 0/400--><!--Transclusion expansion time report (%,ms,calls,template)100.00%  789.675      1 -total 58.60%  462.785      2 Template:Reflist 22.86%  180.527     40 Template:Cite_web 14.56%  114.978      1 Template:Cite_book 11.36%   89.669      8 Template:Navbox  9.22%   72.841      1 Template:Short_description  7.81%   61.713     10 Template:Cite_news  7.03%   55.544      1 Template:Intel_processors  5.50%   43.422      1 Template:Pagetype  3.53%   27.888     14 Template:Webarchive--><!-- Saved in parser cache with key enwiki:pcache:idhash:411523-0!canonical and timestamp 20201204053803 and revision id 992235430. Serialized with JSON. --></div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript><div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=List_of_Intel_chipsets&amp;oldid=992235430#Pentium_chipsets">https://en.wikipedia.org/w/index.php?title=List_of_Intel_chipsets&amp;oldid=992235430#Pentium_chipsets</a>"</div></div>		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li><li><a href="/wiki/Category:Chipsets" title="Category:Chipsets">Chipsets</a></li><li><a href="/wiki/Category:Intel_chipsets" title="Category:Intel chipsets">Intel chipsets</a></li><li><a href="/wiki/Category:Lists_of_computer_hardware" title="Category:Lists of computer hardware">Lists of computer hardware</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">CS1 maint: archived copy as title</a></li><li><a href="/wiki/Category:Pages_using_web_citations_with_no_URL" title="Category:Pages using web citations with no URL">Pages using web citations with no URL</a></li><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li></ul></div></div>	</div></div><div id='mw-data-after-content'>	<div class="read-more-container"></div></div><div id="mw-navigation">	<h2>Navigation menu</h2>	<div id="mw-head">		<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-personal" class="mw-portlet mw-portlet-personal vector-menu" aria-labelledby="p-personal-label" role="navigation" 	 >	<h3 id="p-personal-label">		<span>Personal tools</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=List+of+Intel+chipsets" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=List+of+Intel+chipsets" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li></ul>			</div></nav>		<div id="left-navigation">			<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-namespaces" class="mw-portlet mw-portlet-namespaces vector-menu vector-menu-tabs" aria-labelledby="p-namespaces-label" role="navigation" 	 >	<h3 id="p-namespaces-label">		<span>Namespaces</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_chipsets" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:List_of_Intel_chipsets" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li></ul>			</div></nav>			<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-variants" class="mw-portlet mw-portlet-variants emptyPortlet vector-menu vector-menu-dropdown" aria-labelledby="p-variants-label" role="navigation" 	 >	<input type="checkbox" class="vector-menu-checkbox" aria-labelledby="p-variants-label" />	<h3 id="p-variants-label">		<span>Variants</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"></ul>			</div></nav>		</div>		<div id="right-navigation">			<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-views" class="mw-portlet mw-portlet-views vector-menu vector-menu-tabs" aria-labelledby="p-views-label" role="navigation" 	 >	<h3 id="p-views-label">		<span>Views</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="ca-view" class="selected"><a href="/wiki/List_of_Intel_chipsets">Read</a></li><li id="ca-edit"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li></ul>			</div></nav>			<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-cactions" class="mw-portlet mw-portlet-cactions emptyPortlet vector-menu vector-menu-dropdown" aria-labelledby="p-cactions-label" role="navigation" 	 >	<input type="checkbox" class="vector-menu-checkbox" aria-labelledby="p-cactions-label" />	<h3 id="p-cactions-label">		<span>More</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"></ul>			</div></nav>			<div id="p-search" role="search">	<h3 >		<label for="searchInput">Search</label>	</h3>	<form action="/w/index.php" id="searchform">		<div id="simpleSearch" data-search-loc="header-navigation">			<input type="search" name="search" placeholder="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>			<input type="hidden" name="title" value="Special:Search">			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>		</div>	</form></div>		</div>	</div>	<div id="mw-panel">	<div id="p-logo" role="banner">		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>	</div>	<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-navigation" class="mw-portlet mw-portlet-navigation vector-menu vector-menu-portal portal portal-first" aria-labelledby="p-navigation-label" role="navigation" 	 >	<h3 id="p-navigation-label">		<span>Navigation</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Articles related to current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x">Random article</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works">About Wikipedia</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact us</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation">Donate</a></li></ul>			</div></nav>	<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-interaction" class="mw-portlet mw-portlet-interaction vector-menu vector-menu-portal portal" aria-labelledby="p-interaction-label" role="navigation" 	 >	<h3 id="p-interaction-label">		<span>Contribute</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-introduction"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia">Learn to edit</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r">Recent changes</a></li><li id="n-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Add images or other media for use on Wikipedia">Upload file</a></li></ul>			</div></nav><!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-tb" class="mw-portlet mw-portlet-tb vector-menu vector-menu-portal portal" aria-labelledby="p-tb-label" role="navigation" 	 >	<h3 id="p-tb-label">		<span>Tools</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/List_of_Intel_chipsets" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/List_of_Intel_chipsets" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;oldid=992235430" title="Permanent link to this revision of this page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=info" title="More information about this page">Page information</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=List_of_Intel_chipsets&amp;id=992235430&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1665554" title="Structured data on this page hosted by Wikidata [g]" accesskey="g">Wikidata item</a></li></ul>			</div></nav><!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-coll-print_export" class="mw-portlet mw-portlet-coll-print_export vector-menu vector-menu-portal portal" aria-labelledby="p-coll-print_export-label" role="navigation" 	 >	<h3 id="p-coll-print_export-label">		<span>Print/export</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=List_of_Intel_chipsets&amp;action=show-download-screen" title="Download this page as a PDF file">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>			</div></nav><!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-wikibase-otherprojects" class="mw-portlet mw-portlet-wikibase-otherprojects vector-menu vector-menu-portal portal" aria-labelledby="p-wikibase-otherprojects-label" role="navigation" 	 >	<h3 id="p-wikibase-otherprojects-label">		<span>In other projects</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:Intel_chipsets" hreflang="en">Wikimedia Commons</a></li></ul>			</div></nav>	<!-- Please do not use role attribute as CSS selector, it is deprecated. --><nav id="p-lang" class="mw-portlet mw-portlet-lang vector-menu vector-menu-portal portal" aria-labelledby="p-lang-label" role="navigation" 	 >	<h3 id="p-lang-label">		<span>Languages</span>	</h3>	<div class="vector-menu-content">		<ul class="vector-menu-content-list"><li class="interlanguage-link interwiki-az"><a href="https://az.wikipedia.org/wiki/Intel_%C3%A7ipsetl%C9%99ri" title="Intel çipsetləri – Azerbaijani" lang="az" hreflang="az" class="interlanguage-link-target">Azərbaycanca</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Intel-Chips%C3%A4tze" title="Intel-Chipsätze – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Anexo:Chipsets_Intel" title="Anexo:Chipsets Intel – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Chipsets_Intel" title="Chipsets Intel – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/%EC%9D%B8%ED%85%94_%EC%B9%A9%EC%85%8B_%EB%AA%A9%EB%A1%9D" title="인텔 칩셋 목록 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hi"><a href="https://hi.wikipedia.org/wiki/%E0%A4%87%E0%A4%82%E0%A4%9F%E0%A5%87%E0%A4%B2_%E0%A4%9A%E0%A4%BF%E0%A4%AA%E0%A4%B8%E0%A5%87%E0%A4%9F%E0%A5%8B%E0%A4%82_%E0%A4%95%E0%A5%80_%E0%A4%B8%E0%A5%82%E0%A4%9A%E0%A5%80" title="इंटेल चिपसेटों की सूची – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target">हिन्दी</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/%E3%82%A4%E3%83%B3%E3%83%86%E3%83%AB_%E3%83%81%E3%83%83%E3%83%97%E3%82%BB%E3%83%83%E3%83%88" title="インテル チップセット – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/%D0%A1%D0%BF%D0%B8%D1%81%D0%BE%D0%BA_%D1%87%D0%B8%D0%BF%D1%81%D0%B5%D1%82%D0%BE%D0%B2_Intel" title="Список чипсетов Intel – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/%D0%A1%D0%BF%D0%B8%D1%81%D0%BE%D0%BA_%D1%87%D0%B8%D0%BF%D1%81%D0%B5%D1%82%D1%96%D0%B2_Intel" title="Список чипсетів Intel – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/Intel%E6%99%B6%E7%89%87%E7%B5%84%E5%88%97%E8%A1%A8" title="Intel晶片組列表 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>		<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1665554#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>	</div></nav></div></div><footer id="footer" class="mw-footer" role="contentinfo" >	<ul id="footer-info" >	<li id="footer-info-lastmod"> This page was last edited on 4 December 2020, at 05:38<span class="anonymous-show">&#160;(UTC)</span>.</li>	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li></ul>	<ul id="footer-places" >	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>	<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>	<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=List_of_Intel_chipsets&amp;mobileaction=toggle_view_mobile#Pentium_chipsets" class="noprint stopMobileRedirectToggle">Mobile view</a></li>	<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li></ul>	<ul id="footer-icons" class="noprint">	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"/></a></li></ul>	<div style="clear: both;"></div></footer><script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.068","walltime":"1.189","ppvisitednodes":{"value":5179,"limit":1000000},"postexpandincludesize":{"value":242467,"limit":2097152},"templateargumentsize":{"value":2702,"limit":2097152},"expansiondepth":{"value":9,"limit":40},"expensivefunctioncount":{"value":0,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":184141,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  789.675      1 -total"," 58.60%  462.785      2 Template:Reflist"," 22.86%  180.527     40 Template:Cite_web"," 14.56%  114.978      1 Template:Cite_book"," 11.36%   89.669      8 Template:Navbox","  9.22%   72.841      1 Template:Short_description","  7.81%   61.713     10 Template:Cite_news","  7.03%   55.544      1 Template:Intel_processors","  5.50%   43.422      1 Template:Pagetype","  3.53%   27.888     14 Template:Webarchive"]},"scribunto":{"limitreport-timeusage":{"value":"0.381","limit":"10.000"},"limitreport-memusage":{"value":6362742,"limit":52428800}},"cachereport":{"origin":"mw1282","timestamp":"20201204053805","ttl":2592000,"transientcontent":false}}});});</script><script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"List of Intel chipsets","url":"https:\/\/en.wikipedia.org\/wiki\/List_of_Intel_chipsets#Pentium_chipsets","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1665554","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1665554","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2003-12-23T00:11:40Z","dateModified":"2020-12-04T05:38:01Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/4\/48\/Pentium_E2220_with_Intel_i945GC_Chipset.jpg","headline":"Wikimedia list article"}</script><script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":175,"wgHostname":"mw1327"});});</script></body></html>