#ifndef __HW_IRQID_XPIC_APP_H
#define __HW_IRQID_XPIC_APP_H

typedef enum
{
  IRQID_XPIC_CAN_CTRL1 = 63,
  IRQID_XPIC_CAN_CTRL0 = 62,
  IRQID_XPIC_BISS1 = 61,
  IRQID_XPIC_BISS0 = 60,
  IRQID_XPIC_ENDAT1 = 59,
  IRQID_XPIC_ENDAT0 = 58,
  IRQID_XPIC_IDPM_HOST = 57,
  IRQID_XPIC_HS_HOST_HSC8TO15 = 56,
  IRQID_XPIC_HS_HOST_HSC7 = 55,
  IRQID_XPIC_HS_HOST_HSC6 = 54,
  IRQID_XPIC_HS_HOST_HSC5 = 53,
  IRQID_XPIC_HS_HOST_HSC4 = 52,
  IRQID_XPIC_HS_HOST_HSC3 = 51,
  IRQID_XPIC_HS_HOST_HSC2 = 50,
  IRQID_XPIC_HS_HOST_HSC1 = 49,
  IRQID_XPIC_HS_HOST_HSC0 = 48,
  IRQID_XPIC_FIREWALL = 45,
  IRQID_XPIC_TRIGGER_OUT_EDGE1 = 44,
  IRQID_XPIC_TRIGGER_OUT_EDGE0 = 43,
  IRQID_XPIC_GPIO_TIMER2 = 42,
  IRQID_XPIC_GPIO_TIMER1 = 41,
  IRQID_XPIC_GPIO_TIMER0 = 40,
  IRQID_XPIC_GPIO7 = 39,
  IRQID_XPIC_GPIO6 = 38,
  IRQID_XPIC_GPIO5 = 37,
  IRQID_XPIC_GPIO4 = 36,
  IRQID_XPIC_GPIO3 = 35,
  IRQID_XPIC_GPIO2 = 34,
  IRQID_XPIC_GPIO1 = 33,
  IRQID_XPIC_GPIO0 = 32,
  IRQID_XPIC_HIF_RDY_TO = 31,
  IRQID_XPIC_MTGY = 30,
  IRQID_XPIC_AES = 29,
  IRQID_XPIC_HASH = 28,
  IRQID_XPIC_ADC1 = 27,
  IRQID_XPIC_ADC0 = 26,
  IRQID_XPIC_ETH = 25,
  IRQID_XPIC_HIF_PIO = 24,
  IRQID_XPIC_SQI = 23,
  IRQID_XPIC_UART_XPIC = 21,
  IRQID_XPIC_SPI_XPIC = 20,
  IRQID_XPIC_SPI2 = 19,
  IRQID_XPIC_SPI1 = 18,
  IRQID_XPIC_SPI0 = 17,
  IRQID_XPIC_IO_LINK = 16,
  IRQID_XPIC_NFIFO = 15,
  IRQID_XPIC_BOD = 14,
  IRQID_XPIC_MISALIGN = 13,
  IRQID_XPIC_ECC_2BIT_ERROR = 12,
  IRQID_XPIC_ECC_1BIT_ERROR = 11,
  IRQID_XPIC_I2C_XPIC = 10,
  IRQID_XPIC_I2C = 9,
  IRQID_XPIC_UART = 8,
  IRQID_XPIC_MCP = 7,
  IRQID_XPIC_DMAC = 6,
  IRQID_XPIC_WDG = 5,
  IRQID_XPIC_TIMER_SYSTIME_S = 4,
  IRQID_XPIC_TIMER2 = 3,
  IRQID_XPIC_TIMER1 = 2,
  IRQID_XPIC_TIMER0 = 1,
  IRQID_XPIC_SW = 0
} IRQID_XPIC_E;
#endif
