$comment
	File created using the following command:
		vcd file BCD_adder_1D_G.msim.vcd -direction
$end
$date
	Mon Sep  9 21:07:10 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module BCD_adder_1D_G_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var wire 1 1 C8 $end
$var wire 1 2 S0 $end
$var wire 1 3 S1 $end
$var wire 1 4 S2 $end
$var wire 1 5 S3 $end
$var wire 1 6 S4 $end
$var wire 1 7 S5 $end
$var wire 1 8 S6 $end
$var wire 1 9 S7 $end
$var wire 1 : sampler $end
$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A S3~output_o $end
$var wire 1 B S2~output_o $end
$var wire 1 C S1~output_o $end
$var wire 1 D S0~output_o $end
$var wire 1 E S7~output_o $end
$var wire 1 F S6~output_o $end
$var wire 1 G S5~output_o $end
$var wire 1 H S4~output_o $end
$var wire 1 I C8~output_o $end
$var wire 1 J A3~input_o $end
$var wire 1 K B3~input_o $end
$var wire 1 L B2~input_o $end
$var wire 1 M A1~input_o $end
$var wire 1 N B0~input_o $end
$var wire 1 O A0~input_o $end
$var wire 1 P B1~input_o $end
$var wire 1 Q inst|inst|inst3|inst2~0_combout $end
$var wire 1 R A2~input_o $end
$var wire 1 S inst|inst|inst2|inst2~0_combout $end
$var wire 1 T inst|inst|inst3|inst1|inst~0_combout $end
$var wire 1 U inst|inst6~0_combout $end
$var wire 1 V inst|inst2|inst|inst1|inst~0_combout $end
$var wire 1 W inst|inst6~1_combout $end
$var wire 1 X inst|inst|inst2|inst1|inst~0_combout $end
$var wire 1 Y inst|inst2|inst2|inst1|inst~0_combout $end
$var wire 1 Z inst|inst2|inst3|inst|inst~combout $end
$var wire 1 [ inst|inst|inst4|inst|inst~combout $end
$var wire 1 \ B7~input_o $end
$var wire 1 ] B6~input_o $end
$var wire 1 ^ A6~input_o $end
$var wire 1 _ inst4|inst|inst2|inst|inst~combout $end
$var wire 1 ` A4~input_o $end
$var wire 1 a B4~input_o $end
$var wire 1 b inst4|inst|inst4|inst2~1_combout $end
$var wire 1 c B5~input_o $end
$var wire 1 d inst4|inst|inst4|inst2~0_combout $end
$var wire 1 e A5~input_o $end
$var wire 1 f inst4|inst|inst3|inst2~0_combout $end
$var wire 1 g inst4|inst|inst3|inst1|inst~combout $end
$var wire 1 h A7~input_o $end
$var wire 1 i inst4|inst|inst2|inst2~0_combout $end
$var wire 1 j inst4|inst6~0_combout $end
$var wire 1 k inst4|inst6~1_combout $end
$var wire 1 l inst4|inst2|inst3|inst2~0_combout $end
$var wire 1 m inst4|inst2|inst2|inst2~0_combout $end
$var wire 1 n inst4|inst|inst|inst1|inst~0_combout $end
$var wire 1 o inst4|inst2|inst|inst1|inst~combout $end
$var wire 1 p inst4|inst2|inst2|inst1|inst~combout $end
$var wire 1 q inst4|inst2|inst3|inst1|inst~combout $end
$var wire 1 r inst4|inst|inst4|inst1|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
0&
0'
0(
0)
0*
1+
0,
1-
1.
0/
00
01
12
03
14
05
06
07
18
09
x:
0;
1<
x=
1>
1?
1@
0A
1B
0C
1D
0E
1F
0G
0H
0I
0J
0K
1L
0M
0N
1O
0P
0Q
0R
0S
0T
1U
0V
0W
1X
1Y
0Z
1[
0\
0]
0^
0_
1`
1a
1b
1c
0d
0e
1f
0g
0h
0i
1j
0k
0l
0m
0n
0o
1p
0q
0r
$end
#1000000
