{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726088374254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726088374255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 17:59:34 2024 " "Processing started: Wed Sep 11 17:59:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726088374255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726088374255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726088374255 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726088374474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374756 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088374758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088374758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER32bit " "Elaborating entity \"REGISTER32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726088374775 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER4bit inst1 " "Block or symbol \"REGISTER4bit\" of instance \"inst1\" overlaps another block or symbol" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 328 512 368 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1726088374776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER4bit REGISTER4bit:inst3 " "Elaborating entity \"REGISTER4bit\" for hierarchy \"REGISTER4bit:inst3\"" {  } { { "REGISTER32bit.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 488 328 512 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726088374783 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst REGISTER4bit:inst16\|inst~_emulated REGISTER4bit:inst16\|inst~1 " "Register \"REGISTER4bit:inst16\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst~_emulated\" and latch \"REGISTER4bit:inst16\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst16|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst5 REGISTER4bit:inst16\|inst5~_emulated REGISTER4bit:inst16\|inst5~1 " "Register \"REGISTER4bit:inst16\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst5~_emulated\" and latch \"REGISTER4bit:inst16\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst16|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst16 REGISTER4bit:inst16\|inst16~_emulated REGISTER4bit:inst16\|inst16~1 " "Register \"REGISTER4bit:inst16\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst16~_emulated\" and latch \"REGISTER4bit:inst16\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst16|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst20 REGISTER4bit:inst16\|inst20~_emulated REGISTER4bit:inst16\|inst20~1 " "Register \"REGISTER4bit:inst16\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst20~_emulated\" and latch \"REGISTER4bit:inst16\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst16|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst REGISTER4bit:inst15\|inst~_emulated REGISTER4bit:inst15\|inst~1 " "Register \"REGISTER4bit:inst15\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst~_emulated\" and latch \"REGISTER4bit:inst15\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst15|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst5 REGISTER4bit:inst15\|inst5~_emulated REGISTER4bit:inst15\|inst5~1 " "Register \"REGISTER4bit:inst15\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst5~_emulated\" and latch \"REGISTER4bit:inst15\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst15|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst16 REGISTER4bit:inst15\|inst16~_emulated REGISTER4bit:inst15\|inst16~1 " "Register \"REGISTER4bit:inst15\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst16~_emulated\" and latch \"REGISTER4bit:inst15\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst15|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst20 REGISTER4bit:inst15\|inst20~_emulated REGISTER4bit:inst15\|inst20~1 " "Register \"REGISTER4bit:inst15\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst20~_emulated\" and latch \"REGISTER4bit:inst15\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst15|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst REGISTER4bit:inst14\|inst~_emulated REGISTER4bit:inst14\|inst~1 " "Register \"REGISTER4bit:inst14\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst~_emulated\" and latch \"REGISTER4bit:inst14\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst14|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst5 REGISTER4bit:inst14\|inst5~_emulated REGISTER4bit:inst14\|inst5~1 " "Register \"REGISTER4bit:inst14\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst5~_emulated\" and latch \"REGISTER4bit:inst14\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst14|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst16 REGISTER4bit:inst14\|inst16~_emulated REGISTER4bit:inst14\|inst16~1 " "Register \"REGISTER4bit:inst14\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst16~_emulated\" and latch \"REGISTER4bit:inst14\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst14|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst20 REGISTER4bit:inst14\|inst20~_emulated REGISTER4bit:inst14\|inst20~1 " "Register \"REGISTER4bit:inst14\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst20~_emulated\" and latch \"REGISTER4bit:inst14\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst14|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst REGISTER4bit:inst11\|inst~_emulated REGISTER4bit:inst11\|inst~1 " "Register \"REGISTER4bit:inst11\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst~_emulated\" and latch \"REGISTER4bit:inst11\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst11|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst5 REGISTER4bit:inst11\|inst5~_emulated REGISTER4bit:inst11\|inst5~1 " "Register \"REGISTER4bit:inst11\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst5~_emulated\" and latch \"REGISTER4bit:inst11\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst11|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst16 REGISTER4bit:inst11\|inst16~_emulated REGISTER4bit:inst11\|inst16~1 " "Register \"REGISTER4bit:inst11\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst16~_emulated\" and latch \"REGISTER4bit:inst11\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst11|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst20 REGISTER4bit:inst11\|inst20~_emulated REGISTER4bit:inst11\|inst20~1 " "Register \"REGISTER4bit:inst11\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst20~_emulated\" and latch \"REGISTER4bit:inst11\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst11|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst REGISTER4bit:inst3\|inst~_emulated REGISTER4bit:inst3\|inst~1 " "Register \"REGISTER4bit:inst3\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst~_emulated\" and latch \"REGISTER4bit:inst3\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst5 REGISTER4bit:inst3\|inst5~_emulated REGISTER4bit:inst3\|inst5~1 " "Register \"REGISTER4bit:inst3\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst5~_emulated\" and latch \"REGISTER4bit:inst3\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst3|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst16 REGISTER4bit:inst3\|inst16~_emulated REGISTER4bit:inst3\|inst16~1 " "Register \"REGISTER4bit:inst3\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst16~_emulated\" and latch \"REGISTER4bit:inst3\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst3|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst20 REGISTER4bit:inst3\|inst20~_emulated REGISTER4bit:inst3\|inst20~1 " "Register \"REGISTER4bit:inst3\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst20~_emulated\" and latch \"REGISTER4bit:inst3\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst3|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst REGISTER4bit:inst2\|inst~_emulated REGISTER4bit:inst2\|inst~1 " "Register \"REGISTER4bit:inst2\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst~_emulated\" and latch \"REGISTER4bit:inst2\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst5 REGISTER4bit:inst2\|inst5~_emulated REGISTER4bit:inst2\|inst5~1 " "Register \"REGISTER4bit:inst2\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst5~_emulated\" and latch \"REGISTER4bit:inst2\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst16 REGISTER4bit:inst2\|inst16~_emulated REGISTER4bit:inst2\|inst16~1 " "Register \"REGISTER4bit:inst2\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst16~_emulated\" and latch \"REGISTER4bit:inst2\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst2|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst20 REGISTER4bit:inst2\|inst20~_emulated REGISTER4bit:inst2\|inst20~1 " "Register \"REGISTER4bit:inst2\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst20~_emulated\" and latch \"REGISTER4bit:inst2\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst2|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst20 REGISTER4bit:inst\|inst20~_emulated REGISTER4bit:inst\|inst20~1 " "Register \"REGISTER4bit:inst\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst20~_emulated\" and latch \"REGISTER4bit:inst\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst16 REGISTER4bit:inst\|inst16~_emulated REGISTER4bit:inst\|inst16~1 " "Register \"REGISTER4bit:inst\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst16~_emulated\" and latch \"REGISTER4bit:inst\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst5 REGISTER4bit:inst\|inst5~_emulated REGISTER4bit:inst\|inst5~1 " "Register \"REGISTER4bit:inst\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst5~_emulated\" and latch \"REGISTER4bit:inst\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst REGISTER4bit:inst\|inst~_emulated REGISTER4bit:inst\|inst~1 " "Register \"REGISTER4bit:inst\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst~_emulated\" and latch \"REGISTER4bit:inst\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088375018 "|REGISTER32bit|REGISTER4bit:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1726088375018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726088375161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375161 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[7\] " "No output dependent on input pin \"IN_MEM\[7\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_MEM[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[6\] " "No output dependent on input pin \"IN_MEM\[6\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_MEM[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[5\] " "No output dependent on input pin \"IN_MEM\[5\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_MEM[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[4\] " "No output dependent on input pin \"IN_MEM\[4\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_MEM[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[7\] " "No output dependent on input pin \"IN_C\[7\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_C[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[6\] " "No output dependent on input pin \"IN_C\[6\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_C[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[5\] " "No output dependent on input pin \"IN_C\[5\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_C[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[4\] " "No output dependent on input pin \"IN_C\[4\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_C[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[7\] " "No output dependent on input pin \"IN_LOAD\[7\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_LOAD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[6\] " "No output dependent on input pin \"IN_LOAD\[6\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_LOAD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[5\] " "No output dependent on input pin \"IN_LOAD\[5\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_LOAD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[4\] " "No output dependent on input pin \"IN_LOAD\[4\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088375185 "|REGISTER32bit|IN_LOAD[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1726088375185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726088375185 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726088375185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726088375185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726088375185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726088375204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 17:59:35 2024 " "Processing ended: Wed Sep 11 17:59:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726088375204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726088375204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726088375204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726088375204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726088376040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726088376040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 17:59:35 2024 " "Processing started: Wed Sep 11 17:59:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726088376040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726088376040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726088376041 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726088376085 ""}
{ "Info" "0" "" "Project  = mic1" {  } {  } 0 0 "Project  = mic1" 0 0 "Fitter" 0 0 1726088376085 ""}
{ "Info" "0" "" "Revision = mic1" {  } {  } 0 0 "Revision = mic1" 0 0 "Fitter" 0 0 1726088376085 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1726088376131 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mic1 EP2C15AF484C6 " "Automatically selected device EP2C15AF484C6 for design mic1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1726088376514 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1726088376514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726088376576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726088376585 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726088376811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726088376811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726088376811 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726088376811 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726088376812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726088376812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726088376812 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726088376812 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "166 166 " "No exact pin location assignment(s) for 166 pins of 166 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[31\] " "Pin OUTPUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[31] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[30\] " "Pin OUTPUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[30] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[29\] " "Pin OUTPUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[29] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[28\] " "Pin OUTPUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[28] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[27\] " "Pin OUTPUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[27] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[26\] " "Pin OUTPUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[26] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[25\] " "Pin OUTPUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[25] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[24\] " "Pin OUTPUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[24] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[23\] " "Pin OUTPUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[23] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[22\] " "Pin OUTPUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[22] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[21\] " "Pin OUTPUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[21] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[20\] " "Pin OUTPUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[20] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[19\] " "Pin OUTPUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[19] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[18\] " "Pin OUTPUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[18] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[17\] " "Pin OUTPUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[17] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[16\] " "Pin OUTPUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[16] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[15\] " "Pin OUTPUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[15] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[14\] " "Pin OUTPUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[14] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[13\] " "Pin OUTPUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[13] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[12\] " "Pin OUTPUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[12] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[11\] " "Pin OUTPUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[11] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[10\] " "Pin OUTPUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[10] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[9\] " "Pin OUTPUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[9] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[8\] " "Pin OUTPUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[8] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[7\] " "Pin OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[7] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[6\] " "Pin OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[6] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[5\] " "Pin OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[5] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[4\] " "Pin OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[4] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[3\] " "Pin OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[3] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[2\] " "Pin OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[2] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[1\] " "Pin OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[1] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[0\] " "Pin OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT[0] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 1168 1344 48 "OUTPUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[31\] " "Pin OUTPUT_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[31] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[30\] " "Pin OUTPUT_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[30] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[29\] " "Pin OUTPUT_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[29] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[28\] " "Pin OUTPUT_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[28] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[27\] " "Pin OUTPUT_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[27] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[26\] " "Pin OUTPUT_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[26] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[25\] " "Pin OUTPUT_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[25] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[24\] " "Pin OUTPUT_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[24] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[23\] " "Pin OUTPUT_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[23] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[22\] " "Pin OUTPUT_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[22] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[21\] " "Pin OUTPUT_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[21] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[20\] " "Pin OUTPUT_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[20] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[19\] " "Pin OUTPUT_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[19] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[18\] " "Pin OUTPUT_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[18] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[17\] " "Pin OUTPUT_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[17] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[16\] " "Pin OUTPUT_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[16] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[15\] " "Pin OUTPUT_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[15] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[14\] " "Pin OUTPUT_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[14] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[13\] " "Pin OUTPUT_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[13] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[12\] " "Pin OUTPUT_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[12] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[11\] " "Pin OUTPUT_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[11] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[10\] " "Pin OUTPUT_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[10] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[9\] " "Pin OUTPUT_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[9] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[8\] " "Pin OUTPUT_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[8] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[7\] " "Pin OUTPUT_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[7] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[6\] " "Pin OUTPUT_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[6] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[5\] " "Pin OUTPUT_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[5] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[4\] " "Pin OUTPUT_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[4] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[3\] " "Pin OUTPUT_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[3] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[2\] " "Pin OUTPUT_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[2] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[1\] " "Pin OUTPUT_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[1] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_MEM\[0\] " "Pin OUTPUT_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUTPUT_MEM[0] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 104 1168 1344 120 "OUTPUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[7\] " "Pin IN_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[7] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[6\] " "Pin IN_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[6] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[5\] " "Pin IN_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[5] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[4\] " "Pin IN_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[4] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[7\] " "Pin IN_C\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[7] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[6\] " "Pin IN_C\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[6] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[5\] " "Pin IN_C\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[5] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[4\] " "Pin IN_C\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[4] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[7\] " "Pin IN_LOAD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[7] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[6\] " "Pin IN_LOAD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[6] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[5\] " "Pin IN_LOAD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[5] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[4\] " "Pin IN_LOAD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[4] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LOAD } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 120 -232 -56 136 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[31\] " "Pin IN_LOAD\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[31] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_EN " "Pin OUT_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUT_EN } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 200 -232 -56 216 "OUT_EN" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[30\] " "Pin IN_LOAD\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[30] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[29\] " "Pin IN_LOAD\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[29] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[28\] " "Pin IN_LOAD\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[28] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[27\] " "Pin IN_LOAD\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[27] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[26\] " "Pin IN_LOAD\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[26] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[25\] " "Pin IN_LOAD\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[25] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[24\] " "Pin IN_LOAD\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[24] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[23\] " "Pin IN_LOAD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[23] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[22\] " "Pin IN_LOAD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[22] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[21\] " "Pin IN_LOAD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[21] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[20\] " "Pin IN_LOAD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[20] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[19\] " "Pin IN_LOAD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[19] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[18\] " "Pin IN_LOAD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[18] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[17\] " "Pin IN_LOAD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[17] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[16\] " "Pin IN_LOAD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[16] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[15\] " "Pin IN_LOAD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[15] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[14\] " "Pin IN_LOAD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[14] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[13\] " "Pin IN_LOAD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[13] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[12\] " "Pin IN_LOAD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[12] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[11\] " "Pin IN_LOAD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[11] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[10\] " "Pin IN_LOAD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[10] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[9\] " "Pin IN_LOAD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[9] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[8\] " "Pin IN_LOAD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[8] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[3\] " "Pin IN_LOAD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[3] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[2\] " "Pin IN_LOAD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[2] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[1\] " "Pin IN_LOAD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[1] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[0\] " "Pin IN_LOAD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_LOAD[0] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_LOAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM_EN " "Pin OUT_MEM_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { OUT_MEM_EN } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 224 -232 -56 240 "OUT_MEM_EN" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_MEM_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[31\] " "Pin IN_C\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[31] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_SELECT " "Pin IN_SELECT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_SELECT } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 96 -232 -56 112 "IN_SELECT" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_SELECT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[31\] " "Pin IN_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[31] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[30\] " "Pin IN_C\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[30] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[30\] " "Pin IN_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[30] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[29\] " "Pin IN_C\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[29] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[29\] " "Pin IN_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[29] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[28\] " "Pin IN_C\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[28] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[28\] " "Pin IN_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[28] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[27\] " "Pin IN_C\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[27] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[27\] " "Pin IN_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[27] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[26\] " "Pin IN_C\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[26] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[26\] " "Pin IN_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[26] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[25\] " "Pin IN_C\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[25] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[25\] " "Pin IN_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[25] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[24\] " "Pin IN_C\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[24] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[24\] " "Pin IN_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[24] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[23\] " "Pin IN_C\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[23] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[23\] " "Pin IN_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[23] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[22\] " "Pin IN_C\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[22] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[22\] " "Pin IN_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[22] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[21\] " "Pin IN_C\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[21] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[21\] " "Pin IN_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[21] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[20\] " "Pin IN_C\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[20] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[20\] " "Pin IN_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[20] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[19\] " "Pin IN_C\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[19] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[19\] " "Pin IN_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[19] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[18\] " "Pin IN_C\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[18] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[18\] " "Pin IN_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[18] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[17\] " "Pin IN_C\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[17] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[17\] " "Pin IN_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[17] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[16\] " "Pin IN_C\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[16] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[16\] " "Pin IN_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[16] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[15\] " "Pin IN_C\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[15] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[15\] " "Pin IN_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[15] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[14\] " "Pin IN_C\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[14] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[14\] " "Pin IN_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[14] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[13\] " "Pin IN_C\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[13] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[13\] " "Pin IN_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[13] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[12\] " "Pin IN_C\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[12] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[12\] " "Pin IN_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[12] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[11\] " "Pin IN_C\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[11] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[11\] " "Pin IN_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[11] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[10\] " "Pin IN_C\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[10] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[10\] " "Pin IN_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[10] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[9\] " "Pin IN_C\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[9] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[9\] " "Pin IN_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[9] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[8\] " "Pin IN_C\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[8] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[8\] " "Pin IN_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[8] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[3\] " "Pin IN_C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[3] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[3\] " "Pin IN_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[3] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[2\] " "Pin IN_C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[2] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[2\] " "Pin IN_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[2] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[1\] " "Pin IN_C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[1] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[1\] " "Pin IN_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[1] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_C\[0\] " "Pin IN_C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_C[0] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[0\] " "Pin IN_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IN_MEM[0] } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE_EN " "Pin WRITE_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { WRITE_EN } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 -232 -56 184 "WRITE_EN" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 184 -232 -56 200 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726088376829 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1726088376829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1726088376917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726088376917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726088376917 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726088376919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOAD (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node LOAD (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst16\|inst~2 " "Destination node REGISTER4bit:inst16\|inst~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst16|inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst16\|inst5~2 " "Destination node REGISTER4bit:inst16\|inst5~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst16|inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst16\|inst16~2 " "Destination node REGISTER4bit:inst16\|inst16~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst16|inst16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst16\|inst20~2 " "Destination node REGISTER4bit:inst16\|inst20~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst16|inst20~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst15\|inst~2 " "Destination node REGISTER4bit:inst15\|inst~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst15|inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst15\|inst5~2 " "Destination node REGISTER4bit:inst15\|inst5~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst15|inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst15\|inst16~2 " "Destination node REGISTER4bit:inst15\|inst16~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst15|inst16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst15\|inst20~2 " "Destination node REGISTER4bit:inst15\|inst20~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst15|inst20~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst14\|inst~2 " "Destination node REGISTER4bit:inst14\|inst~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst14|inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER4bit:inst14\|inst5~2 " "Destination node REGISTER4bit:inst14\|inst5~2" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER4bit:inst14|inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1726088376925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1726088376925 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LOAD } } } { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 120 -232 -56 136 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726088376925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1726088376925 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 160 144 208 208 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726088376925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726088376962 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726088376962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726088376962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726088376963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726088376963 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726088376964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726088376964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726088376964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726088376964 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1726088376964 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726088376964 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "165 unused 3.3V 101 64 0 " "Number of I/O pins in group: 165 (unused VREF, 3.3V VCCIO, 101 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1726088376965 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1726088376965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726088376965 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726088376966 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1726088376966 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726088376966 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726088376981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726088377569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726088377606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726088377610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726088377721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726088377721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726088377767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1726088378130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726088378130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726088378169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1726088378170 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1726088378170 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726088378170 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1726088378176 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726088378178 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[31\] 0 " "Pin \"OUTPUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[30\] 0 " "Pin \"OUTPUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[29\] 0 " "Pin \"OUTPUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[28\] 0 " "Pin \"OUTPUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[27\] 0 " "Pin \"OUTPUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[26\] 0 " "Pin \"OUTPUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[25\] 0 " "Pin \"OUTPUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[24\] 0 " "Pin \"OUTPUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[23\] 0 " "Pin \"OUTPUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[22\] 0 " "Pin \"OUTPUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[21\] 0 " "Pin \"OUTPUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[20\] 0 " "Pin \"OUTPUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[19\] 0 " "Pin \"OUTPUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[18\] 0 " "Pin \"OUTPUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[17\] 0 " "Pin \"OUTPUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[16\] 0 " "Pin \"OUTPUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[15\] 0 " "Pin \"OUTPUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[14\] 0 " "Pin \"OUTPUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[13\] 0 " "Pin \"OUTPUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[12\] 0 " "Pin \"OUTPUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[11\] 0 " "Pin \"OUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[10\] 0 " "Pin \"OUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[9\] 0 " "Pin \"OUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[8\] 0 " "Pin \"OUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[7\] 0 " "Pin \"OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[6\] 0 " "Pin \"OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[5\] 0 " "Pin \"OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[4\] 0 " "Pin \"OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[3\] 0 " "Pin \"OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[2\] 0 " "Pin \"OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[1\] 0 " "Pin \"OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[0\] 0 " "Pin \"OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[31\] 0 " "Pin \"OUTPUT_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[30\] 0 " "Pin \"OUTPUT_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[29\] 0 " "Pin \"OUTPUT_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[28\] 0 " "Pin \"OUTPUT_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[27\] 0 " "Pin \"OUTPUT_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[26\] 0 " "Pin \"OUTPUT_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[25\] 0 " "Pin \"OUTPUT_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[24\] 0 " "Pin \"OUTPUT_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[23\] 0 " "Pin \"OUTPUT_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[22\] 0 " "Pin \"OUTPUT_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[21\] 0 " "Pin \"OUTPUT_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[20\] 0 " "Pin \"OUTPUT_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[19\] 0 " "Pin \"OUTPUT_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[18\] 0 " "Pin \"OUTPUT_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[17\] 0 " "Pin \"OUTPUT_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[16\] 0 " "Pin \"OUTPUT_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[15\] 0 " "Pin \"OUTPUT_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[14\] 0 " "Pin \"OUTPUT_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[13\] 0 " "Pin \"OUTPUT_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[12\] 0 " "Pin \"OUTPUT_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[11\] 0 " "Pin \"OUTPUT_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[10\] 0 " "Pin \"OUTPUT_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[9\] 0 " "Pin \"OUTPUT_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[8\] 0 " "Pin \"OUTPUT_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[7\] 0 " "Pin \"OUTPUT_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[6\] 0 " "Pin \"OUTPUT_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[5\] 0 " "Pin \"OUTPUT_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[4\] 0 " "Pin \"OUTPUT_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[3\] 0 " "Pin \"OUTPUT_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[2\] 0 " "Pin \"OUTPUT_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[1\] 0 " "Pin \"OUTPUT_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_MEM\[0\] 0 " "Pin \"OUTPUT_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726088378181 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1726088378181 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726088378249 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726088378257 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726088378322 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726088378456 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1726088378473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg " "Generated suppressed messages file C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726088378538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726088378615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 17:59:38 2024 " "Processing ended: Wed Sep 11 17:59:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726088378615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726088378615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726088378615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726088378615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726088379409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726088379409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 17:59:39 2024 " "Processing started: Wed Sep 11 17:59:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726088379409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726088379409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726088379409 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726088379932 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726088379952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726088380239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 17:59:40 2024 " "Processing ended: Wed Sep 11 17:59:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726088380239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726088380239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726088380239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726088380239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726088380808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726088381096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 17:59:40 2024 " "Processing started: Wed Sep 11 17:59:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726088381096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726088381096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mic1 -c mic1 " "Command: quartus_sta mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726088381097 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1726088381145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726088381228 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1726088381303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1726088381314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1726088381314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381315 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LOAD LOAD " "create_clock -period 1.000 -name LOAD LOAD" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381315 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381315 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1726088381316 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1726088381322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726088381322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.832 " "Worst-case setup slack is 0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832         0.000 CLOCK  " "    0.832         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1726088381328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.534 " "Worst-case hold slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534        -8.242 CLOCK  " "   -0.534        -8.242 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.173 " "Worst-case recovery slack is 1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173         0.000 CLOCK  " "    1.173         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.945 " "Worst-case removal slack is -0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945       -25.880 CLOCK  " "   -0.945       -25.880 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 LOAD  " "   -1.380        -1.380 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -29.222 CLOCK  " "   -1.222       -29.222 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381345 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1726088381394 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1726088381395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.786 " "Worst-case setup slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786         0.000 CLOCK  " "    0.786         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1726088381406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.835 CLOCK  " "   -0.106        -0.835 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.808 " "Worst-case recovery slack is 0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808         0.000 CLOCK  " "    0.808         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.448 " "Worst-case removal slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448       -12.252 CLOCK  " "   -0.448       -12.252 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 LOAD  " "   -1.380        -1.380 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -29.222 CLOCK  " "   -1.222       -29.222 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726088381423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726088381423 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1726088381469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1726088381496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1726088381496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726088381546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 17:59:41 2024 " "Processing ended: Wed Sep 11 17:59:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726088381546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726088381546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726088381546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726088381546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726088382324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726088382324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 17:59:42 2024 " "Processing started: Wed Sep 11 17:59:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726088382324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726088382324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726088382324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mic1.vo C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/ simulation " "Generated file mic1.vo in folder \"C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726088382526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726088382548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 17:59:42 2024 " "Processing ended: Wed Sep 11 17:59:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726088382548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726088382548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726088382548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726088382548 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726088383117 ""}
