Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
****************************************
Report : qor
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************

  Timing Path Group 'ideal_clock1' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17
  Critical Path Length:                    4.00
  Critical Path Slack:                    -4.05
  Total Negative Slack:                -1138.71
  No. of Violating Paths:                   607
  ---------------------------------------------

  Timing Path Group 'ideal_clock1' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                    0.58
  Critical Path Slack:                     0.13
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                  534
  Hierarchical Port Count:                 1602
  Leaf Cell Count:                         2559
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:                1513.49
  Total cell area:                      8113.54
  Design Area:                          9627.03
  Area Cost:                           -9627.03
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:             8619
  Total DRC Cost:                          0.00
  ---------------------------------------------

1
