----------------------------------------------------------------------------
 CONTENTS (last updated: Mon Jul 30 21:36:29 BST 2007)
 ========
 17.  About this file (VCS simulations on sva05 OVL)
 25.  
 26.  Testbench: tb_assert_simulation
 32.    1) Simulation in Shell
 51.    2) Simulation in GUI
 60.    3) Generate Failure Report
 71.    4) Compare VCS Results (vlog95 vs sva05)
 79.  
 80.  Testbench: tb_assert_formal_pass_sim_wrapper
 87.    1) Simulation in Shell
----------------------------------------------------------------------------


INDEX: About this file (VCS simulations on sva05 OVL)
=====
This directory is for running the VCS simulator on the SVA implementation of OVL.

  cd ~/other/OVL/ovl_regressions/dynamic_simulation/assert_sva05/vcs


----------------------------------------------------------------------------
INDEX: 
INDEX: Testbench: tb_assert_simulation
=====
This is the main simulation testbench, failing each assertion.
----------------------------------------------------------------------------


INDEX:   1) Simulation in Shell
=====
Run simulation in shell:

  bsub -q inter -I -R "select[rhe3]" -P pr244 run_vcs.csh

Compare with last run:

  tkdiff log/tb_assert_simulation-VCS_SVA.log.BAK log/tb_assert_simulation-VCS_SVA.log

Compare with last checked in version:

  tkdiff log/tb_assert_simulation-VCS_SVA.log

If you want to update the log (e.g. new test added):

  svn commit -m "<message>" log/tb_assert_simulation-VCS_SVA.log


INDEX:   2) Simulation in GUI
=====
You can also run this simulation in the GUI:

  bsub -q inter -I -R "select[rhe3]" -P pr244 gui_vcs.csh

In the GUI, first do "$vcdpluson". Launch waveform and hierarchy windows and add signals to debug. Run simulation by pressing Green Arrow.


INDEX:   3) Generate Failure Report
=====
A simple failure report is useful to compare with other simulators.

  grep "^ *OVL_"  log/tb_assert_simulation-VCS_SVA.log | sort > report/tb_assert_simulation-VCS_SVA.rpt

To compare with results of other simulators, see:

  ovl_regressions/dynamic_simulation/assert_sva05/README


INDEX:   4) Compare VCS Results (vlog95 vs sva05)
=====
See instructions in:

  ovl_regressions/dynamic_simulation/assert_vlog95/vcs/README


----------------------------------------------------------------------------
INDEX: 
INDEX: Testbench: tb_assert_formal_pass_sim_wrapper
=====
This is a secondary simulation testbench, which clocks tb_formal_pass for
one million clock cycles.
----------------------------------------------------------------------------


INDEX:   1) Simulation in Shell
=====
Run simulation in shell:

  bsub -q inter -I -R "select[rhe3]" -P pr244 run_vcs.csh tb_assert_formal_pass_sim_wrapper

Check the log for any unexpected failures.

Compare with last run:

  tkdiff log/tb_assert_formal_pass_sim_wrapper-VCS_SVA.log.BAK log/tb_assert_formal_pass_sim_wrapper-VCS_SVA.log

Compare with last checked in version:

  tkdiff log/tb_assert_formal_pass_sim_wrapper-VCS_SVA.log

If you want to update the log (e.g. new test added):

  svn commit -m "<message>" log/tb_assert_formal_pass_sim_wrapper-VCS_SVA.log
