Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Jun 21 10:14:01 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_level_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.155        0.000                      0                 3572        0.019        0.000                      0                 3572        0.500        0.000                       0                  1056  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                    ------------         ----------      --------------
diff_clock_rtl_clk_p                                                                     {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_0                                                           {0.000 4.999}        9.999           100.010         
top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
diff_clock_rtl_clk_p                                                                                                                                                                                                                   0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_0                                                             5.155        0.000                      0                 3271        0.019        0.000                      0                 3271        4.457        0.000                       0                   765  
  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.092        0.000                      0                  251        0.021        0.000                      0                  251       16.134        0.000                       0                   248  
  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.906        0.000                      0                   49        0.133        0.000                      0                   49       33.058        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                         From Clock                                                                         To Clock                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                         ----------                                                                         --------                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.914        0.000                      0                    1       33.440        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_0
  To Clock:  clk_out1_top_level_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.478ns (10.898%)  route 3.908ns (89.102%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 12.966 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y124       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.489     3.106    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.204 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.213    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.214     3.427 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          0.707     4.134    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X104Y128       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.222 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.703     6.925    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X7Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.160    12.966    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.478    12.489    
                         clock uncertainty           -0.062    12.427    
    RAMB36_X7Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    12.080    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.539ns (12.941%)  route 3.626ns (87.059%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 12.966 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y122       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.569     3.186    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.285 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     3.292    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.445 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.471    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X102Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.557 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.866     4.423    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X101Y129       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.546 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.158     6.704    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X7Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.160    12.966    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.478    12.489    
                         clock uncertainty           -0.062    12.427    
    RAMB36_X7Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.122    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.539ns (13.877%)  route 3.345ns (86.123%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.865 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y122       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.569     3.186    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.285 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     3.292    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.445 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.471    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X102Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.557 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.866     4.423    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X101Y129       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.546 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.877     6.423    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X8Y21         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.059    12.865    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y21         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.330    
                         clock uncertainty           -0.062    12.268    
    RAMB36_X8Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    11.963    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.478ns (12.526%)  route 3.338ns (87.474%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.868 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y124       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.489     3.106    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.204 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.213    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.214     3.427 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          0.707     4.134    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X104Y128       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.222 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.133     6.355    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X8Y22         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.062    12.868    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.333    
                         clock uncertainty           -0.062    12.271    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.924    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.539ns (14.151%)  route 3.270ns (85.849%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.868 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y122       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.569     3.186    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.285 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     3.292    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.445 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.471    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X102Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.557 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.866     4.423    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X101Y129       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.546 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.802     6.348    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X8Y22         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.062    12.868    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y22         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.333    
                         clock uncertainty           -0.062    12.271    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    11.966    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.510ns (13.117%)  route 3.378ns (86.883%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 12.966 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X107Y123       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.616 f  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.767     3.383    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_12
    SLICE_X105Y123       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.472 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     3.481    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X105Y123       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.635 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.661    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X105Y124       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     3.703 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=32, routed)          0.374     4.077    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/NewPC_Mux/jump
    SLICE_X102Y128       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     4.225 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.202     6.427    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.160    12.966    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.478    12.489    
                         clock uncertainty           -0.062    12.427    
    RAMB36_X7Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    12.065    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.478ns (12.922%)  route 3.221ns (87.078%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.869 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y124       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.489     3.106    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.204 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.213    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.214     3.427 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          0.707     4.134    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X104Y128       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.222 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.016     6.238    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X8Y23         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.063    12.869    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y23         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.334    
                         clock uncertainty           -0.062    12.272    
    RAMB36_X8Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.925    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.539ns (14.595%)  route 3.154ns (85.405%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.869 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y122       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.569     3.186    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.285 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     3.292    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.445 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.471    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X102Y120       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.557 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.866     4.423    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X101Y129       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.546 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.686     6.232    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X8Y23         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.063    12.869    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y23         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.334    
                         clock uncertainty           -0.062    12.272    
    RAMB36_X8Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    11.967    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.528ns (14.159%)  route 3.201ns (85.841%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 12.945 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.155ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X107Y123       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.616 f  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.767     3.383    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_12
    SLICE_X105Y123       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.472 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     3.481    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X105Y123       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.635 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.661    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X105Y124       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060     3.721 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.322     4.043    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X101Y127       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     4.092 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=7, routed)           0.210     4.302    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X98Y128        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.401 r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=32, routed)          1.867     6.268    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X10Y19        RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.139    12.945    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X10Y19        RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.410    
                         clock uncertainty           -0.062    12.348    
    RAMB36_X10Y19        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    12.006    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_0 rise@9.999ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.478ns (13.230%)  route 3.135ns (86.770%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.865 - 9.999 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.283     2.539    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X107Y124       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.617 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.489     3.106    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X102Y119       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.204 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.213    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X102Y119       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.214     3.427 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=36, routed)          0.707     4.134    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X104Y128       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.222 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.930     6.152    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X8Y21         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.059    12.865    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y21         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.536    12.330    
                         clock uncertainty           -0.062    12.268    
    RAMB36_X8Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.921    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                  5.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Optimized.wb_read_imm_reg_1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      0.720ns (routing 0.096ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.108ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.720     1.690    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X105Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Optimized.wb_read_imm_reg_1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.729 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Optimized.wb_read_imm_reg_1_i_reg/Q
                         net (fo=1, routed)           0.033     1.762    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i
    SLICE_X105Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.820     1.429    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X105Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                         clock pessimism              0.268     1.696    
    SLICE_X105Y129       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.743    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.058ns (26.852%)  route 0.158ns (73.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Net Delay (Source):      1.045ns (routing 0.155ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.171ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.045     2.852    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clkb
    SLICE_X93Y126        FDRE                                         r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.910 r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=33, routed)          0.158     3.068    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X9Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.302     2.558    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y25         RAMB36E2                                     r  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.480     3.038    
    RAMB36_X9Y25         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     3.049    top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.294%)  route 0.118ns (58.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.171ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.088     2.895    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X100Y126       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y126       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.956 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep_reg/Q
                         net (fo=1, routed)           0.096     3.052    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep
    SLICE_X101Y128       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     3.074 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_i_1/O
                         net (fo=1, routed)           0.022     3.096    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_i_1_n_0
    SLICE_X101Y128       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.281     2.537    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X101Y128       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg/C
                         clock pessimism              0.474     3.011    
    SLICE_X101Y128       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.071    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.read_register_MSR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.716ns (routing 0.096ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.108ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.716     1.686    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X106Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.read_register_MSR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y129       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.725 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.read_register_MSR_reg/Q
                         net (fo=1, routed)           0.039     1.764    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR
    SLICE_X106Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.814     1.423    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X106Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_reg/C
                         clock pessimism              0.270     1.692    
    SLICE_X106Y129       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.738    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.171ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.086     2.893    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X100Y131       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.953 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=2, routed)           0.075     3.028    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/sample_synced[2]
    SLICE_X100Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.256     2.512    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X100Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[2]/C
                         clock pessimism              0.424     2.936    
    SLICE_X100Y129       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.998    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Net Delay (Source):      1.083ns (routing 0.155ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.171ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.083     2.890    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X101Y137       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y137       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.949 r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.079     3.028    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/p_3_out[3]
    SLICE_X101Y136       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.253     2.509    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X101Y136       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.423     2.932    
    SLICE_X101Y136       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.994    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.054ns (43.200%)  route 0.071ns (56.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Net Delay (Source):      0.731ns (routing 0.096ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.731     1.701    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_EX_DFF/Clk
    SLICE_X106Y126       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.741 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.050     1.791    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/PC_EX_i[2]
    SLICE_X107Y126       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.805 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[25]_i_1/O
                         net (fo=1, routed)           0.021     1.826    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_31
    SLICE_X107Y126       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.821     1.430    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X107Y126       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                         clock pessimism              0.312     1.742    
    SLICE_X107Y126       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.788    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      0.707ns (routing 0.096ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.707     1.677    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X101Y136       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y136       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.716 r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.025     1.741    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_asr
    SLICE_X101Y136       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.762 r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.007     1.769    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X101Y136       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.804     1.413    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X101Y136       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.271     1.683    
    SLICE_X101Y136       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.730    top_level_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.read_register_PC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      0.720ns (routing 0.096ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.108ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.720     1.690    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X104Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.read_register_PC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y129       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.729 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.read_register_PC_reg/Q
                         net (fo=1, routed)           0.057     1.786    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC
    SLICE_X105Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         0.816     1.425    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X105Y129       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg/C
                         clock pessimism              0.275     1.699    
    SLICE_X105Y129       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.746    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_0 rise@0.000ns - clk_out1_top_level_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.093ns (59.615%)  route 0.063ns (40.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.097ns (routing 0.155ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.171ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.097     2.904    top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X102Y132       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.965 r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.054     3.019    top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X102Y133       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     3.051 r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.009     3.060    top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X102Y133       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz/inst/clk_in1_top_level_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz/inst/clk_out1_top_level_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz/inst/clkout1_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=763, routed)         1.279     2.535    top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X102Y133       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.424     2.958    
    SLICE_X102Y133       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.020    top_level_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { top_level_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y28   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y28   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X9Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X9Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y20  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y20  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y22   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y22   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y20  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y20  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y20  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y22   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y25   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y29   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y23   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y28   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y28   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y22   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y29   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y28  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y28  top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y27   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y24   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y24   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X9Y21   top_level_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.230ns (19.071%)  route 0.976ns (80.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 19.613 - 16.667 ) 
    Source Clock Delay      (SCD):    9.001ns
    Clock Pessimism Removal (CPR):    5.981ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.739ns (routing 0.884ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.806ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334     7.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.262 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.739     9.001    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.082 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.645     9.727    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[2]
    SLICE_X106Y134       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     9.876 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331    10.207    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    18.042    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.066 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.548    19.614    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              5.981    25.594    
                         clock uncertainty           -0.235    25.359    
    SLICE_X105Y134       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    25.299    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.814ns  (logic 0.178ns (21.867%)  route 0.636ns (78.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.534    26.492    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.492    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.814ns  (logic 0.178ns (21.867%)  route 0.636ns (78.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.534    26.492    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.492    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.814ns  (logic 0.178ns (21.867%)  route 0.636ns (78.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.534    26.492    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.492    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.814ns  (logic 0.178ns (21.867%)  route 0.636ns (78.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.534    26.492    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.492    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.812ns  (logic 0.178ns (21.921%)  route 0.634ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.532    26.490    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.490    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.812ns  (logic 0.178ns (21.921%)  route 0.634ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.532    26.490    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.490    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.812ns  (logic 0.178ns (21.921%)  route 0.634ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.532    26.490    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.490    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.812ns  (logic 0.178ns (21.921%)  route 0.634ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.941ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.806ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.532    26.490    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502    36.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              5.941    42.175    
                         clock uncertainty           -0.235    41.940    
    SLICE_X106Y115       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    41.880    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                         -26.490    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.431ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.953ns  (logic 0.287ns (30.115%)  route 0.666ns (69.885%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 36.291 - 33.333 ) 
    Source Clock Delay      (SCD):    9.011ns = ( 25.678 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.980ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.884ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.806ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334    23.900    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.928 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.749    25.677    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X105Y134       FDRE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.757 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.102    25.858    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y134       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    25.958 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.310    26.267    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X106Y129       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.109    26.376 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.254    26.630    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X107Y129       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.559    36.291    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X107Y129       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              5.980    42.271    
                         clock uncertainty           -0.235    42.036    
    SLICE_X107Y129       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    42.061    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.061    
                         arrival time                         -26.631    
  -------------------------------------------------------------------
                         slack                                 15.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.950ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    5.789ns
  Clock Net Delay (Source):      0.965ns (routing 0.486ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.541ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         0.965     2.155    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y137       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.194 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.035     2.229    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X106Y137       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.938     6.838    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.857 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.093     7.950    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y137       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -5.789     2.161    
    SLICE_X106Y137       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.208    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.960ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    5.790ns
  Clock Net Delay (Source):      0.974ns (routing 0.486ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.541ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         0.974     2.164    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.203 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.035     2.238    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X108Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.938     6.838    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.857 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.103     7.960    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -5.790     2.170    
    SLICE_X108Y133       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.217    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    5.785ns
  Clock Net Delay (Source):      0.939ns (routing 0.486ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.541ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         0.939     2.129    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.168 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/Q
                         net (fo=2, routed)           0.037     2.205    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Din[6]
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.938     6.838    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.857 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.063     7.920    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism             -5.785     2.135    
    SLICE_X106Y115       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.182    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.947ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    5.788ns
  Clock Net Delay (Source):      0.963ns (routing 0.486ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.541ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         0.963     2.153    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.192 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.037     2.229    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X106Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.938     6.838    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.857 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.090     7.947    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                         clock pessimism             -5.788     2.159    
    SLICE_X106Y134       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.206    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
                            (internal path startpoint clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.465ns (21.749%)  route 1.673ns (78.251%))
  Logic Levels:           1  (BSCANE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.954ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    5.435ns
  Clock Net Delay (Destination): 1.692ns (routing 0.884ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.465    
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     1.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     1.930 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=6, routed)           1.673     3.603    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_TDI
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334     7.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.262 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.692     8.954    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y115       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism             -5.435     3.519    
    SLICE_X106Y115       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.579    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.013ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    5.980ns
  Clock Net Delay (Source):      1.550ns (routing 0.806ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.884ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910     1.375    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.399 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.550     2.949    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y126        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.009 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.112     3.121    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X99Y125        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334     7.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.262 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.751     9.013    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X99Y125        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                         clock pessimism             -5.980     3.033    
    SLICE_X99Y125        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.095    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
                            (internal path startpoint clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.465ns (21.678%)  route 1.680ns (78.322%))
  Logic Levels:           1  (BSCANE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.955ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    5.435ns
  Clock Net Delay (Destination): 1.693ns (routing 0.884ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.465    
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     1.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     1.930 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=6, routed)           1.680     3.610    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDI
    SLICE_X106Y118       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334     7.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.262 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.693     8.955    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X106Y118       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                         clock pessimism             -5.435     3.520    
    SLICE_X106Y118       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.582    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.921ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    5.785ns
  Clock Net Delay (Source):      0.940ns (routing 0.486ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.541ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         0.940     2.130    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.169 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.042     2.211    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.938     6.838    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.857 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.064     7.921    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -5.785     2.136    
    SLICE_X98Y118        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.182    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.921ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    5.785ns
  Clock Net Delay (Source):      0.940ns (routing 0.486ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.541ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         0.940     2.130    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.169 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.043     2.212    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.938     6.838    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.857 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.064     7.921    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
                         clock pessimism             -5.785     2.136    
    SLICE_X98Y118        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.182    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.963ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    6.024ns
  Clock Net Delay (Source):      1.502ns (routing 0.806ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.884ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910     1.375    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.399 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.502     2.901    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y119        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y119        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.959 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.073     3.032    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.334     7.234    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.262 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y1 (CLOCK_ROOT)    net (fo=247, routed)         1.701     8.963    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X98Y118        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -6.024     2.939    
    SLICE_X98Y118        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.001    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         33.333      32.043     BUFGCE_X0Y56    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X104Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X104Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X107Y137  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X104Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X104Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X104Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X104Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y129  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y130  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X104Y126  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.906ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.881ns  (logic 0.382ns (20.308%)  route 1.499ns (79.692%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 67.650 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.055ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.798    41.127    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X99Y125        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.519    67.650    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X99Y125        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              4.679    72.329    
                         clock uncertainty           -0.235    72.094    
    SLICE_X99Y125        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.033    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         72.033    
                         arrival time                         -41.127    
  -------------------------------------------------------------------
                         slack                                 30.906    

Slack (MET) :             31.022ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.752ns  (logic 0.382ns (21.804%)  route 1.370ns (78.196%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 67.637 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.055ns, distribution 0.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.669    40.998    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X99Y128        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.506    67.637    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X99Y128        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              4.679    72.316    
                         clock uncertainty           -0.235    72.081    
    SLICE_X99Y128        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    72.020    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         72.020    
                         arrival time                         -40.998    
  -------------------------------------------------------------------
                         slack                                 31.022    

Slack (MET) :             31.023ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.752ns  (logic 0.382ns (21.804%)  route 1.370ns (78.196%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 67.637 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.055ns, distribution 0.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.669    40.998    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X99Y128        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.506    67.637    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X99Y128        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              4.679    72.316    
                         clock uncertainty           -0.235    72.081    
    SLICE_X99Y128        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    72.021    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         72.021    
                         arrival time                         -40.998    
  -------------------------------------------------------------------
                         slack                                 31.023    

Slack (MET) :             31.046ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.728ns  (logic 0.382ns (22.106%)  route 1.346ns (77.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 67.636 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.055ns, distribution 0.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.645    40.974    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X100Y126       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.505    67.636    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X100Y126       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              4.679    72.315    
                         clock uncertainty           -0.235    72.080    
    SLICE_X100Y126       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.020    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.020    
                         arrival time                         -40.974    
  -------------------------------------------------------------------
                         slack                                 31.046    

Slack (MET) :             31.066ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.682ns  (logic 0.382ns (22.711%)  route 1.300ns (77.289%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 67.610 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.055ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.599    40.928    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X100Y131       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.479    67.610    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X100Y131       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              4.679    72.289    
                         clock uncertainty           -0.235    72.054    
    SLICE_X100Y131       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    71.994    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         71.994    
                         arrival time                         -40.928    
  -------------------------------------------------------------------
                         slack                                 31.066    

Slack (MET) :             31.150ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.620ns  (logic 0.382ns (23.580%)  route 1.238ns (76.420%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.966ns = ( 67.632 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.055ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.537    40.866    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X100Y128       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.501    67.632    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X100Y128       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              4.679    72.311    
                         clock uncertainty           -0.235    72.076    
    SLICE_X100Y128       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.016    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.016    
                         arrival time                         -40.866    
  -------------------------------------------------------------------
                         slack                                 31.150    

Slack (MET) :             31.241ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.572ns  (logic 0.382ns (24.300%)  route 1.190ns (75.700%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 67.606 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.749ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.055ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.489    40.818    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X99Y130        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.475    67.606    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X99Y130        FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              4.749    72.355    
                         clock uncertainty           -0.235    72.120    
    SLICE_X99Y130        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.059    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         72.059    
                         arrival time                         -40.818    
  -------------------------------------------------------------------
                         slack                                 31.241    

Slack (MET) :             31.302ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.511ns  (logic 0.382ns (25.281%)  route 1.129ns (74.719%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 67.605 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.749ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.055ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.503    39.825    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y132       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157    39.982 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=9, routed)           0.198    40.180    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[6]
    SLICE_X105Y132       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    40.329 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.428    40.757    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X102Y131       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.474    67.605    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X102Y131       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/C
                         clock pessimism              4.749    72.354    
                         clock uncertainty           -0.235    72.119    
    SLICE_X102Y131       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.059    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg
  -------------------------------------------------------------------
                         required time                         72.059    
                         arrival time                         -40.757    
  -------------------------------------------------------------------
                         slack                                 31.302    

Slack (MET) :             31.387ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.363ns  (logic 0.265ns (19.442%)  route 1.098ns (80.557%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 67.542 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.749ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.055ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.537    39.859    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y133       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    39.958 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.294    40.252    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[5]
    SLICE_X106Y130       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    40.342 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.267    40.609    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X106Y129       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.411    67.542    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X106Y129       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              4.749    72.291    
                         clock uncertainty           -0.235    72.056    
    SLICE_X106Y129       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    71.996    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         71.996    
                         arrival time                         -40.609    
  -------------------------------------------------------------------
                         slack                                 31.387    

Slack (MET) :             31.389ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.361ns  (logic 0.265ns (19.471%)  route 1.096ns (80.529%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 67.542 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.749ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.055ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.537    39.859    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y133       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    39.958 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.294    40.252    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[5]
    SLICE_X106Y130       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    40.342 r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.265    40.607    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X106Y129       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.411    67.542    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X106Y129       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              4.749    72.291    
                         clock uncertainty           -0.235    72.056    
    SLICE_X106Y129       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    71.996    top_level_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         71.996    
                         arrival time                         -40.607    
  -------------------------------------------------------------------
                         slack                                 31.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.332ns  (logic 0.113ns (34.036%)  route 0.219ns (65.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.110    34.542    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.014    34.409    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.409    
                         arrival time                          34.542    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.333ns  (logic 0.113ns (33.934%)  route 0.220ns (66.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.111    34.543    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.013    34.410    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.410    
                         arrival time                          34.543    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.332ns  (logic 0.113ns (34.036%)  route 0.219ns (65.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.110    34.542    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.014    34.409    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.409    
                         arrival time                          34.542    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.333ns  (logic 0.113ns (33.934%)  route 0.220ns (66.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.111    34.543    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.013    34.410    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.410    
                         arrival time                          34.543    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.332ns  (logic 0.113ns (34.036%)  route 0.219ns (65.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.110    34.542    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_GFF_SLICEL_C_CE)
                                                     -0.014    34.409    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.409    
                         arrival time                          34.542    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.333ns  (logic 0.113ns (33.934%)  route 0.220ns (66.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.111    34.543    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.013    34.410    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.410    
                         arrival time                          34.543    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.332ns  (logic 0.113ns (34.036%)  route 0.219ns (65.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.110    34.542    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_HFF_SLICEL_C_CE)
                                                     -0.014    34.409    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.409    
                         arrival time                          34.542    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.333ns  (logic 0.113ns (33.934%)  route 0.220ns (66.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 39.102 - 33.333 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 34.210 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Net Delay (Source):      0.412ns (routing 0.055ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.069ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.412    34.210    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X107Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    34.267 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.109    34.376    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X107Y133       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056    34.432 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.111    34.543    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.669    39.102    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y133       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.679    34.423    
    SLICE_X106Y133       FDCE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.013    34.410    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.410    
                         arrival time                          34.543    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.079ns (15.490%)  route 0.431ns (84.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    4.768ns
  Clock Net Delay (Source):      0.398ns (routing 0.055ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.069ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.398     0.863    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.902 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.414     1.316    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X105Y134       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     1.356 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.017     1.373    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X105Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.537     5.637    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.768     0.869    
    SLICE_X105Y134       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.915    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.089ns (17.349%)  route 0.424ns (82.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.660ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.416ns (routing 0.055ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.069ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.416     0.881    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y135       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.922 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.418     1.340    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X105Y135       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.388 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     1.394    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X105Y135       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.560     5.660    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y135       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.773     0.887    
    SLICE_X105Y135       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.934    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X105Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X107Y133  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X104Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y133  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y133  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y133  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y133  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y133  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y135  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y134  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.914ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.191%)  route 0.589ns (73.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 67.580 - 66.666 ) 
    Source Clock Delay      (SCD):    5.913ns = ( 39.246 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.813ns (routing 0.069ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.449ns (routing 0.055ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.813    39.246    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.322 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.321    39.643    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y134       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    39.776 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.268    40.044    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X106Y135       FDCE                                         f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.449    67.580    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y135       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              4.679    72.259    
                         clock uncertainty           -0.235    72.024    
    SLICE_X106Y135       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    71.958    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         71.958    
                         arrival time                         -40.044    
  -------------------------------------------------------------------
                         slack                                 31.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.440ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -33.333ns  (top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.379ns  (logic 0.086ns (22.691%)  route 0.293ns (77.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.591ns
    Source Clock Delay      (SCD):    0.865ns = ( 34.198 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.400ns (routing 0.055ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.069ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.400    34.198    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y134       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.236 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.169    34.405    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X106Y134       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048    34.453 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.124    34.577    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X106Y135       FDCE                                         f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=42, routed)          0.491     5.591    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y135       FDCE                                         r  top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -4.669     0.922    
                         clock uncertainty            0.235     1.157    
    SLICE_X106Y135       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.137    top_level_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                          34.577    
  -------------------------------------------------------------------
                         slack                                 33.440    





