
*** Running vivado
    with args -log i2c_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_main.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_main.tcl -notrace
Command: synth_design -top i2c_main -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 345.438 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_main' [E:/Documents/i2c 2018/i2c 2018.srcs/sources_1/new/i2c_main.v:23]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_ADDR bound to: 2 - type: integer 
	Parameter STATE_RW bound to: 3 - type: integer 
	Parameter STATE_WACK bound to: 4 - type: integer 
	Parameter STATE_DATA bound to: 5 - type: integer 
	Parameter STATE_STOP bound to: 6 - type: integer 
	Parameter STATE_WACK2 bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/i2c 2018/i2c 2018.srcs/sources_1/new/i2c_main.v:69]
INFO: [Synth 8-256] done synthesizing module 'i2c_main' (1#1) [E:/Documents/i2c 2018/i2c 2018.srcs/sources_1/new/i2c_main.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 397.836 ; gain = 153.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 397.836 ; gain = 153.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 397.836 ; gain = 153.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_main'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                         00000000
             STATE_START |                              001 |                         00000001
              STATE_ADDR |                              010 |                         00000010
                STATE_RW |                              011 |                         00000011
              STATE_WACK |                              100 |                         00000100
              STATE_DATA |                              101 |                         00000101
             STATE_WACK2 |                              110 |                         00000111
              STATE_STOP |                              111 |                         00000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 397.836 ; gain = 153.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'addr_reg[6]' (FDSE) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_reg[5]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'addr_reg[4]' (FDSE) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_reg[3]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'addr_reg[2]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'addr_reg[1]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'addr_reg[0]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_reg[7]' (FDSE) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_reg[6]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_reg[5]' (FDSE) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_reg[4]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_reg[3]' (FDSE) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_reg[2]' (FDRE) to 'data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module i2c_main.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module i2c_main.
WARNING: [Synth 8-3332] Sequential element (i2c_scl_reg) is unused and will be removed from module i2c_main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i2c_scl_reg/Q' [E:/Documents/i2c 2018/i2c 2018.srcs/sources_1/new/i2c_main.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [E:/Documents/i2c 2018/i2c 2018.srcs/sources_1/new/i2c_main.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Documents/i2c 2018/i2c 2018.srcs/sources_1/new/i2c_main.v:62]
WARNING: [Synth 8-3332] Sequential element (i2c_scl_reg__0) is unused and will be removed from module i2c_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     4|
|5     |LUT5 |     5|
|6     |LUT6 |     6|
|7     |FDRE |    11|
|8     |FDSE |     1|
|9     |IBUF |     2|
|10    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.910 ; gain = 345.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 691.844 ; gain = 460.977
INFO: [Common 17-1381] The checkpoint 'E:/Documents/i2c 2018/i2c 2018.runs/synth_1/i2c_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_main_utilization_synth.rpt -pb I2C_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 691.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  8 23:31:54 2018...
