# 2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL
2-Bit by 3-Bit Multiplier in Gate-Level Verilog HDL. Use Auto Verifying for simulation.

ModelSim results of the 1-bit full adder module：
![Image](https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL/blob/master/Multiplier%20Simulation%20Images/1-bit%20full%20adder.png)

ModelSim results of the first row of multiplier：
![Image](https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL/blob/master/Multiplier%20Simulation%20Images/first%20raw%20multiplier.png)

ModelSim results of the remaining rows of multiplier：
![Image](https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL/blob/master/Multiplier%20Simulation%20Images/remaining%20rows%20of%20multiplier.png)

ModelSim results of the top level of multiplier：
![Image](https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL/blob/master/Multiplier%20Simulation%20Images/top%20level%20of%20multiplier.png)
