// Seed: 3026738022
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wire id_11,
    output uwire id_12
);
  wire id_14;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd56
) (
    inout logic id_0,
    output supply0 id_1,
    output logic id_2,
    input wand id_3
);
  initial id_0 = (-1);
  logic [-1 : 1] _id_5;
  ;
  wire [1 : id_5] id_6;
  localparam id_7 = 1;
  always if (1) id_2 <= -1;
  assign id_0 = id_0;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
