    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; P06
P06__0__DR EQU CYREG_GPIO_PRT0_DR
P06__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P06__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P06__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P06__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P06__0__HSIOM_MASK EQU 0x0F000000
P06__0__HSIOM_SHIFT EQU 24
P06__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P06__0__INTR EQU CYREG_GPIO_PRT0_INTR
P06__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P06__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P06__0__MASK EQU 0x40
P06__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P06__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P06__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P06__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P06__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P06__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P06__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P06__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P06__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P06__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P06__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P06__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P06__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P06__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P06__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P06__0__PC EQU CYREG_GPIO_PRT0_PC
P06__0__PC2 EQU CYREG_GPIO_PRT0_PC2
P06__0__PORT EQU 0
P06__0__PS EQU CYREG_GPIO_PRT0_PS
P06__0__SHIFT EQU 6
P06__DR EQU CYREG_GPIO_PRT0_DR
P06__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P06__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P06__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P06__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P06__INTR EQU CYREG_GPIO_PRT0_INTR
P06__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P06__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P06__MASK EQU 0x40
P06__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P06__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P06__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P06__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P06__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P06__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P06__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P06__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P06__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P06__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P06__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P06__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P06__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P06__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P06__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P06__PC EQU CYREG_GPIO_PRT0_PC
P06__PC2 EQU CYREG_GPIO_PRT0_PC2
P06__PORT EQU 0
P06__PS EQU CYREG_GPIO_PRT0_PS
P06__SHIFT EQU 6

; led0
led0__0__DR EQU CYREG_GPIO_PRT3_DR
led0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
led0__0__HSIOM_MASK EQU 0x000000F0
led0__0__HSIOM_SHIFT EQU 4
led0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__0__INTR EQU CYREG_GPIO_PRT3_INTR
led0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led0__0__MASK EQU 0x02
led0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led0__0__PC EQU CYREG_GPIO_PRT3_PC
led0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
led0__0__PORT EQU 3
led0__0__PS EQU CYREG_GPIO_PRT3_PS
led0__0__SHIFT EQU 1
led0__DR EQU CYREG_GPIO_PRT3_DR
led0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__INTR EQU CYREG_GPIO_PRT3_INTR
led0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led0__MASK EQU 0x02
led0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led0__PC EQU CYREG_GPIO_PRT3_PC
led0__PC2 EQU CYREG_GPIO_PRT3_PC2
led0__PORT EQU 3
led0__PS EQU CYREG_GPIO_PRT3_PS
led0__SHIFT EQU 1

; led1
led1__0__DR EQU CYREG_GPIO_PRT3_DR
led1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
led1__0__HSIOM_MASK EQU 0x0000000F
led1__0__HSIOM_SHIFT EQU 0
led1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__0__INTR EQU CYREG_GPIO_PRT3_INTR
led1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led1__0__MASK EQU 0x01
led1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led1__0__PC EQU CYREG_GPIO_PRT3_PC
led1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
led1__0__PORT EQU 3
led1__0__PS EQU CYREG_GPIO_PRT3_PS
led1__0__SHIFT EQU 0
led1__DR EQU CYREG_GPIO_PRT3_DR
led1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__INTR EQU CYREG_GPIO_PRT3_INTR
led1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led1__MASK EQU 0x01
led1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led1__PC EQU CYREG_GPIO_PRT3_PC
led1__PC2 EQU CYREG_GPIO_PRT3_PC2
led1__PORT EQU 3
led1__PS EQU CYREG_GPIO_PRT3_PS
led1__SHIFT EQU 0

; EZI2C_SCB
EZI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; EZI2C_SCB_IRQ
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x100
EZI2C_SCB_IRQ__INTC_NUMBER EQU 8
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; EZI2C_SCBCLK
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
EZI2C_SCBCLK__DIV_ID EQU 0x00000042
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

; EZI2C_scl
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__0__PORT EQU 4
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__PORT EQU 4
EZI2C_scl__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__SHIFT EQU 0

; EZI2C_sda
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__0__PORT EQU 4
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__PORT EQU 4
EZI2C_sda__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__SHIFT EQU 1

; BLEIOT_UART_rx
BLEIOT_UART_rx__0__DR EQU CYREG_GPIO_PRT6_DR
BLEIOT_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
BLEIOT_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
BLEIOT_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
BLEIOT_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
BLEIOT_UART_rx__0__HSIOM_MASK EQU 0x0000000F
BLEIOT_UART_rx__0__HSIOM_SHIFT EQU 0
BLEIOT_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_rx__0__INTR EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_rx__0__MASK EQU 0x01
BLEIOT_UART_rx__0__PC EQU CYREG_GPIO_PRT6_PC
BLEIOT_UART_rx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
BLEIOT_UART_rx__0__PORT EQU 6
BLEIOT_UART_rx__0__PS EQU CYREG_GPIO_PRT6_PS
BLEIOT_UART_rx__0__SHIFT EQU 0
BLEIOT_UART_rx__DR EQU CYREG_GPIO_PRT6_DR
BLEIOT_UART_rx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
BLEIOT_UART_rx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
BLEIOT_UART_rx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
BLEIOT_UART_rx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_rx__INTR EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_rx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_rx__MASK EQU 0x01
BLEIOT_UART_rx__PC EQU CYREG_GPIO_PRT6_PC
BLEIOT_UART_rx__PC2 EQU CYREG_GPIO_PRT6_PC2
BLEIOT_UART_rx__PORT EQU 6
BLEIOT_UART_rx__PS EQU CYREG_GPIO_PRT6_PS
BLEIOT_UART_rx__SHIFT EQU 0

; BLEIOT_UART_SCB
BLEIOT_UART_SCB__CTRL EQU CYREG_SCB3_CTRL
BLEIOT_UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
BLEIOT_UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
BLEIOT_UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
BLEIOT_UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
BLEIOT_UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
BLEIOT_UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
BLEIOT_UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
BLEIOT_UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
BLEIOT_UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
BLEIOT_UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
BLEIOT_UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
BLEIOT_UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
BLEIOT_UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
BLEIOT_UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
BLEIOT_UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
BLEIOT_UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
BLEIOT_UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
BLEIOT_UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
BLEIOT_UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
BLEIOT_UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
BLEIOT_UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
BLEIOT_UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
BLEIOT_UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
BLEIOT_UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
BLEIOT_UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
BLEIOT_UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
BLEIOT_UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
BLEIOT_UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
BLEIOT_UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
BLEIOT_UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
BLEIOT_UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
BLEIOT_UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
BLEIOT_UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
BLEIOT_UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
BLEIOT_UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
BLEIOT_UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
BLEIOT_UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
BLEIOT_UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
BLEIOT_UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
BLEIOT_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
BLEIOT_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
BLEIOT_UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
BLEIOT_UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
BLEIOT_UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
BLEIOT_UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
BLEIOT_UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
BLEIOT_UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
BLEIOT_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
BLEIOT_UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
BLEIOT_UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
BLEIOT_UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
BLEIOT_UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
BLEIOT_UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
BLEIOT_UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
BLEIOT_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
BLEIOT_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
BLEIOT_UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
BLEIOT_UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
BLEIOT_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
BLEIOT_UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
BLEIOT_UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
BLEIOT_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
BLEIOT_UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
BLEIOT_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
BLEIOT_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
BLEIOT_UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
BLEIOT_UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
BLEIOT_UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
BLEIOT_UART_SCB__SS0_POSISTION EQU 0
BLEIOT_UART_SCB__SS1_POSISTION EQU 1
BLEIOT_UART_SCB__SS2_POSISTION EQU 2
BLEIOT_UART_SCB__SS3_POSISTION EQU 3
BLEIOT_UART_SCB__STATUS EQU CYREG_SCB3_STATUS
BLEIOT_UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
BLEIOT_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
BLEIOT_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
BLEIOT_UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
BLEIOT_UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
BLEIOT_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
BLEIOT_UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
BLEIOT_UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
BLEIOT_UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

; BLEIOT_UART_SCB_IRQ
BLEIOT_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLEIOT_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLEIOT_UART_SCB_IRQ__INTC_MASK EQU 0x800
BLEIOT_UART_SCB_IRQ__INTC_NUMBER EQU 11
BLEIOT_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
BLEIOT_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
BLEIOT_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
BLEIOT_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLEIOT_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BLEIOT_UART_SCBCLK
BLEIOT_UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
BLEIOT_UART_SCBCLK__DIV_ID EQU 0x00000043
BLEIOT_UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
BLEIOT_UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

; BLEIOT_UART_tx
BLEIOT_UART_tx__0__DR EQU CYREG_GPIO_PRT6_DR
BLEIOT_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
BLEIOT_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
BLEIOT_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
BLEIOT_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
BLEIOT_UART_tx__0__HSIOM_MASK EQU 0x000000F0
BLEIOT_UART_tx__0__HSIOM_SHIFT EQU 4
BLEIOT_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_tx__0__INTR EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_tx__0__MASK EQU 0x02
BLEIOT_UART_tx__0__PC EQU CYREG_GPIO_PRT6_PC
BLEIOT_UART_tx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
BLEIOT_UART_tx__0__PORT EQU 6
BLEIOT_UART_tx__0__PS EQU CYREG_GPIO_PRT6_PS
BLEIOT_UART_tx__0__SHIFT EQU 1
BLEIOT_UART_tx__DR EQU CYREG_GPIO_PRT6_DR
BLEIOT_UART_tx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
BLEIOT_UART_tx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
BLEIOT_UART_tx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
BLEIOT_UART_tx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_tx__INTR EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
BLEIOT_UART_tx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
BLEIOT_UART_tx__MASK EQU 0x02
BLEIOT_UART_tx__PC EQU CYREG_GPIO_PRT6_PC
BLEIOT_UART_tx__PC2 EQU CYREG_GPIO_PRT6_PC2
BLEIOT_UART_tx__PORT EQU 6
BLEIOT_UART_tx__PS EQU CYREG_GPIO_PRT6_PS
BLEIOT_UART_tx__SHIFT EQU 1

; CapSense_Cmod
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

; CapSense_CSD_FFB
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD0_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD0_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD0_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD0_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD0_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD0_STATUS

; CapSense_IDAC1_cy_psoc4_idac
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_IDAC2_cy_psoc4_idac
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

; CapSense_ISR
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x20000
CapSense_ISR__INTC_NUMBER EQU 17
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_SampleClk
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF

; CapSense_SenseClk
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF

; CapSense_Sns
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__0__HSIOM_SHIFT EQU 28
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x80
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 7
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__1__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__1__HSIOM_SHIFT EQU 0
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__1__MASK EQU 0x01
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__1__PORT EQU 1
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__1__SHIFT EQU 0
CapSense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button0__BTN__MASK EQU 0x01
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button0__BTN__PORT EQU 1
CapSense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 0
CapSense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button1__BTN__MASK EQU 0x80
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button1__BTN__PORT EQU 2
CapSense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 7

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
