Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jun 24 14:33:47 2016
| Host         : n550g running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys_demo_top_timing_summary_routed.rpt -rpx nexys_demo_top_timing_summary_routed.rpx
| Design       : nexys_demo_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.046        0.000                      0                   25        0.263        0.000                      0                   25        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.046        0.000                      0                   25        0.263        0.000                      0                   25        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.022ns (25.718%)  route 2.952ns (74.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.254     9.551    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.124     9.675 r  cnt_ledreg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.675    cnt_ledreg[4]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.888    15.388    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[4]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.081    15.721    cnt_ledreg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.050ns (26.238%)  route 2.952ns (73.762%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.254     9.551    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.152     9.703 r  cnt_ledreg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.703    cnt_ledreg[9]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.888    15.388    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[9]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.118    15.758    cnt_ledreg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.758    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.022ns (25.634%)  route 2.965ns (74.366%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.267     9.564    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.124     9.688 r  cnt_ledreg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.688    cnt_ledreg[3]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.890    15.390    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[3]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.079    15.745    cnt_ledreg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.745    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.051ns (26.171%)  route 2.965ns (73.829%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.267     9.564    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.153     9.717 r  cnt_ledreg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.717    cnt_ledreg[7]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.890    15.390    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.118    15.784    cnt_ledreg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.022ns (27.070%)  route 2.753ns (72.930%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.056     9.352    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.124     9.476 r  cnt_ledreg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.476    cnt_ledreg[0]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.890    15.390    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.077    15.743    cnt_ledreg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.022ns (27.092%)  route 2.750ns (72.908%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.053     9.349    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.124     9.473 r  cnt_ledreg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.473    cnt_ledreg[1]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.890    15.390    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[1]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.081    15.747    cnt_ledreg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.048ns (27.569%)  route 2.753ns (72.431%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.056     9.352    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.150     9.502 r  cnt_ledreg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.502    cnt_ledreg[6]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.890    15.390    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[6]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.118    15.784    cnt_ledreg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.048ns (27.591%)  route 2.750ns (72.409%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          1.053     9.349    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.150     9.499 r  cnt_ledreg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.499    cnt_ledreg[5]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.890    15.390    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[5]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.118    15.784    cnt_ledreg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.022ns (27.883%)  route 2.643ns (72.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          0.945     9.242    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.124     9.366 r  cnt_ledreg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.366    cnt_ledreg[2]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.888    15.388    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[2]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.077    15.717    cnt_ledreg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.717    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 cnt_ledreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.046ns (28.353%)  route 2.643ns (71.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.016     5.701    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.478     6.179 r  cnt_ledreg_reg[7]/Q
                         net (fo=2, routed)           1.037     7.216    cnt_ledreg_reg_n_0_[7]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.296     7.512 r  cnt_ledreg[23]_i_9/O
                         net (fo=1, routed)           0.660     8.173    cnt_ledreg[23]_i_9_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  cnt_ledreg[23]_i_3/O
                         net (fo=25, routed)          0.945     9.242    cnt_ledreg[23]_i_3_n_0
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.148     9.390 r  cnt_ledreg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.390    cnt_ledreg[8]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.888    15.388    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[8]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.118    15.758    cnt_ledreg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.758    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.064%)  route 0.195ns (47.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.195     2.021    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.048     2.069 r  cnt_ledreg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.069    cnt_ledreg[8]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.991     2.184    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[8]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.131     1.806    cnt_ledreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.708%)  route 0.195ns (48.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.195     2.021    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.045     2.066 r  cnt_ledreg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.066    cnt_ledreg[2]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.991     2.184    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[2]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.120     1.795    cnt_ledreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.197     2.024    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.043     2.067 r  cnt_ledreg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.067    cnt_ledreg[5]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.992     2.185    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[5]/C
                         clock pessimism             -0.523     1.662    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.131     1.793    cnt_ledreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.197     2.024    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.043     2.067 r  cnt_ledreg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.067    cnt_ledreg[6]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.992     2.185    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[6]/C
                         clock pessimism             -0.523     1.662    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.131     1.793    cnt_ledreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.715     1.660    sysclk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.801 r  led_reg[0]/Q
                         net (fo=2, routed)           0.185     1.986    led_OBUF[0]
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.031    led[0]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.990     2.183    sysclk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.523     1.660    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.091     1.751    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.197     2.024    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.045     2.069 r  cnt_ledreg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.069    cnt_ledreg[1]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.992     2.185    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[1]/C
                         clock pessimism             -0.523     1.662    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.121     1.783    cnt_ledreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 f  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.197     2.024    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.045     2.069 r  cnt_ledreg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.069    cnt_ledreg[0]
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.992     2.185    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
                         clock pessimism             -0.523     1.662    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.120     1.782    cnt_ledreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.207ns (43.288%)  route 0.271ns (56.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.271     2.097    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.043     2.140 r  cnt_ledreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.140    cnt_ledreg[9]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.991     2.184    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[9]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.131     1.806    cnt_ledreg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.524%)  route 0.271ns (56.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.271     2.097    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.045     2.142 r  cnt_ledreg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.142    cnt_ledreg[4]
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.991     2.184    sysclk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  cnt_ledreg_reg[4]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.121     1.796    cnt_ledreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 cnt_ledreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_ledreg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.212ns (42.320%)  route 0.289ns (57.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.717     1.662    sysclk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  cnt_ledreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  cnt_ledreg_reg[0]/Q
                         net (fo=26, routed)          0.289     2.115    cnt_ledreg_reg_n_0_[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.048     2.163 r  cnt_ledreg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.163    cnt_ledreg[11]
    SLICE_X2Y69          FDCE                                         r  cnt_ledreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.990     2.183    sysclk_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  cnt_ledreg_reg[11]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.131     1.805    cnt_ledreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67    cnt_ledreg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    cnt_ledreg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    cnt_ledreg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    cnt_ledreg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    cnt_ledreg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    cnt_ledreg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    cnt_ledreg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    cnt_ledreg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    cnt_ledreg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    cnt_ledreg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    cnt_ledreg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    cnt_ledreg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    cnt_ledreg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    cnt_ledreg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    cnt_ledreg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    cnt_ledreg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    cnt_ledreg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    cnt_ledreg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    cnt_ledreg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    cnt_ledreg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    cnt_ledreg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72    cnt_ledreg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72    cnt_ledreg_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    cnt_ledreg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    cnt_ledreg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    cnt_ledreg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    cnt_ledreg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    cnt_ledreg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    cnt_ledreg_reg[7]/C



