#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 26 15:23:09 2020
# Process ID: 14616
# Current directory: C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top.vdi
# Journal file: C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7s50csga324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM.dcp' for cell 'lclk_mmcm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/REFCLK_MMCM/REFCLK_MMCM.dcp' for cell 'refclk_mmcm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/XDOM_DDR3_PG/XDOM_DDR3_PG.dcp' for cell 'XDOM_0/PG_DPRAM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM.dcp' for cell 'XDOM_0/RDOUT_DPRAM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/IPCORES/FIFO_2048_32/FIFO_2048_32.dcp' for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/PTB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_1024_22/BUFFER_1024_22.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
INFO: [Netlist 29-17] Analyzing 1786 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM_board.xdc] for cell 'lclk_mmcm_0/inst'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM_board.xdc] for cell 'lclk_mmcm_0/inst'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM.xdc] for cell 'lclk_mmcm_0/inst'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM.xdc] for cell 'lclk_mmcm_0/inst'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_256_80'. The XDC file c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/REFCLK_MMCM/REFCLK_MMCM_board.xdc] for cell 'refclk_mmcm_0/inst'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/REFCLK_MMCM/REFCLK_MMCM_board.xdc] for cell 'refclk_mmcm_0/inst'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/REFCLK_MMCM/REFCLK_MMCM.xdc] for cell 'refclk_mmcm_0/inst'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/REFCLK_MMCM/REFCLK_MMCM.xdc] for cell 'refclk_mmcm_0/inst'
Parsing XDC File [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc:31]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc:31]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1292.340 ; gain = 483.473
Finished Parsing XDC File [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1292.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 149 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 130 instances

18 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1292.340 ; gain = 973.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1292.340 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d70a190d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1302.652 ; gain = 10.313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 199e4470a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1448.777 ; gain = 0.098
INFO: [Opt 31-389] Phase Retarget created 153 cells and removed 195 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bad9e531

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1448.777 ; gain = 0.098
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 301 cells
INFO: [Opt 31-1021] In phase Constant propagation, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 271f25a79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.777 ; gain = 0.098
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 184 cells
INFO: [Opt 31-1021] In phase Sweep, 2218 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e1cdd8c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1448.777 ; gain = 0.098
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e1cdd8c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1448.777 ; gain = 0.098
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20da64a68

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.777 ; gain = 0.098
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             153  |             195  |                                             54  |
|  Constant propagation         |              10  |             301  |                                             67  |
|  Sweep                        |               0  |             184  |                                           2218  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             83  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1448.777 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16f18ce20

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.777 ; gain = 0.098

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.322 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 8 Total Ports: 110
Ending PowerOpt Patch Enables Task | Checksum: 12acb6de9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 1973.031 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12acb6de9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 1973.031 ; gain = 524.254

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d75210a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1973.031 ; gain = 0.000
Ending Final Cleanup Task | Checksum: d75210a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.031 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1973.031 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d75210a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1973.031 ; gain = 680.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.031 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b61751f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1973.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c1d359d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1959a1824

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1959a1824

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1959a1824

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182244cc8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1973.031 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: bccb07b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 196af74eb

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 2 Global Placement | Checksum: 196af74eb

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138bb0a1c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17de7490b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1804416d0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ec728a3c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dc435e15

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ffb83103

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fd511b16

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fd511b16

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e2bb4ccd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net WVB_READER/RD_CTRL/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e2bb4ccd

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.261. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 123a63d7f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 123a63d7f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 123a63d7f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 123a63d7f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 139fd3fb6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1973.031 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 139fd3fb6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1973.031 ; gain = 0.000
Ending Placer Task | Checksum: dc7541ef

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1973.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1973.031 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1973.031 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 773bfd ConstDB: 0 ShapeSum: dbfe05f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e216eecf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1973.031 ; gain = 0.000
Post Restoration Checksum: NetGraph: a2f1ff5e NumContArr: 3f24ef71 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e216eecf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e216eecf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1973.031 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e216eecf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1973.031 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c8449a59

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1973.031 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=-7.695 | THS=-1021.797|

Phase 2 Router Initialization | Checksum: 1e77c3727

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1973.031 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23579
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23579
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a1a1ea05

Time (s): cpu = 00:15:48 ; elapsed = 00:08:10 . Memory (MB): peak = 2236.809 ; gain = 263.777
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|     clk_125MHZ_LCLK_MMCM |     clk_125MHZ_LCLK_MMCM |                                                                          XDOM_0/CRSM_0/i_rd_data_reg[4]/D|
|     clk_125MHZ_LCLK_MMCM |     clk_125MHZ_LCLK_MMCM |                                                                          XDOM_0/CRSM_0/i_rd_data_reg[2]/D|
|     clk_125MHZ_LCLK_MMCM |     clk_125MHZ_LCLK_MMCM |                                                                          XDOM_0/CRSM_0/i_rd_data_reg[6]/D|
|     clk_125MHZ_LCLK_MMCM |     clk_125MHZ_LCLK_MMCM |                                                                          XDOM_0/CRSM_0/i_rd_data_reg[1]/D|
|     clk_125MHZ_LCLK_MMCM |     clk_125MHZ_LCLK_MMCM |                                                                          XDOM_0/CRSM_0/i_rd_data_reg[5]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3314
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.322| TNS=-1427.144| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ef3fa90b

Time (s): cpu = 00:24:46 ; elapsed = 00:13:31 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.292| TNS=-1315.533| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a3b753d5

Time (s): cpu = 00:26:00 ; elapsed = 00:14:46 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.543| TNS=-1321.472| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: b808f0d0

Time (s): cpu = 00:26:31 ; elapsed = 00:15:17 . Memory (MB): peak = 2236.809 ; gain = 263.777
Phase 4 Rip-up And Reroute | Checksum: b808f0d0

Time (s): cpu = 00:26:31 ; elapsed = 00:15:17 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d29b281f

Time (s): cpu = 00:26:33 ; elapsed = 00:15:18 . Memory (MB): peak = 2236.809 ; gain = 263.777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.292| TNS=-1310.961| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e74cf44b

Time (s): cpu = 00:26:33 ; elapsed = 00:15:19 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e74cf44b

Time (s): cpu = 00:26:33 ; elapsed = 00:15:19 . Memory (MB): peak = 2236.809 ; gain = 263.777
Phase 5 Delay and Skew Optimization | Checksum: e74cf44b

Time (s): cpu = 00:26:33 ; elapsed = 00:15:19 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12d7aef3a

Time (s): cpu = 00:26:36 ; elapsed = 00:15:20 . Memory (MB): peak = 2236.809 ; gain = 263.777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.292| TNS=-1310.244| WHS=-4.635 | THS=-11.424|

Phase 6.1 Hold Fix Iter | Checksum: f0201c3c

Time (s): cpu = 00:26:39 ; elapsed = 00:15:23 . Memory (MB): peak = 2236.809 ; gain = 263.777
WARNING: [Route 35-468] The router encountered 614 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	XDOM_0/CRSM_0/led_toggle[2]_i_2/I1
	XDOM_0/CRSM_0/rgb_cycle_speed_sel[1]_i_2/I1
	XDOM_0/CRSM_0/xdom_wvb_arm[15]_i_4/I1
	XDOM_0/CRSM_0/dpram_done_i_2/I2
	XDOM_0/CRSM_0/i_rd_data[10]_i_10/I2
	XDOM_0/CRSM_0/i_rd_data[15]_i_7/I2
	XDOM_0/CRSM_0/i_rd_data[7]_i_8/I2
	XDOM_0/CRSM_0/wvb_reader_dpram_mode_i_2/I2
	XDOM_0/CRSM_0/wvb_reader_enable_i_2/I2
	XDOM_0/CRSM_0/ddr3_sys_rst_i_2/I4
	.. and 604 more pins.

Phase 6 Post Hold Fix | Checksum: 16023f883

Time (s): cpu = 00:26:39 ; elapsed = 00:15:23 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.9652 %
  Global Horizontal Routing Utilization  = 12.3751 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y46 -> INT_L_X28Y46
   INT_L_X30Y46 -> INT_L_X30Y46
   INT_R_X27Y45 -> INT_R_X27Y45
   INT_R_X25Y44 -> INT_R_X25Y44
   INT_R_X27Y42 -> INT_R_X27Y42

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 12785fb68

Time (s): cpu = 00:26:40 ; elapsed = 00:15:23 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12785fb68

Time (s): cpu = 00:26:40 ; elapsed = 00:15:23 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15f855541

Time (s): cpu = 00:26:43 ; elapsed = 00:15:26 . Memory (MB): peak = 2236.809 ; gain = 263.777

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1af5799fa

Time (s): cpu = 00:26:45 ; elapsed = 00:15:28 . Memory (MB): peak = 2236.809 ; gain = 263.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.154| TNS=-1609.731| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1af5799fa

Time (s): cpu = 00:26:46 ; elapsed = 00:15:28 . Memory (MB): peak = 2236.809 ; gain = 263.777
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:26:46 ; elapsed = 00:15:28 . Memory (MB): peak = 2236.809 ; gain = 263.777

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:26:54 ; elapsed = 00:15:33 . Memory (MB): peak = 2236.809 ; gain = 263.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2236.809 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-13.169 | TNS=-1608.318 | WHS=0.055 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 253fb4798

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2236.809 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-13.169 | TNS=-1608.318 | WHS=0.055 | THS=0.000 |
INFO: [Physopt 32-663] Processed net XDOM_0/xdom_wvb_conf_bundle[33].  Re-placed instance XDOM_0/wvb_pre_config_reg[1]
INFO: [Physopt 32-952] Improved path group WNS = -13.169. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/xdom_wvb_conf_bundle[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/xdom_wvb_conf_bundle[34].
INFO: [Physopt 32-703] Processed net XDOM_0/CRSM_0/y_adr_reg[10]_0[8]. Clock skew was adjusted for instance XDOM_0/CRSM_0/y_adr_reg[8].
INFO: [Physopt 32-952] Improved path group WNS = -12.966. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[8].
INFO: [Physopt 32-703] Processed net XDOM_0/CRSM_0/y_adr_reg[10]_0[8]. Clock skew was adjusted for instance XDOM_0/CRSM_0/y_adr_reg[8].
INFO: [Physopt 32-952] Improved path group WNS = -12.943. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[8].
INFO: [Physopt 32-703] Processed net XDOM_0/CRSM_0/y_adr_reg[10]_0[3]. Clock skew was adjusted for instance XDOM_0/CRSM_0/y_adr_reg[3].
INFO: [Physopt 32-952] Improved path group WNS = -12.777. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/wvb_pre_config[4]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[7]_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_wr_reg_4[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/xdom_wvb_conf_bundle[34].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[8].
INFO: [Physopt 32-952] Improved path group WNS = -10.244. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/wvb_pre_config[4]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data_reg[15]_0[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[3].
INFO: [Physopt 32-952] Improved path group WNS = -10.050. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[12]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data_reg[15]_0[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[7]_i_5_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -9.896. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/red_led_lvl[14]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data_reg[15]_0[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[5]_i_6_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -9.699. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[5]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data_reg[15]_0[2].
INFO: [Physopt 32-952] Improved path group WNS = -9.657. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[2]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data_reg[15]_0[1].
INFO: [Physopt 32-703] Processed net XDOM_0/CRSM_0/y_adr_reg[10]_0[7]. Clock skew was adjusted for instance XDOM_0/CRSM_0/y_adr_reg[7].
INFO: [Physopt 32-952] Improved path group WNS = -9.601. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/y_adr_reg[10]_0[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[1]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[1]_i_27_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/xdom_wvb_arm[15]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/led_toggle[2]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: XDOM_0/CRSM_0/i_rd_data[1]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_125MHZ_LCLK_MMCM. Processed net: lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-9.601 | TNS=-1458.626 | WHS=0.002 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 253fb4798

Time (s): cpu = 00:01:42 ; elapsed = 00:01:09 . Memory (MB): peak = 2236.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-9.601 | TNS=-1458.626 | WHS=0.002 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          3.568  |        149.692  |            0  |              0  |                    10  |           0  |           1  |  00:00:60  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2236.809 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 253fb4798

Time (s): cpu = 00:01:42 ; elapsed = 00:01:09 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 2236.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2236.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 15:44:20 2020...
