{"vcs1":{"timestamp_begin":1739441395.984173920, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1739441396.312852915, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739441396.636353508, "rt":0.15, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739441395.754471475}
{"VCS_COMP_START_TIME": 1739441395.754471475}
{"VCS_COMP_END_TIME": 1739441396.860712011}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150356}}
