{"design__instance__count": 7563, "design__instance__area": 395950, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 152, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 11, "power__internal__total": 0.0017975360387936234, "power__switching__total": 0.0002551015350036323, "power__leakage__total": 3.81042409571819e-05, "power__total": 0.0020907416474074125, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.5058139605886358, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3681877129615988, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.9543676119512847, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.368188, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.476715, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 190, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 12, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6362970330732117, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.014752754990758, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.6559181161646368, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.014753, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.30914, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.4229315628532244, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26342759275108724, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13069623531133265, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.734014203527645, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.130696, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.846506, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 201, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.41009283241105254, "clock__skew__worst_setup": 0.25, "timing__hold__ws": 0.12457046857741236, "timing__setup__ws": 1.48055261130569, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.12457, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.175282, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7561, "design__instance__area__stdcell": 14525.2, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.43691, "design__instance__utilization__stdcell": 0.0276762, "design__instance__count__class:macro": 2, "design__instance__count__class:inverter": 2, "design__instance__count__class:sequential_cell": 65, "design__instance__count__class:multi_input_combinational_cell": 213, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 42881, "design__instance__count__class:tap_cell": 6843, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 41740998, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75041.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 303, "design__instance__count__class:clock_buffer": 14, "design__instance__count__class:clock_inverter": 3, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 35, "antenna__violating__nets": 10, "antenna__violating__pins": 10, "route__antenna_violation__count": 10, "antenna_diodes_count": 118, "design__instance__count__class:antenna_cell": 118, "route__net": 808, "route__net__special": 2, "route__drc_errors__iter:1": 226, "route__wirelength__iter:1": 95399, "route__drc_errors__iter:2": 92, "route__wirelength__iter:2": 95359, "route__drc_errors__iter:3": 61, "route__wirelength__iter:3": 95343, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 95315, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 95308, "route__drc_errors": 0, "route__wirelength": 95308, "route__vias": 4199, "route__vias__singlecut": 4199, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1784.95, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 139, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4824634162074136, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25, "timing__hold__ws__corner:min_tt_025C_1v80": 0.35907344780547207, "timing__setup__ws__corner:min_tt_025C_1v80": 4.1409046252891715, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.359073, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.591841, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 164, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.603594524779568, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0009868772745, "timing__setup__ws__corner:min_ss_100C_1v60": 1.9633255577011233, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.000987, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.473338, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.41009283241105254, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12457046857741236, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.892140164772645, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.12457, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.928779, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 154, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.5242993965160534, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25, "timing__hold__ws__corner:max_tt_025C_1v80": 0.37813175882979827, "timing__setup__ws__corner:max_tt_025C_1v80": 3.834122461377838, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.378132, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.386932, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 201, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 14, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6592997445709815, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0296299659860961, "timing__setup__ws__corner:max_ss_100C_1v60": 1.48055261130569, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.02963, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.175282, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 55, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.4311507106704315, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29402078826059025, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1377131780923237, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.607958589568189, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.137713, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.770418, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79956, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000440965, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000421006, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 2.08614e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000421006, "design_powergrid__voltage__worst": 0.000421006, "design_powergrid__voltage__worst__net:vccd1": 1.79956, "design_powergrid__drop__worst": 0.000440965, "design_powergrid__drop__worst__net:vccd1": 0.000440965, "design_powergrid__voltage__worst__net:vssd1": 0.000421006, "design_powergrid__drop__worst__net:vssd1": 0.000421006, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.32e-06, "ir__drop__worst": 0.000441, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}