[05/07 01:03:25      0s] 
[05/07 01:03:25      0s] Cadence Innovus(TM) Implementation System.
[05/07 01:03:25      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/07 01:03:25      0s] 
[05/07 01:03:25      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/07 01:03:25      0s] Options:	
[05/07 01:03:25      0s] Date:		Wed May  7 01:03:25 2025
[05/07 01:03:25      0s] Host:		mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (1core*32cpus*Intel Xeon Processor (Cascadelake) 16384KB)
[05/07 01:03:25      0s] OS:		CentOS Linux 7 (Core)
[05/07 01:03:25      0s] 
[05/07 01:03:25      0s] License:
[05/07 01:03:25      0s] 		[01:03:25.350042] Configured Lic search path (23.02-s003): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

[05/07 01:03:26      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/07 01:03:26      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/07 01:03:30      3s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/07 01:03:52     22s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/07 01:03:57     26s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/07 01:03:57     26s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/07 01:03:57     26s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/07 01:03:57     26s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/07 01:03:57     26s] @(#)CDS: CPE v23.10-p004
[05/07 01:03:57     26s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/07 01:03:57     26s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/07 01:03:57     26s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/07 01:03:57     26s] @(#)CDS: RCDB 11.15.0
[05/07 01:03:57     26s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/07 01:03:57     26s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/07 01:03:57     26s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/07 01:03:57     26s] Create and set the environment variable TMPDIR to /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_9825_mo.ece.pdx.edu_nmallebo_Zef9ES.

[05/07 01:03:57     26s] Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
[05/07 01:04:01     29s] Sourcing startup file ./enc.tcl
[05/07 01:04:01     29s] <CMD> alias fs set top_design fifo1_sram
[05/07 01:04:01     29s] <CMD> alias f set top_design fifo1
[05/07 01:04:01     29s] <CMD> alias o set top_design ORCA_TOP
[05/07 01:04:01     29s] <CMD> alias e set top_design ExampleRocketSystem
[05/07 01:04:01     29s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[05/07 01:04:01     29s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[05/07 01:04:01     29s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[05/07 01:04:01     29s] 
[05/07 01:04:01     29s] **INFO:  MMMC transition support version v31-84 
[05/07 01:04:01     29s] 
[05/07 01:04:01     29s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/07 01:04:01     29s] <CMD> suppressMessage ENCEXT-2799
[05/07 01:04:01     29s] <CMD> getVersion
[05/07 01:04:02     29s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[05/07 01:04:03     30s] [INFO] Loading Pegasus 23.20 fill procedures
[05/07 01:04:03     30s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[05/07 01:04:03     30s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[05/07 01:04:03     30s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[05/07 01:04:03     30s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[05/07 01:04:03     30s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[05/07 01:04:03     30s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[05/07 01:04:03     30s] <CMD> win
[05/07 01:06:37     47s] invalid command name "segt"
[05/07 01:07:20     52s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[05/07 01:07:20     52s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
<CMD> is_common_ui_mode
[05/07 01:07:20     52s] <CMD> setMultiCpuUsage -localCpu 8
[05/07 01:07:20     52s] ### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[05/07 01:07:20     52s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/07 01:07:20     52s] <CMD> set search_path {}
[05/07 01:07:21     52s] <CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32sram.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32_PLL.lef saed32nm_lvt_1p9m.lef}
[05/07 01:07:21     52s] <CMD> is_common_ui_mode
[05/07 01:07:21     52s] <CMD> is_common_ui_mode
[05/07 01:07:21     52s] <CMD> set init_mmmc_file mmmc.tcl
[05/07 01:07:21     52s] <CMD> set init_design_netlisttype Verilog
[05/07 01:07:21     52s] <CMD> set init_verilog ../../syn/outputs/ORCA_TOP.dct.vg
[05/07 01:07:21     52s] <CMD> set init_top_cell ORCA_TOP
[05/07 01:07:21     52s] <CMD> set init_pwr_net VDD
[05/07 01:07:21     52s] <CMD> set init_gnd_net VSS
[05/07 01:07:21     52s] <CMD> init_design
[05/07 01:07:21     52s] #% Begin Load MMMC data ... (date=05/07 01:07:21, mem=1511.3M)
[05/07 01:07:22     52s] #% End Load MMMC data ... (date=05/07 01:07:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=1512.0M, current mem=1512.0M)
[05/07 01:07:22     52s] 
[05/07 01:07:22     52s] Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...
[05/07 01:07:22     52s] 
[05/07 01:07:22     52s] Loading LEF file saed32sram.lef ...
[05/07 01:07:22     52s] Set DBUPerIGU to M2 pitch 152.
[05/07 01:07:22     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/07 01:07:22     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/07 01:07:22     53s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32sram.lef at line 197399.
[05/07 01:07:22     53s] 
[05/07 01:07:22     53s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[05/07 01:07:22     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/07 01:07:22     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/07 01:07:22     53s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[05/07 01:07:22     53s] 
[05/07 01:07:22     53s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[05/07 01:07:23     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/07 01:07:23     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/07 01:07:23     53s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[05/07 01:07:23     53s] 
[05/07 01:07:23     53s] Loading LEF file saed32_PLL.lef ...
[05/07 01:07:23     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/07 01:07:23     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/07 01:07:23     53s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32_PLL.lef at line 372.
[05/07 01:07:23     53s] 
[05/07 01:07:23     53s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[05/07 01:07:23     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/07 01:07:23     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/07 01:07:23     53s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[05/07 01:07:23     53s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/07 01:07:23     53s] Loading view definition file from mmmc.tcl
[05/07 01:07:24     54s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[05/07 01:07:27     70s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib.
[05/07 01:07:27     70s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[05/07 01:07:27     70s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[05/07 01:07:27     70s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/07 01:07:27     70s] Read 294 cells in library saed32rvt_ss0p75vn40c.
[05/07 01:07:27     70s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib.
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/07 01:07:27     70s] Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p95v.
[05/07 01:07:27     70s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib.
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:27     70s] Read 12 cells in library saed32rvt_ulvl_ss0p75vn40c_i0p75v.
[05/07 01:07:27     70s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib.
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:27     70s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:27     70s] Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p75v.
[05/07 01:07:27     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib.
[05/07 01:07:27     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84709)
[05/07 01:07:27     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120047)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120098)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120149)
[05/07 01:07:27     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/07 01:07:27     74s] Read 294 cells in library saed32rvt_ss0p95vn40c.
[05/07 01:07:27     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib.
[05/07 01:07:27     74s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/07 01:07:27     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/07 01:07:27     74s] Read 12 cells in library saed32rvt_ulvl_ss0p95vn40c_i0p75v.
[05/07 01:07:27     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84607)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84658)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84709)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120047)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120098)
[05/07 01:07:28     74s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] Message <TECHLIB-313> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 01:07:28     74s] Read 294 cells in library saed32lvt_ss0p75vn40c.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/07 01:07:28     74s] Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p95v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/07 01:07:28     74s] Read 12 cells in library saed32lvt_ulvl_ss0p75vn40c_i0p75v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib.
[05/07 01:07:28     74s] Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p75v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84607)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84658)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84709)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] Read 294 cells in library saed32lvt_ss0p95vn40c.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/07 01:07:28     74s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 01:07:28     74s] Read 12 cells in library saed32lvt_ulvl_ss0p95vn40c_i0p75v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/07 01:07:28     74s] Read 294 cells in library saed32hvt_ss0p75vn40c.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib.
[05/07 01:07:28     74s] Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p95v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib.
[05/07 01:07:28     74s] Read 12 cells in library saed32hvt_ulvl_ss0p75vn40c_i0p75v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib.
[05/07 01:07:28     74s] Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p75v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib.
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/07 01:07:28     74s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 01:07:28     74s] Read 294 cells in library saed32hvt_ss0p95vn40c.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib.
[05/07 01:07:28     74s] Read 12 cells in library saed32hvt_ulvl_ss0p95vn40c_i0p75v.
[05/07 01:07:28     74s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib.
[05/07 01:07:28     74s] Read 35 cells in library saed32sram_ss0p95vn40c.
[05/07 01:07:28     74s] Library reading multithread flow ended.
[05/07 01:07:29     77s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[05/07 01:07:31     89s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib.
[05/07 01:07:31     89s] Read 294 cells in library saed32rvt_ff0p95vn40c.
[05/07 01:07:31     89s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib.
[05/07 01:07:31     89s] Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i1p16v.
[05/07 01:07:31     89s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib.
[05/07 01:07:31     89s] Read 12 cells in library saed32rvt_ulvl_ff0p95vn40c_i0p95v.
[05/07 01:07:31     89s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib.
[05/07 01:07:31     89s] Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i0p95v.
[05/07 01:07:31     91s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib.
[05/07 01:07:31     91s] Read 294 cells in library saed32rvt_ff1p16vn40c.
[05/07 01:07:31     91s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib.
[05/07 01:07:31     91s] Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i1p16v.
[05/07 01:07:31     91s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib.
[05/07 01:07:31     91s] Read 24 cells in library saed32rvt_dlvl_ff1p16vn40c_i1p16v.
[05/07 01:07:31     91s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib.
[05/07 01:07:31     91s] Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib.
[05/07 01:07:31     93s] Read 294 cells in library saed32lvt_ff0p95vn40c.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib.
[05/07 01:07:31     93s] Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i1p16v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib.
[05/07 01:07:31     93s] Read 12 cells in library saed32lvt_ulvl_ff0p95vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib.
[05/07 01:07:31     93s] Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib.
[05/07 01:07:31     93s] Read 294 cells in library saed32lvt_ff1p16vn40c.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib.
[05/07 01:07:31     93s] Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i1p16v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib.
[05/07 01:07:31     93s] Read 24 cells in library saed32lvt_dlvl_ff1p16vn40c_i1p16v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib.
[05/07 01:07:31     93s] Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib.
[05/07 01:07:31     93s] Read 294 cells in library saed32hvt_ff0p95vn40c.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib.
[05/07 01:07:31     93s] Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i1p16v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib.
[05/07 01:07:31     93s] Read 12 cells in library saed32hvt_ulvl_ff0p95vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib.
[05/07 01:07:31     93s] Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib.
[05/07 01:07:31     93s] Read 294 cells in library saed32hvt_ff1p16vn40c.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib.
[05/07 01:07:31     93s] Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i1p16v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib.
[05/07 01:07:31     93s] Read 24 cells in library saed32hvt_dlvl_ff1p16vn40c_i1p16v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib.
[05/07 01:07:31     93s] Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i0p95v.
[05/07 01:07:31     93s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib.
[05/07 01:07:31     93s] Read 35 cells in library saed32sram_ff1p16vn40c.
[05/07 01:07:31     93s] Library reading multithread flow ended.
[05/07 01:07:34     94s] Ending "PreSetAnalysisView" (total cpu=0:00:40.3, real=0:00:11.0, peak res=2216.3M, current mem=1611.7M)
[05/07 01:07:34     94s] *** End library_loading (cpu=0.67min, real=0.18min, mem=147.0M, fe_cpu=1.59min, fe_real=4.15min, fe_mem=1932.5M) ***
[05/07 01:07:34     94s] #% Begin Load netlist data ... (date=05/07 01:07:34, mem=1610.8M)
[05/07 01:07:34     94s] *** Begin netlist parsing (mem=1932.5M) ***
[05/07 01:07:34     94s] Created 1025 new cells from 44 timing libraries.
[05/07 01:07:34     94s] Reading netlist ...
[05/07 01:07:34     94s] Backslashed names will retain backslash and a trailing blank character.
[05/07 01:07:34     94s] Reading verilog netlist '../../syn/outputs/ORCA_TOP.dct.vg'
[05/07 01:07:34     94s] 
[05/07 01:07:34     94s] *** Memory Usage v#2 (Current mem = 1932.504M, initial mem = 820.664M) ***
[05/07 01:07:34     94s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1932.5M) ***
[05/07 01:07:34     94s] #% End Load netlist data ... (date=05/07 01:07:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=1653.3M, current mem=1653.3M)
[05/07 01:07:34     94s] Set top cell to ORCA_TOP.
[05/07 01:07:35     95s] Hooked 4138 DB cells to tlib cells.
[05/07 01:07:35     95s] Ending "BindLib:" (total cpu=0:00:00.7, real=0:00:01.0, peak res=1764.6M, current mem=1764.6M)
[05/07 01:07:35     95s] Starting recursive module instantiation check.
[05/07 01:07:35     95s] No recursion found.
[05/07 01:07:35     95s] Building hierarchical netlist for Cell ORCA_TOP ...
[05/07 01:07:35     95s] ***** UseNewTieNetMode *****.
[05/07 01:07:35     95s] *** Netlist is unique.
[05/07 01:07:35     95s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[05/07 01:07:35     95s] ** info: there are 4264 modules.
[05/07 01:07:35     95s] ** info: there are 38947 stdCell insts.
[05/07 01:07:35     95s] ** info: there are 404 insts with no signal pins.
[05/07 01:07:35     95s] ** info: there are 40 macros.
[05/07 01:07:35     95s] 
[05/07 01:07:35     95s] *** Memory Usage v#2 (Current mem = 1981.418M, initial mem = 820.664M) ***
[05/07 01:07:35     95s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:07:35     95s] Type 'man IMPFP-3961' for more detail.
[05/07 01:07:35     95s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:07:35     95s] Type 'man IMPFP-3961' for more detail.
[05/07 01:07:35     95s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:07:35     95s] Type 'man IMPFP-3961' for more detail.
[05/07 01:07:35     95s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:07:35     95s] Type 'man IMPFP-3961' for more detail.
[05/07 01:07:35     95s] Horizontal Layer M1 offset = 0 (derived)
[05/07 01:07:35     95s] Vertical Layer M2 offset = 0 (derived)
[05/07 01:07:35     95s] Start create_tracks
[05/07 01:07:35     95s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/07 01:07:35     95s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/07 01:07:35     95s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/07 01:07:35     95s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/07 01:07:35     95s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/07 01:07:35     95s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/07 01:07:35     95s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/07 01:07:37     97s] Extraction setup Started for TopCell ORCA_TOP 
[05/07 01:07:37     97s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/07 01:07:37     97s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[05/07 01:07:37     97s] Process name: saed32nm_1p9m_Cmax.
[05/07 01:07:37     97s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[05/07 01:07:37     97s] Process name: saed32nm_1p9m_Cmin.
[05/07 01:07:37     97s] Importing multi-corner RC tables ... 
[05/07 01:07:37     97s] Summary of Active RC-Corners : 
[05/07 01:07:37     97s]  
[05/07 01:07:37     97s]  Analysis View: test_worst_scenario
[05/07 01:07:37     97s]     RC-Corner Name        : cmax
[05/07 01:07:37     97s]     RC-Corner Index       : 0
[05/07 01:07:37     97s]     RC-Corner Temperature : -40 Celsius
[05/07 01:07:37     97s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/07 01:07:37     97s]     RC-Corner PreRoute Res Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/07 01:07:37     97s]  
[05/07 01:07:37     97s]  Analysis View: func_worst_scenario
[05/07 01:07:37     97s]     RC-Corner Name        : cmax
[05/07 01:07:37     97s]     RC-Corner Index       : 0
[05/07 01:07:37     97s]     RC-Corner Temperature : -40 Celsius
[05/07 01:07:37     97s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/07 01:07:37     97s]     RC-Corner PreRoute Res Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/07 01:07:37     97s]  
[05/07 01:07:37     97s]  Analysis View: test_best_scenario
[05/07 01:07:37     97s]     RC-Corner Name        : cmin
[05/07 01:07:37     97s]     RC-Corner Index       : 1
[05/07 01:07:37     97s]     RC-Corner Temperature : -40 Celsius
[05/07 01:07:37     97s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/07 01:07:37     97s]     RC-Corner PreRoute Res Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/07 01:07:37     97s]  
[05/07 01:07:37     97s]  Analysis View: func_best_scenario
[05/07 01:07:37     97s]     RC-Corner Name        : cmin
[05/07 01:07:37     97s]     RC-Corner Index       : 1
[05/07 01:07:37     97s]     RC-Corner Temperature : -40 Celsius
[05/07 01:07:37     97s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/07 01:07:37     97s]     RC-Corner PreRoute Res Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 01:07:37     97s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 01:07:37     97s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/07 01:07:37     97s] eee: RC Grid memory allocated = 243000 (45 X 45 X 10 X 12b)
[05/07 01:07:37     97s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:07:37     97s] eee: pegSigSF=1.070000
[05/07 01:07:37     97s] Initializing multi-corner capacitance tables ... 
[05/07 01:07:37     97s] Initializing multi-corner resistance tables ...
[05/07 01:07:37     97s] eee: Grid unit RC data computation started
[05/07 01:07:37     97s] eee: Grid unit RC data computation completed
[05/07 01:07:37     97s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:07:37     97s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:07:37     97s] eee: LAM-FP: thresh=1 ; dimX=4835.789474 ; dimY=4829.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:07:37     97s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.718100 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.795300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:07:37     97s] eee: NetCapCache creation started. (Current Mem: 2259.598M) 
[05/07 01:07:37     97s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2259.598M) 
[05/07 01:07:37     97s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(735.040000, 734.008000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (44 X 44)
[05/07 01:07:37     97s] eee: Metal Layers Info:
[05/07 01:07:37     97s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:07:37     97s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:07:37     97s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:07:37     97s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | H | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | H | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M7 |   7 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | H | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M8 |   8 |   0.056 |   0.056 |   0.152 |  0.169 |   1.79 | V | 0 |  4 |
[05/07 01:07:37     97s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/07 01:07:37     97s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/07 01:07:37     97s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:07:37     97s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:07:37     97s] *Info: initialize multi-corner CTS.
[05/07 01:09:23     98s] Ending "SetAnalysisView" (total cpu=0:00:01.0, real=0:01:46, peak res=1764.6M, current mem=1714.0M)
[05/07 01:09:24     99s] Multithreaded Timing Analysis is initialized with 8 threads
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
[05/07 01:09:24     99s] Current (total cpu=0:01:40, real=0:05:59, peak res=2220.9M, current mem=2220.9M)
[05/07 01:09:24     99s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).
[05/07 01:09:24     99s] 
[05/07 01:09:24     99s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:24     99s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:24     99s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:24     99s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
[05/07 01:09:24     99s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2238.8M, current mem=2237.8M)
[05/07 01:09:24     99s] Current (total cpu=0:01:41, real=0:05:59, peak res=2238.8M, current mem=2237.8M)
[05/07 01:09:24     99s] Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
[05/07 01:09:25     99s] Current (total cpu=0:01:41, real=0:06:00, peak res=2238.8M, current mem=2237.8M)
[05/07 01:09:25     99s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:25     99s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:25     99s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:25     99s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
[05/07 01:09:25     99s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2260.8M, current mem=2260.8M)
[05/07 01:09:25     99s] Current (total cpu=0:01:41, real=0:06:00, peak res=2260.8M, current mem=2260.8M)
[05/07 01:09:25     99s] Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
[05/07 01:09:25     99s] Current (total cpu=0:01:41, real=0:06:00, peak res=2260.8M, current mem=2260.8M)
[05/07 01:09:25     99s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).
[05/07 01:09:25     99s] 
[05/07 01:09:25     99s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).
[05/07 01:09:25     99s] 
[05/07 01:09:25    100s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
[05/07 01:09:25    100s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.2M, current mem=2261.2M)
[05/07 01:09:25    100s] Current (total cpu=0:01:41, real=0:06:00, peak res=2261.2M, current mem=2261.2M)
[05/07 01:09:25    100s] Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
[05/07 01:09:25    100s] Current (total cpu=0:01:41, real=0:06:00, peak res=2261.2M, current mem=2261.2M)
[05/07 01:09:25    100s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:25    100s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:25    100s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:25    100s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
[05/07 01:09:25    100s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.9M, current mem=2261.9M)
[05/07 01:09:25    100s] Current (total cpu=0:01:41, real=0:06:00, peak res=2261.9M, current mem=2261.9M)
[05/07 01:09:25    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:09:25    100s] Summary for sequential cells identification: 
[05/07 01:09:25    100s]   Identified SBFF number: 138
[05/07 01:09:25    100s]   Identified MBFF number: 0
[05/07 01:09:25    100s]   Identified SB Latch number: 36
[05/07 01:09:25    100s]   Identified MB Latch number: 0
[05/07 01:09:25    100s]   Not identified SBFF number: 180
[05/07 01:09:25    100s]   Not identified MBFF number: 0
[05/07 01:09:25    100s]   Not identified SB Latch number: 0
[05/07 01:09:25    100s]   Not identified MB Latch number: 0
[05/07 01:09:25    100s]   Number of sequential cells which are not FFs: 42
[05/07 01:09:25    100s] Total number of combinational cells: 375
[05/07 01:09:25    100s] Total number of sequential cells: 396
[05/07 01:09:25    100s] Total number of tristate cells: 18
[05/07 01:09:25    100s] Total number of level shifter cells: 108
[05/07 01:09:25    100s] Total number of power gating cells: 0
[05/07 01:09:25    100s] Total number of isolation cells: 48
[05/07 01:09:25    100s] Total number of power switch cells: 0
[05/07 01:09:25    100s] Total number of pulse generator cells: 0
[05/07 01:09:25    100s] Total number of always on buffers: 0
[05/07 01:09:25    100s] Total number of retention cells: 0
[05/07 01:09:25    100s] Total number of physical cells: 27
[05/07 01:09:25    100s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/07 01:09:25    100s] Total number of usable buffers: 5
[05/07 01:09:25    100s] List of unusable buffers:
[05/07 01:09:25    100s] Total number of unusable buffers: 0
[05/07 01:09:25    100s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[05/07 01:09:25    100s] Total number of usable inverters: 36
[05/07 01:09:25    100s] List of unusable inverters:
[05/07 01:09:25    100s] Total number of unusable inverters: 0
[05/07 01:09:25    100s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[05/07 01:09:25    100s] Total number of identified usable delay cells: 19
[05/07 01:09:25    100s] List of identified unusable delay cells:
[05/07 01:09:25    100s] Total number of identified unusable delay cells: 0
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Deleting Cell Server End ...
[05/07 01:09:25    100s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2265.9M, current mem=2265.8M)
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:09:25    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:09:25    100s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:09:25    100s] Summary for sequential cells identification: 
[05/07 01:09:25    100s]   Identified SBFF number: 138
[05/07 01:09:25    100s]   Identified MBFF number: 0
[05/07 01:09:25    100s]   Identified SB Latch number: 36
[05/07 01:09:25    100s]   Identified MB Latch number: 0
[05/07 01:09:25    100s]   Not identified SBFF number: 180
[05/07 01:09:25    100s]   Not identified MBFF number: 0
[05/07 01:09:25    100s]   Not identified SB Latch number: 0
[05/07 01:09:25    100s]   Not identified MB Latch number: 0
[05/07 01:09:25    100s]   Number of sequential cells which are not FFs: 42
[05/07 01:09:25    100s]  Visiting view : test_worst_scenario
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:25    100s]  Visiting view : func_worst_scenario
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:25    100s]  Visiting view : test_best_scenario
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:25    100s]  Visiting view : func_best_scenario
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:25    100s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:25    100s] TLC MultiMap info (StdDelay):
[05/07 01:09:25    100s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:09:25    100s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:09:25    100s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:09:25    100s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:09:25    100s]  Setting StdDelay to: 18.4ps
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:09:25    100s] 
[05/07 01:09:25    100s] TimeStamp Deleting Cell Server End ...
[05/07 01:09:26    100s] 
[05/07 01:09:26    100s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:09:26    100s] Severity  ID               Count  Summary                                  
[05/07 01:09:26    100s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/07 01:09:26    100s] ERROR     DMMMC-271            9  The software does not currently support ...
[05/07 01:09:26    100s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/07 01:09:26    100s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/07 01:09:26    100s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/07 01:09:26    100s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/07 01:09:26    100s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[05/07 01:09:26    100s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/07 01:09:26    100s] WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
[05/07 01:09:26    100s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/07 01:09:26    100s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/07 01:09:26    100s] *** Message Summary: 378 warning(s), 9 error(s)
[05/07 01:09:26    100s] 
[05/07 01:09:26    100s] <CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def
[05/07 01:09:26    100s] Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def', current time is Wed May  7 01:09:26 2025 ...
[05/07 01:09:26    100s] --- DIVIDERCHAR '/'
[05/07 01:09:26    100s] --- UnitsPerDBU = 1.0000
[05/07 01:09:26    100s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:09:26    100s] Type 'man IMPFP-3961' for more detail.
[05/07 01:09:26    100s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:09:26    100s] Type 'man IMPFP-3961' for more detail.
[05/07 01:09:26    100s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:09:26    100s] Type 'man IMPFP-3961' for more detail.
[05/07 01:09:26    100s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/07 01:09:26    100s] Type 'man IMPFP-3961' for more detail.
[05/07 01:09:26    100s] Horizontal Layer M1 offset = 0 (derived)
[05/07 01:09:26    100s] Vertical Layer M2 offset = 0 (derived)
[05/07 01:09:26    100s] Start create_tracks
[05/07 01:09:26    100s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/07 01:09:26    100s] --- DIEAREA (0 0) (982528 593712)
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pad_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[3]' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[2]' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[1]' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[0]' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_out' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_en' is inconsistent with netlist.
[05/07 01:09:26    100s] **WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
[05/07 01:09:26    100s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/07 01:09:26    100s] **WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
[05/07 01:09:26    100s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:26    100s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def' is parsed, current time is Wed May  7 01:09:26 2025.
[05/07 01:09:26    100s] Updating the floorplan ...
[05/07 01:09:26    100s] <CMD> add_tracks -honor_pitch
[05/07 01:09:26    100s] Start create_tracks
[05/07 01:09:26    100s] Generated pitch 2.432 in MRDL is different from previous one 0.228 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 1.216 in M9 is different from previous one 0.152 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 2.432 in M9 is different from previous one 0.228 in preferred direction.
[05/07 01:09:26    100s] Generated pitch 1.216 in M8 is different from previous one 0.152 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 1.216 in M8 is different from previous one 0.152 in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.608 in M7 is different from previous one 0.152 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 1.216 in M7 is different from previous one 0.152 in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.608 in M6 is different from previous one 0.152 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 0.608 in M6 is different from previous one 0.152 in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.304 in M5 is different from previous one 0.152 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 0.608 in M5 is different from previous one 0.152 in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.304 in M4 is different from previous one 0.152 in unpreferred direction.
[05/07 01:09:26    100s] Generated pitch 0.304 in M4 is different from previous one 0.152 in preferred direction.
[05/07 01:09:26    100s] Generated pitch 0.304 in M3 is different from previous one 0.152 in preferred direction.
[05/07 01:09:26    100s] <CMD> defIn /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def
[05/07 01:09:26    100s] Reading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def', current time is Wed May  7 01:09:26 2025 ...
[05/07 01:09:26    100s] --- CASESENSITIVE ON
[05/07 01:09:26    100s] --- DIVIDERCHAR '/'
[05/07 01:09:26    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:09:26    100s] 
[05/07 01:09:26    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:09:26    100s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:09:26    100s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:09:26    100s] Summary for sequential cells identification: 
[05/07 01:09:26    100s]   Identified SBFF number: 138
[05/07 01:09:26    100s]   Identified MBFF number: 0
[05/07 01:09:26    100s]   Identified SB Latch number: 36
[05/07 01:09:26    100s]   Identified MB Latch number: 0
[05/07 01:09:26    100s]   Not identified SBFF number: 180
[05/07 01:09:26    100s]   Not identified MBFF number: 0
[05/07 01:09:26    100s]   Not identified SB Latch number: 0
[05/07 01:09:26    100s]   Not identified MB Latch number: 0
[05/07 01:09:26    100s]   Number of sequential cells which are not FFs: 42
[05/07 01:09:26    100s]  Visiting view : test_worst_scenario
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:26    100s]  Visiting view : func_worst_scenario
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:26    100s]  Visiting view : test_best_scenario
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:26    100s]  Visiting view : func_best_scenario
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:26    100s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:26    100s] TLC MultiMap info (StdDelay):
[05/07 01:09:26    100s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:09:26    100s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:09:26    100s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:09:26    100s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:09:26    100s]  Setting StdDelay to: 18.4ps
[05/07 01:09:26    100s] 
[05/07 01:09:26    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:09:26    100s] DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' is parsed, current time is Wed May  7 01:09:26 2025.
[05/07 01:09:26    100s] <CMD> read_power_intent ../../syn/outputs/ORCA_TOP.dct.upf -1801
[05/07 01:09:26    101s] Reading power intent file ../../syn/outputs/ORCA_TOP.dct.upf ...
[05/07 01:09:26    101s] Checking power intent
[05/07 01:09:26    101s] Checking scoped supply_net connected to top-level supply_net
[05/07 01:09:26    101s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:26    101s] Checking supply_set/supply_net
[05/07 01:09:26    101s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.01 real=0:00:00.00
[05/07 01:09:26    101s] Setting boundaryports(3) from port_attr
[05/07 01:09:26    101s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:26    101s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:26    101s] <CMD> commit_power_intent
[05/07 01:09:27    101s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.58 real=0:00:01.00
[05/07 01:09:27    101s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.01 real=0:00:00.00
[05/07 01:09:27    101s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    101s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.06 real=0:00:00.00
[05/07 01:09:27    101s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
[05/07 01:09:27    101s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    101s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.07 real=0:00:00.00
[05/07 01:09:27    102s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.21 real=0:00:00.00
[05/07 01:09:27    102s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    102s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    102s] number of pgNets = 3
[05/07 01:09:27    102s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    102s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    102s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:27    102s] INFO: level_shifter strategy ls_out: added 62 level_shifter insts
[05/07 01:09:27    102s] INFO: level_shifter strategy ls_in: added 36 level_shifter insts
[05/07 01:09:27    102s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.03 real=0:00:00.00
[05/07 01:09:28    102s] Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2295.3M)
[05/07 01:09:28    102s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:28    102s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:28    102s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:28    102s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2310.0M, current mem=2310.0M)
[05/07 01:09:28    102s] Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2310.0M)
[05/07 01:09:28    102s] Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2310.0M)
[05/07 01:09:28    102s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:28    102s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:28    102s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:28    103s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.0M, current mem=2313.0M)
[05/07 01:09:28    103s] Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2313.0M)
[05/07 01:09:28    103s] Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2313.0M)
[05/07 01:09:28    103s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.5M, current mem=2313.5M)
[05/07 01:09:29    103s] Current (total cpu=0:01:44, real=0:06:04, peak res=2313.6M, current mem=2313.5M)
[05/07 01:09:29    103s] Current (total cpu=0:01:44, real=0:06:04, peak res=2313.6M, current mem=2313.5M)
[05/07 01:09:29    103s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:29    103s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:29    103s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/07 01:09:29    103s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.9M, current mem=2313.9M)
[05/07 01:09:29    103s] Current (total cpu=0:01:45, real=0:06:04, peak res=2313.9M, current mem=2313.9M)
[05/07 01:09:29    103s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:01.40 real=0:00:02.00
[05/07 01:09:29    103s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:29    103s] IEEE1801_RUNTIME: misc: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:29    103s] IEEE1801_RUNTIME: update_pd_libset_by_voltages: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:29    103s] IEEE1801_RUNTIME: setDenseRecIsoInstToDB: cpu=0:00:00.00 real=0:00:00.00
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Deleting Cell Server End ...
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:09:29    103s] Summary for sequential cells identification: 
[05/07 01:09:29    103s]   Identified SBFF number: 126
[05/07 01:09:29    103s]   Identified MBFF number: 0
[05/07 01:09:29    103s]   Identified SB Latch number: 36
[05/07 01:09:29    103s]   Identified MB Latch number: 0
[05/07 01:09:29    103s]   Not identified SBFF number: 180
[05/07 01:09:29    103s]   Not identified MBFF number: 0
[05/07 01:09:29    103s]   Not identified SB Latch number: 0
[05/07 01:09:29    103s]   Not identified MB Latch number: 0
[05/07 01:09:29    103s]   Number of sequential cells which are not FFs: 42
[05/07 01:09:29    103s] Total number of combinational cells: 357
[05/07 01:09:29    103s] Total number of sequential cells: 204
[05/07 01:09:29    103s] Total number of tristate cells: 18
[05/07 01:09:29    103s] Total number of level shifter cells: 108
[05/07 01:09:29    103s] Total number of power gating cells: 0
[05/07 01:09:29    103s] Total number of isolation cells: 48
[05/07 01:09:29    103s] Total number of power switch cells: 0
[05/07 01:09:29    103s] Total number of pulse generator cells: 0
[05/07 01:09:29    103s] Total number of always on buffers: 30
[05/07 01:09:29    103s] Total number of retention cells: 180
[05/07 01:09:29    103s] Total number of physical cells: 27
[05/07 01:09:29    103s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/07 01:09:29    103s] Total number of usable buffers: 5
[05/07 01:09:29    103s] List of unusable buffers:
[05/07 01:09:29    103s] Total number of unusable buffers: 0
[05/07 01:09:29    103s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[05/07 01:09:29    103s] Total number of usable inverters: 36
[05/07 01:09:29    103s] List of unusable inverters:
[05/07 01:09:29    103s] Total number of unusable inverters: 0
[05/07 01:09:29    103s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[05/07 01:09:29    103s] Total number of identified usable delay cells: 19
[05/07 01:09:29    103s] List of identified unusable delay cells:
[05/07 01:09:29    103s] Total number of identified unusable delay cells: 0
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Deleting Cell Server End ...
[05/07 01:09:29    103s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.8M, current mem=2314.8M)
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:09:29    103s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:09:29    103s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:09:29    103s] Summary for sequential cells identification: 
[05/07 01:09:29    103s]   Identified SBFF number: 126
[05/07 01:09:29    103s]   Identified MBFF number: 0
[05/07 01:09:29    103s]   Identified SB Latch number: 36
[05/07 01:09:29    103s]   Identified MB Latch number: 0
[05/07 01:09:29    103s]   Not identified SBFF number: 180
[05/07 01:09:29    103s]   Not identified MBFF number: 0
[05/07 01:09:29    103s]   Not identified SB Latch number: 0
[05/07 01:09:29    103s]   Not identified MB Latch number: 0
[05/07 01:09:29    103s]   Number of sequential cells which are not FFs: 42
[05/07 01:09:29    103s]  Visiting view : test_worst_scenario
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]  Visiting view : func_worst_scenario
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]  Visiting view : test_best_scenario
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]  Visiting view : func_best_scenario
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:29    103s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:29    103s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:29    103s] TLC MultiMap info (StdDelay):
[05/07 01:09:29    103s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:09:29    103s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:09:29    103s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:09:29    103s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:09:29    103s]  Setting StdDelay to: 18.4ps
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:09:29    103s] 
[05/07 01:09:29    103s] TimeStamp Deleting Cell Server End ...
[05/07 01:09:29    103s] number of pgNets = 3
[05/07 01:09:29    103s] <CMD> is_common_ui_mode
[05/07 01:09:29    103s] <CMD> modifyPowerDomainAttr PD_RISC_CORE -box 10.032 10.032 420.032 185.032
[05/07 01:09:29    103s] **WARN: (IMPMSMV-4010):	The '-box' parameter of the 'modifypowerdomainattr' command is obsolete and will be removed in a future release. Use 'setObjFPlanBox Group <domain_name>' instead.
[05/07 01:09:29    103s] Type 'man IMPMSMV-4010' for more detail.
[05/07 01:09:29    103s] Power Domain 'PD_RISC_CORE'.
[05/07 01:09:29    103s] 	  Boundary = 10.0320 10.0320 420.0320 185.0320
[05/07 01:09:29    103s] 	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
[05/07 01:09:29    103s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/07 01:09:29    103s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/07 01:09:29    103s] 	   rowSpaceType = 0
[05/07 01:09:29    103s] 	   rowSpacing = 0.0000
[05/07 01:09:29    103s] 	   rowFlip = first (fplan:auto)
[05/07 01:09:29    103s] 	   site = unit
[05/07 01:09:29    103s] <CMD> is_common_ui_mode
[05/07 01:09:29    103s] <CMD> set_ccopt_property target_max_trans 0.3ns
[05/07 01:09:29    103s] <CMD> is_common_ui_mode
[05/07 01:09:29    103s] <CMD> setNanoRouteMode -drouteEndIteration 5
[05/07 01:09:29    103s] <CMD> is_common_ui_mode
[05/07 01:09:29    103s] <CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
[05/07 01:09:29    103s] <CMD> setDesignMode -earlyClockFlow false
[05/07 01:09:29    103s] <CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
[05/07 01:09:29    103s] <CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
[05/07 01:09:29    103s] <CMD> setOptMode -usefulSkew false
[05/07 01:09:29    103s] <CMD> setOptMode -usefulSkewCCOpt none
[05/07 01:09:29    103s] <CMD> setOptMode -usefulSkewPostRoute false
[05/07 01:09:29    103s] <CMD> setOptMode -usefulSkewPreCTS false
[05/07 01:09:29    103s] <CMD> is_common_ui_mode
[05/07 01:09:29    103s] <CMD> setPinAssignMode -pinEditInBatch true
[05/07 01:09:29    103s] <CMD> all_constraint_modes -active
[05/07 01:09:29    103s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/07 01:09:29    103s] <CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
[05/07 01:09:29    103s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[05/07 01:09:29    103s] <CMD> setDontUse DELLN true
[05/07 01:09:29    103s] **WARN: (IMPOPT-3593):	The cell DELLN is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
[05/07 01:09:29    103s] Type 'man IMPOPT-3593' for more detail.
[05/07 01:09:29    103s] <CMD> createBasicPathGroups -expanded
[05/07 01:09:29    104s] Created reg2reg path group
[05/07 01:09:29    104s] Effort level <high> specified for reg2reg path_group
[05/07 01:09:32    106s] Created reg2cgate path group
[05/07 01:09:32    106s] Effort level <high> specified for reg2cgate path_group
[05/07 01:09:32    106s] <CMD> saveDesign ORCA_TOP_floorplan.innovus
[05/07 01:09:32    106s] #% Begin save design ... (date=05/07 01:09:32, mem=2353.1M)
[05/07 01:09:32    106s] INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_floorplan.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_floorplan.innovus.dat' after the old db was deleted.
[05/07 01:09:32    106s] % Begin Save ccopt configuration ... (date=05/07 01:09:32, mem=2353.1M)
[05/07 01:09:32    106s] % End Save ccopt configuration ... (date=05/07 01:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2354.8M, current mem=2354.8M)
[05/07 01:09:32    107s] % Begin Save netlist data ... (date=05/07 01:09:32, mem=2354.8M)
[05/07 01:09:32    107s] Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
[05/07 01:09:32    107s] % End Save netlist data ... (date=05/07 01:09:32, total cpu=0:00:00.4, real=0:00:00.0, peak res=2356.4M, current mem=2356.4M)
[05/07 01:09:32    107s] Saving symbol-table file in separate thread ...
[05/07 01:09:32    107s] Saving congestion map file in separate thread ...
[05/07 01:09:32    107s] Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/07 01:09:32    107s] % Begin Save AAE data ... (date=05/07 01:09:32, mem=2358.2M)
[05/07 01:09:32    107s] Saving AAE Data ...
[05/07 01:09:32    107s] % End Save AAE data ... (date=05/07 01:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2382.2M, current mem=2358.4M)
[05/07 01:09:34    109s] Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
[05/07 01:09:34    109s] Saving mode setting ...
[05/07 01:09:34    109s] Saving global file ...
[05/07 01:09:35    109s] *info - save blackBox cells to lef file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.bbox.lef
[05/07 01:09:35    109s] Saving Drc markers ...
[05/07 01:09:35    109s] ... No Drc file written since there is no markers found.
[05/07 01:09:35    109s] Saving SCANDEF file ...
[05/07 01:09:35    109s] 
[05/07 01:09:35    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:09:35    109s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:09:35    109s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:09:35    109s] Summary for sequential cells identification: 
[05/07 01:09:35    109s]   Identified SBFF number: 126
[05/07 01:09:35    109s]   Identified MBFF number: 0
[05/07 01:09:35    109s]   Identified SB Latch number: 36
[05/07 01:09:35    109s]   Identified MB Latch number: 0
[05/07 01:09:35    109s]   Not identified SBFF number: 180
[05/07 01:09:35    109s]   Not identified MBFF number: 0
[05/07 01:09:35    109s]   Not identified SB Latch number: 0
[05/07 01:09:35    109s]   Not identified MB Latch number: 0
[05/07 01:09:35    109s]   Number of sequential cells which are not FFs: 42
[05/07 01:09:35    109s]  Visiting view : test_worst_scenario
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]  Visiting view : func_worst_scenario
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]  Visiting view : test_best_scenario
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]  Visiting view : func_best_scenario
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:35    109s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:09:35    109s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:09:35    109s] TLC MultiMap info (StdDelay):
[05/07 01:09:35    109s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:09:35    109s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:09:35    109s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:09:35    109s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:09:35    109s]  Setting StdDelay to: 18.4ps
[05/07 01:09:35    109s] 
[05/07 01:09:35    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:09:35    109s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:09:35    109s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:09:35    109s] Type 'man IMPSC-1001' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:09:35    109s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:09:35    109s] Type 'man IMPSC-1001' for more detail.
[05/07 01:09:35    109s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[05/07 01:09:35    109s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:09:35    109s] Start applying DEF ordered sections ...
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:09:35    109s] Type 'man IMPSC-1138' for more detail.
[05/07 01:09:35    109s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/07 01:09:35    109s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:35    109s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:09:35    109s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:09:35    109s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:09:35    109s] *** Scan Sanity Check Summary:
[05/07 01:09:35    109s] *** 3 scan chains passed sanity check.
[05/07 01:09:35    109s] Saving special route data file in separate thread ...
[05/07 01:09:35    109s] Saving PG file in separate thread ...
[05/07 01:09:35    109s] Saving placement file in separate thread ...
[05/07 01:09:35    109s] Saving route file in separate thread ...
[05/07 01:09:35    109s] Saving property file in separate thread ...
[05/07 01:09:35    109s] Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May  7 01:09:35 2025)
[05/07 01:09:35    109s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/07 01:09:35    109s] Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
[05/07 01:09:35    109s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:35    109s] Save Adaptive View Pruning View Names to Binary file
[05/07 01:09:35    109s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2843.9M) ***
[05/07 01:09:35    109s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2843.9M) ***
[05/07 01:09:35    109s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2843.9M) ***
[05/07 01:09:35    109s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:35    109s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:35    110s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2843.9M) ***
[05/07 01:09:35    110s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:35    110s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:36    110s] Saving power intent database ...
[05/07 01:09:36    110s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:36    110s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:09:36    110s] % Begin Save power constraints data ... (date=05/07 01:09:36, mem=2373.1M)
[05/07 01:09:36    110s] % End Save power constraints data ... (date=05/07 01:09:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2373.2M, current mem=2373.2M)
[05/07 01:09:39    110s] Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
[05/07 01:09:41    112s] #% End save design ... (date=05/07 01:09:41, total cpu=0:00:05.5, real=0:00:09.0, peak res=2402.4M, current mem=2375.7M)
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:09:41    112s] Severity  ID               Count  Summary                                  
[05/07 01:09:41    112s] WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
[05/07 01:09:41    112s] WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
[05/07 01:09:41    112s] WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
[05/07 01:09:41    112s] WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
[05/07 01:09:41    112s] WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
[05/07 01:09:41    112s] *** Message Summary: 118 warning(s), 0 error(s)
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] <CMD> add_tracks -honor_pitch
[05/07 01:09:41    112s] Start create_tracks
[05/07 01:09:41    112s] <CMD> clearGlobalNets
[05/07 01:09:41    112s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[05/07 01:09:41    112s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[05/07 01:09:41    112s] <CMD> checkDesign -powerGround -noHtml -outfile pg.rpt
[05/07 01:09:41    112s] Design check done.
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] ---
[05/07 01:09:41    112s] --- Please refer to file pg.rpt for detailed report.
[05/07 01:09:41    112s] ---
[05/07 01:09:41    112s] *** Message Summary: 0 warning(s), 0 error(s)
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top M8 bottom M8 left M7 right M7} -offset 1 -width 4 -spacing 1.0
[05/07 01:09:41    112s] #% Begin addRing (date=05/07 01:09:41, mem=2375.8M)
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] 
[05/07 01:09:41    112s] viaInitial starts at Wed May  7 01:09:41 2025
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[05/07 01:09:41    112s] Type 'man IMPPP-543' for more detail.
[05/07 01:09:41    112s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[05/07 01:09:41    112s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:41    112s] viaInitial ends at Wed May  7 01:09:41 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
[05/07 01:09:41    112s] The power planner has cut rows, and such rows will be considered to be placement objects.
[05/07 01:09:41    112s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[05/07 01:09:41    112s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[05/07 01:09:41    112s] Type 'man IMPPP-4051' for more detail.
[05/07 01:09:41    112s] #% End addRing (date=05/07 01:09:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2376.7M, current mem=2376.7M)
[05/07 01:09:41    112s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 0.060 -set_to_set_distance 20 -spacing 10
[05/07 01:09:41    112s] #% Begin addStripe (date=05/07 01:09:41, mem=2376.7M)
[05/07 01:09:42    112s] 
[05/07 01:09:42    112s] Initialize fgc environment(mem: 2650.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
[05/07 01:09:42    112s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
[05/07 01:09:42    112s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
[05/07 01:09:42    112s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
[05/07 01:09:42    112s] Starting stripe generation ...
[05/07 01:09:42    112s] Non-Default Mode Option Settings :
[05/07 01:09:42    112s]   NONE
[05/07 01:09:42    112s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    112s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    112s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Stripe generation is complete.
[05/07 01:09:42    112s] vias are now being generated.
[05/07 01:09:42    112s] addStripe created 216 wires.
[05/07 01:09:42    112s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/07 01:09:42    112s] +--------+----------------+----------------+
[05/07 01:09:42    112s] |  Layer |     Created    |     Deleted    |
[05/07 01:09:42    112s] +--------+----------------+----------------+
[05/07 01:09:42    112s] |   M4   |       216      |       NA       |
[05/07 01:09:42    112s] +--------+----------------+----------------+
[05/07 01:09:42    112s] #% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=2380.6M, current mem=2380.6M)
[05/07 01:09:42    112s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M5 -width 0.120 -set_to_set_distance 20 -spacing 10
[05/07 01:09:42    112s] #% Begin addStripe (date=05/07 01:09:42, mem=2380.6M)
[05/07 01:09:42    112s] 
[05/07 01:09:42    112s] Initialize fgc environment(mem: 2652.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Starting stripe generation ...
[05/07 01:09:42    112s] Non-Default Mode Option Settings :
[05/07 01:09:42    112s]   NONE
[05/07 01:09:42    112s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    112s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    112s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
[05/07 01:09:42    112s] Stripe generation is complete.
[05/07 01:09:42    112s] vias are now being generated.
[05/07 01:09:42    112s] addStripe created 308 wires.
[05/07 01:09:42    112s] ViaGen created 1502 vias, deleted 0 via to avoid violation.
[05/07 01:09:42    112s] +--------+----------------+----------------+
[05/07 01:09:42    112s] |  Layer |     Created    |     Deleted    |
[05/07 01:09:42    112s] +--------+----------------+----------------+
[05/07 01:09:42    112s] |  VIA4  |      1502      |        0       |
[05/07 01:09:42    112s] |   M5   |       308      |       NA       |
[05/07 01:09:42    112s] +--------+----------------+----------------+
[05/07 01:09:42    113s] #% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2381.4M, current mem=2381.4M)
[05/07 01:09:42    113s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M6 -width 0.120 -set_to_set_distance 20 -spacing 10
[05/07 01:09:42    113s] #% Begin addStripe (date=05/07 01:09:42, mem=2381.4M)
[05/07 01:09:42    113s] 
[05/07 01:09:42    113s] Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Starting stripe generation ...
[05/07 01:09:42    113s] Non-Default Mode Option Settings :
[05/07 01:09:42    113s]   NONE
[05/07 01:09:42    113s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    113s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    113s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Stripe generation is complete.
[05/07 01:09:42    113s] vias are now being generated.
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 185.12) (10.09, 414.35).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 483.97) (10.09, 511.40).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 581.02) (10.09, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 185.12) (30.09, 405.39).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 486.71) (30.09, 502.45).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 185.12) (50.09, 405.39).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 486.71) (50.09, 502.45).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 185.12) (70.09, 404.75).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 486.71) (70.09, 501.80).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 486.33) (70.26, 486.63).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 583.38) (70.26, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (90.03, 185.12) (90.09, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 185.12) (110.09, 404.75).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 486.71) (110.09, 501.80).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 185.12) (130.09, 404.49).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 486.71) (130.09, 501.55).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 486.33) (130.31, 486.63).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 583.38) (130.31, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 185.12) (150.09, 404.75).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 486.71) (150.09, 501.80).
[05/07 01:09:42    113s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/07 01:09:42    113s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 486.48).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 30.09).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 50.09).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 110.09).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 130.09).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 486.48).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 486.48).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 486.48).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 486.48).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (500.16, 20.21).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 486.48).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (760.15, 80.12).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (780.25, 583.53).
[05/07 01:09:42    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (940.16, 10.18).
[05/07 01:09:42    113s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[05/07 01:09:42    113s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:42    113s] addStripe created 97 wires.
[05/07 01:09:42    113s] ViaGen created 1577 vias, deleted 0 via to avoid violation.
[05/07 01:09:42    113s] +--------+----------------+----------------+
[05/07 01:09:42    113s] |  Layer |     Created    |     Deleted    |
[05/07 01:09:42    113s] +--------+----------------+----------------+
[05/07 01:09:42    113s] |  VIA5  |      1577      |        0       |
[05/07 01:09:42    113s] |   M6   |       97       |       NA       |
[05/07 01:09:42    113s] +--------+----------------+----------------+
[05/07 01:09:42    113s] #% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2381.5M, current mem=2381.5M)
[05/07 01:09:42    113s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M7 -width 2 -set_to_set_distance 40 -spacing 20
[05/07 01:09:42    113s] #% Begin addStripe (date=05/07 01:09:42, mem=2381.5M)
[05/07 01:09:42    113s] 
[05/07 01:09:42    113s] Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Starting stripe generation ...
[05/07 01:09:42    113s] Non-Default Mode Option Settings :
[05/07 01:09:42    113s]   NONE
[05/07 01:09:42    113s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    113s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    113s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Stripe generation is complete.
[05/07 01:09:42    113s] vias are now being generated.
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (420.12, 10.03) (431.85, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (484.52, 10.03) (501.45, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (554.12, 10.03) (571.06, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (623.73, 10.03) (640.66, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (693.33, 10.03) (709.82, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (762.49, 10.03) (779.87, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (832.54, 10.03) (849.48, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (902.15, 10.03) (919.08, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (971.75, 10.03) (972.50, 10.15).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (920.52, 10.03) (920.82, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (929.52, 10.03) (929.82, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (928.62, 10.03) (928.92, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (925.02, 10.03) (925.32, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (924.12, 10.03) (924.42, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (947.52, 10.03) (947.82, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (945.72, 10.03) (946.02, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (946.62, 10.03) (946.92, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (944.82, 10.03) (945.12, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (941.22, 10.03) (941.52, 10.33).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (931.32, 10.03) (931.62, 10.33).
[05/07 01:09:42    113s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/07 01:09:42    113s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:42    113s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA6 at (480.33, 10.03) (480.38, 10.33).
[05/07 01:09:42    113s] addStripe created 29 wires.
[05/07 01:09:42    113s] ViaGen created 3449 vias, deleted 375 vias to avoid violation.
[05/07 01:09:42    113s] +--------+----------------+----------------+
[05/07 01:09:42    113s] |  Layer |     Created    |     Deleted    |
[05/07 01:09:42    113s] +--------+----------------+----------------+
[05/07 01:09:42    113s] |  VIA4  |       756      |       370      |
[05/07 01:09:42    113s] |  VIA5  |      1113      |        5       |
[05/07 01:09:42    113s] |  VIA6  |      1580      |        0       |
[05/07 01:09:42    113s] |   M7   |       29       |       NA       |
[05/07 01:09:42    113s] +--------+----------------+----------------+
[05/07 01:09:42    113s] #% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2382.0M, current mem=2382.0M)
[05/07 01:09:42    113s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M8 -width 4 -set_to_set_distance 80 -spacing 40
[05/07 01:09:42    113s] #% Begin addStripe (date=05/07 01:09:42, mem=2382.0M)
[05/07 01:09:42    113s] 
[05/07 01:09:42    113s] Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Starting stripe generation ...
[05/07 01:09:42    113s] Non-Default Mode Option Settings :
[05/07 01:09:42    113s]   NONE
[05/07 01:09:42    113s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    113s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 01:09:42    113s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
[05/07 01:09:42    113s] Stripe generation is complete.
[05/07 01:09:42    113s] vias are now being generated.
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 185.12) (10.09, 414.35).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 483.97) (10.09, 511.40).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 581.02) (10.09, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (10.03, 185.12) (10.15, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 486.33) (13.56, 486.63).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 486.33) (11.77, 486.63).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 583.38) (13.56, 583.68).
[05/07 01:09:42    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 583.38) (11.77, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (90.03, 185.12) (90.09, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (90.03, 185.12) (90.15, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 486.33) (94.31, 486.63).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 486.33) (92.51, 486.63).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 583.38) (94.31, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 583.38) (92.51, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (170.03, 185.12) (170.09, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (170.03, 185.12) (170.15, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 486.33) (173.25, 486.63).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 583.38) (173.25, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (250.03, 185.12) (250.09, 583.68).
[05/07 01:09:43    113s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (250.03, 185.12) (250.15, 583.68).
[05/07 01:09:43    113s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/07 01:09:43    113s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:43    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 30.09).
[05/07 01:09:43    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 50.09).
[05/07 01:09:43    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 110.09).
[05/07 01:09:43    113s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 130.09).
[05/07 01:09:43    113s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (814.01, 583.53).
[05/07 01:09:43    113s] Type 'man IMPPP-610' for more detail.
[05/07 01:09:43    113s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (538.01, 80.12).
[05/07 01:09:43    113s] Type 'man IMPPP-610' for more detail.
[05/07 01:09:43    113s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 486.48).
[05/07 01:09:43    113s] Type 'man IMPPP-610' for more detail.
[05/07 01:09:43    113s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 583.53).
[05/07 01:09:43    113s] Type 'man IMPPP-610' for more detail.
[05/07 01:09:43    113s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (854.04, 583.53).
[05/07 01:09:43    113s] Type 'man IMPPP-610' for more detail.
[05/07 01:09:43    113s] addStripe created 24 wires.
[05/07 01:09:43    113s] ViaGen created 1835 vias, deleted 241 vias to avoid violation.
[05/07 01:09:43    113s] +--------+----------------+----------------+
[05/07 01:09:43    113s] |  Layer |     Created    |     Deleted    |
[05/07 01:09:43    113s] +--------+----------------+----------------+
[05/07 01:09:43    113s] |  VIA5  |       554      |       238      |
[05/07 01:09:43    113s] |  VIA6  |       554      |        3       |
[05/07 01:09:43    113s] |  VIA7  |       727      |        0       |
[05/07 01:09:43    113s] |   M8   |       24       |       NA       |
[05/07 01:09:43    113s] +--------+----------------+----------------+
[05/07 01:09:43    113s] #% End addStripe (date=05/07 01:09:43, total cpu=0:00:00.2, real=0:00:01.0, peak res=2384.4M, current mem=2384.4M)
[05/07 01:09:43    113s] <CMD> sroute -connect {corePin padPin} -crossoverViaLayerRange {1 4}
[05/07 01:09:43    113s] #% Begin sroute (date=05/07 01:09:43, mem=2384.4M)
[05/07 01:09:43    113s] *** Begin SPECIAL ROUTE on Wed May  7 01:09:43 2025 ***
[05/07 01:09:43    113s] SPECIAL ROUTE ran on directory: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work
[05/07 01:09:43    113s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/07 01:09:43    113s] 
[05/07 01:09:43    113s] Begin option processing ...
[05/07 01:09:43    113s] srouteConnectPowerBump set to false
[05/07 01:09:43    113s] routeSpecial set to true
[05/07 01:09:43    113s] srouteConnectBlockPin set to false
[05/07 01:09:43    113s] srouteConnectConverterPin set to false
[05/07 01:09:43    113s] srouteConnectStripe set to false
[05/07 01:09:43    113s] srouteCrossoverViaBottomLayer set to 1
[05/07 01:09:43    113s] srouteCrossoverViaTopLayer set to 4
[05/07 01:09:43    113s] srouteFollowCorePinEnd set to 3
[05/07 01:09:43    113s] srouteFollowPadPin set to false
[05/07 01:09:43    113s] srouteJogControl set to "preferWithChanges differentLayer"
[05/07 01:09:43    113s] sroutePadPinAllPorts set to true
[05/07 01:09:43    113s] sroutePreserveExistingRoutes set to true
[05/07 01:09:43    113s] srouteRoutePowerBarPortOnBothDir set to true
[05/07 01:09:43    113s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 448.00 megs.
[05/07 01:09:43    113s] 
[05/07 01:09:43    113s] Reading DB technology information...
[05/07 01:09:43    113s] Finished reading DB technology information.
[05/07 01:09:43    113s] Reading floorplan and netlist information...
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY showBlockEdgeNum not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY showBlockEdgeNum not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY showBlockEdgeNum not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s]    **WARN: PROPERTY scScanTag not defined
[05/07 01:09:43    113s] Finished reading floorplan and netlist information.
[05/07 01:09:43    114s]    A total of 23 warnings.
[05/07 01:09:43    114s] Read in 21 layers, 10 routing layers, 1 overlap layer
[05/07 01:09:43    114s] Read in 1054 macros, 114 used
[05/07 01:09:43    114s] Read in 219 components
[05/07 01:09:43    114s]   179 core components: 179 unplaced, 0 placed, 0 fixed
[05/07 01:09:43    114s]   40 block/ring components: 0 unplaced, 0 placed, 40 fixed
[05/07 01:09:43    114s] Read in 242 physical pins
[05/07 01:09:43    114s]   242 physical pins: 0 unplaced, 0 placed, 242 fixed
[05/07 01:09:43    114s] Read in 3 logical pins
[05/07 01:09:43    114s] Read in 1 blockages
[05/07 01:09:43    114s] Read in 220 nets
[05/07 01:09:43    114s] Read in 3 special nets, 2 routed
[05/07 01:09:43    114s] Read in 681 terminals
[05/07 01:09:43    114s] Begin power routing ...
[05/07 01:09:43    114s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/07 01:09:43    114s] Type 'man IMPSR-1256' for more detail.
[05/07 01:09:43    114s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/07 01:09:43    114s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/07 01:09:43    114s] Type 'man IMPSR-1256' for more detail.
[05/07 01:09:43    114s] Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/07 01:09:43    114s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/07 01:09:43    114s] Type 'man IMPSR-1256' for more detail.
[05/07 01:09:43    114s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/07 01:09:43    114s] **WARN: (IMPSR-2031):	For net VDDH, no suitable cell can be taken as reference cell for followpin generation at (97.736 10.032) (112.632 11.704). Specify option -corePinLayer to generate followpin on M3 or above layers. Similar warnings suppressed.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (32.235, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (33.603, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (34.971, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (36.339, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (37.707, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (39.075, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (40.443, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (41.811, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (43.179, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.547, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (45.915, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.283, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (48.651, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (50.019, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (51.387, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (112.977, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (114.345, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (115.713, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (117.081, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (118.449, 501.570), it will not be connected.
[05/07 01:09:43    114s] **WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
[05/07 01:09:43    114s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:09:44    115s] CPU time for VDD FollowPin 0 seconds
[05/07 01:09:44    115s] CPU time for VDDH FollowPin 0 seconds
[05/07 01:09:45    115s] CPU time for VSS FollowPin 0 seconds
[05/07 01:09:45    115s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (560.08, 560.09) (560.35, 560.10).
[05/07 01:09:53    124s]   Number of IO ports routed: 0
[05/07 01:09:53    124s]   Number of Core ports routed: 3662  ignored: 123  open: 475
[05/07 01:09:53    124s]   Number of Followpin connections: 2486
[05/07 01:09:53    124s] End power routing: cpu: 0:00:10, real: 0:00:10, peak: 675.00 megs.
[05/07 01:09:53    124s] 
[05/07 01:09:53    124s] 
[05/07 01:09:53    124s] 
[05/07 01:09:53    124s]  Begin updating DB with routing results ...
[05/07 01:09:53    124s]  Updating DB with 242 io pins ...
[05/07 01:09:53    124s]  Updating DB with 36 via definition ...Extracting standard cell pins and blockage ...... 
[05/07 01:09:53    124s] Pin and blockage extraction finished
[05/07 01:09:53    124s] 
[05/07 01:09:53    124s] 
sroute post-processing starts at Wed May  7 01:09:53 2025
The viaGen is rebuilding shadow vias for net VSS.
[05/07 01:09:53    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 473.58) (880.27, 473.69).
[05/07 01:09:53    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 342.40) (880.27, 342.51).
[05/07 01:09:53    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 486.80) (20.27, 486.91).
[05/07 01:09:53    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (100.14, 486.80) (100.27, 486.91).
[05/07 01:09:53    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (180.14, 486.80) (180.27, 486.91).
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 501.70) (20.27, 501.81).
[05/07 01:09:54    124s] sroute post-processing ends at Wed May  7 01:09:54 2025

sroute post-processing starts at Wed May  7 01:09:54 2025
The viaGen is rebuilding shadow vias for net VDD.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (972.58, 234.12) (972.60, 234.15).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 50.074000, 501.600000 between the M1 and M2 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 50.040000, 501.875000 between the M1 and M4 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 130.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (130.02, 502.00) (130.15, 502.11).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 210.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (210.02, 502.00) (210.15, 502.11).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 290.130000, 502.121000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (290.03, 501.96) (290.16, 502.07).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 370.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (370.02, 502.00) (370.15, 502.11).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 450.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (450.02, 502.00) (450.15, 502.11).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 530.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (530.02, 502.00) (530.15, 502.11).
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 610.092000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.261000 between the M2 and M3 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.331000 between the M1 and M2 layers. This may increase the run time.
[05/07 01:09:54    124s] Type 'man IMPPP-4500' for more detail.
[05/07 01:09:54    124s] sroute post-processing ends at Wed May  7 01:09:54 2025
sroute created 11109 wires.
[05/07 01:09:54    124s] ViaGen created 45086 vias, deleted 6 vias to avoid violation.
[05/07 01:09:54    124s] +--------+----------------+----------------+
[05/07 01:09:54    124s] |  Layer |     Created    |     Deleted    |
[05/07 01:09:54    124s] +--------+----------------+----------------+
[05/07 01:09:54    124s] |   M1   |      6563      |       NA       |
[05/07 01:09:54    124s] |  VIA1  |      11678     |        0       |
[05/07 01:09:54    124s] |   M2   |       308      |       NA       |
[05/07 01:09:54    124s] |  VIA2  |      11652     |        0       |
[05/07 01:09:54    124s] |   M3   |       931      |       NA       |
[05/07 01:09:54    124s] |  VIA3  |      11651     |        0       |
[05/07 01:09:54    124s] |   M4   |       10       |       NA       |
[05/07 01:09:54    124s] |  VIA4  |      2709      |        0       |
[05/07 01:09:54    124s] |   M5   |       115      |       NA       |
[05/07 01:09:54    124s] |  VIA5  |      2703      |        0       |
[05/07 01:09:54    124s] |   M6   |       762      |       NA       |
[05/07 01:09:54    124s] |  VIA6  |      4585      |        5       |
[05/07 01:09:54    124s] |   M7   |      2420      |       NA       |
[05/07 01:09:54    124s] |  VIA7  |       108      |        1       |
[05/07 01:09:54    124s] +--------+----------------+----------------+
[05/07 01:09:54    124s] #% End sroute (date=05/07 01:09:54, total cpu=0:00:11.2, real=0:00:11.0, peak res=2615.0M, current mem=2407.2M)
[05/07 01:09:54    124s] <CMD> createRow -area {0.0000 0.0000 1000 644} -site unitdouble
[05/07 01:09:54    124s] <CMD> deselectAll
[05/07 01:09:54    124s] <CMD> getAnalysisMode -socv -quiet
[05/07 01:09:54    124s] <CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
[05/07 01:09:54    124s] <CMD> getAnalysisMode -socv -quiet
[05/07 01:09:54    124s] <CMD> setDesignMode -earlyClockFlow false
[05/07 01:09:54    124s] <CMD> setOptMode -usefulSkew true
[05/07 01:09:54    124s] <CMD> setOptMode -usefulSkewCCOpt standard
[05/07 01:09:54    124s] <CMD> setDesignMode -flowEffort standard
[05/07 01:09:54    124s] <CMD> setOptMode -usefulSkewPostRoute false
[05/07 01:09:54    124s] <CMD> setOptMode -usefulSkewPreCTS false
[05/07 01:09:54    124s] <CMD> createInstGroup CLOCK_GROUP
[05/07 01:09:54    124s] <CMD> deselectAll
[05/07 01:09:54    124s] <CMD> selectInst I_CLOCKING*
[05/07 01:09:54    125s] <CMD> selectInst occ*
[05/07 01:09:54    125s] <CMD> addInstToInstGroup CLOCK_GROUP {occ_int2/U_gf_mux_2/U6 occ_int2/U_clk_control_i_2/U_decode_i/U11 {occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1]} occ_int2/U_clk_control_i_2/U13 occ_int2/slow_clk_1_clkgt/u_icg occ_int2/U_clk_control_i_1/U_decode_i/U9 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9 occ_int2/U_clk_control_i_1/U14 occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg occ_int2/U_clk_control_i_0/U_decode_i/U8 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10 occ_int2/U_clk_control_i_0/U15 occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg occ_int2/U_gf_mux_2/U8 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U2 {occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[0]} occ_int2/U_clk_control_i_2/U12 occ_int2/fast_clk_1_clkgt/u_icg occ_int2/U_clk_control_i_1/U_decode_i/U12 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg occ_int2/U_clk_control_i_1/U13 occ_int2/slow_clk_0_clkgt/u_icg occ_int2/U_clk_control_i_0/U_decode_i/U9 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9 occ_int2/U_clk_control_i_0/U14 occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg occ_int2/U_gf_mux_2/U7 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U1 occ_int2/U_clk_control_i_2/U17 occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg occ_int2/U_gf_mux_1/U6 occ_int2/U_clk_control_i_1/U_decode_i/U11 {occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]} occ_int2/U_clk_control_i_1/U12 occ_int2/fast_clk_0_clkgt/u_icg occ_int2/U_clk_control_i_0/U_decode_i/U12 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg occ_int2/U_clk_control_i_0/U13 occ_int2/U4 occ_int2/U_gf_mux_2/U5 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U3 occ_int2/U_clk_control_i_2/U11 occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg occ_int2/U_gf_mux_1/U8 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U2 {occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]} occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg occ_int2/U_gf_mux_0/U6 occ_int2/U_clk_control_i_0/U_decode_i/U11 {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1]} occ_int2/U_clk_control_i_0/U12 occ_int2/U3 occ_int2/U_clk_control_i_2/U_or_tree_i/U2 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U11 occ_int2/U_clk_control_i_2/U10 occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg occ_int2/U_gf_mux_1/U7 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U1 occ_int2/U_clk_control_i_1/U11 occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg occ_int2/U_gf_mux_0/U8 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2 {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]} occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg occ_int2/U2 occ_int2/U_clk_control_i_2/U_decode_i/U8 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U10 occ_int2/U_clk_control_i_2/U16 occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg occ_int2/U_gf_mux_1/U5 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3 occ_int2/U_clk_control_i_1/U10 occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg occ_int2/U_gf_mux_0/U7 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1 occ_int2/U_clk_control_i_0/U11 occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg occ_int2/U1 occ_int2/slow_clk_2_clkgt/u_icg occ_int2/U_clk_control_i_2/U_decode_i/U9 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U9 occ_int2/U_clk_control_i_2/U15 occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg occ_int2/U_clk_control_i_1/U_or_tree_i/U2 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U11 occ_int2/U_clk_control_i_1/U16 occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg occ_int2/U_gf_mux_0/U5 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U3 occ_int2/U_clk_control_i_0/U10 occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg occ_int2/fast_clk_2_clkgt/u_icg occ_int2/U_clk_control_i_2/U_decode_i/U12 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg occ_int2/U_clk_control_i_2/U14 occ_int2/U_clk_control_i_2/pipeline_or_tree_l_reg occ_int2/U_clk_control_i_1/U_decode_i/U8 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10 occ_int2/U_clk_control_i_1/U15 occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg occ_int2/U_clk_control_i_0/U_or_tree_i/U2 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U11 occ_int2/U_clk_control_i_0/U16 occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg I_CLOCKING/occ_int1/U_gf_mux_0/U8 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2 {I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]} I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg I_CLOCKING/U6 I_CLOCKING/U3 I_CLOCKING/prst_ff_reg I_CLOCKING/snps_clk_chain_0/U1 I_CLOCKING/occ_int1/U_gf_mux_0/U7 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1 I_CLOCKING/occ_int1/U_clk_control_i_0/U11 I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg I_CLOCKING/U4 I_CLOCKING/U2 I_CLOCKING/pci_rst_n_buf_reg I_CLOCKING/snps_clk_chain_0/U3 I_CLOCKING/occ_int1/U_gf_mux_0/U5 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U3 I_CLOCKING/occ_int1/U_clk_control_i_0/U10 I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg I_CLOCKING/U11 I_CLOCKING/U5 I_CLOCKING/sys_rst_n_buf_reg I_CLOCKING/snps_clk_chain_0/U2 I_CLOCKING/occ_int1/U_clk_control_i_0/U_or_tree_i/U2 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/U11 I_CLOCKING/occ_int1/U_clk_control_i_0/U16 I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg I_CLOCKING/U8 I_CLOCKING/U1 I_CLOCKING/sdram_rst_n_buf_reg I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_1/q_reg I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U8 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/U10 I_CLOCKING/occ_int1/U_clk_control_i_0/U15 I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg I_CLOCKING/sys_2x_rst_n_testctl I_CLOCKING/sys_clk_in_reg I_CLOCKING/sys_2x_rst_n_buf_reg I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U9 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/U9 I_CLOCKING/occ_int1/U_clk_control_i_0/U14 I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg I_CLOCKING/sys_rst_n_testctl I_CLOCKING/sys_2x_rst_ff_reg I_CLOCKING/icc_clock3 I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U12 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg I_CLOCKING/occ_int1/U_clk_control_i_0/U13 I_CLOCKING/occ_int1/U2 I_CLOCKING/sdram_rst_n_testctl I_CLOCKING/sdram_rst_ff_reg I_CLOCKING/snps_clk_chain_0/U4 I_CLOCKING/occ_int1/U_gf_mux_0/U6 I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U11 {I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1]} I_CLOCKING/occ_int1/U_clk_control_i_0/U12 I_CLOCKING/occ_int1/U1 I_CLOCKING/pci_rst_n_testctl I_CLOCKING/sys_rst_ff_reg}
[05/07 01:09:54    125s] <CMD> createRegion CLOCK_GROUP 10.792 312.664 147.44 351.12
[05/07 01:09:54    125s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
[05/07 01:09:54    125s] # if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
<CMD> create_library_set -name worst_libs_vddh -timing {
[05/07 01:09:54    125s] <CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_35_test_si1', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_34_scan_enable', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_33_Instrn_0_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_32_Instrn_1_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_31_Instrn_2_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_30_Instrn_3_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_29_Instrn_4_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_28_Instrn_5_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_27_Instrn_6_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_26_Instrn_7_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_25_Instrn_8_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_24_Instrn_9_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_23_Instrn_10_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_22_Instrn_11_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_21_Instrn_12_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_20_Instrn_13_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_19_Instrn_14_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_18_Instrn_15_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_17_Instrn_16_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_16_Instrn_17_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/07 01:09:54    125s] **ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> is_common_ui_mode
[05/07 01:09:54    125s] <CMD> setEcoMode -batchMode true
[05/07 01:09:54    125s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode false' after all ECOs are over.
[05/07 01:09:54    125s] Type 'man IMPOPT-6115' for more detail.
[05/07 01:09:54    125s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[05/07 01:09:54    125s] <CMD> is_common_ui_mode
[05/07 01:09:54    125s] <CMD> ecoChangeCell -inst ls_out_61_test_so1 -cell LSDNSSX8_LVT
[05/07 01:09:54    125s] ### Creating TopoMgr, started
[05/07 01:09:54    125s] ### Creating TopoMgr, finished
[05/07 01:09:54    125s] #optDebug: Start CG creation (mem=2711.3M)
[05/07 01:09:54    125s]  ...initializing CG (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgPrt (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgEgp (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgPbk (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgNrb(cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgObs (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgCon (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s]  ...processing cgPdm (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2869.1M)
[05/07 01:09:55    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:2869.1M, EPOCH TIME: 1746605395.089867
[05/07 01:09:55    125s] # Init pin-track-align, new floorplan.
[05/07 01:09:55    125s] Processing tracks to init pin-track alignment.
[05/07 01:09:55    125s] z: 2, totalTracks: 1
[05/07 01:09:55    125s] z: 4, totalTracks: 1
[05/07 01:09:55    125s] z: 6, totalTracks: 1
[05/07 01:09:55    125s] z: 8, totalTracks: 1
[05/07 01:09:55    126s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:09:55    126s] Cell ORCA_TOP LLGs are deleted
[05/07 01:09:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:09:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:09:55    126s] Built tsite-size lookup (1), and llgObj-siteIdx map (1)
[05/07 01:09:55    126s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:09:55    126s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:09:55    126s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2869.1M, EPOCH TIME: 1746605395.690765
[05/07 01:09:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:09:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:09:55    126s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2869.1M, EPOCH TIME: 1746605395.693645
[05/07 01:09:55    126s] Max number of tech site patterns supported in site array is 256.
[05/07 01:09:55    126s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[05/07 01:09:55    126s] Type 'man IMPSP-362' for more detail.
[05/07 01:09:55    126s] Core basic site is unit
[05/07 01:09:55    126s] DP-Init: Signature of floorplan is 8ea74c0cecea9dcc. Signature of routing blockage is 2756a7266bd9cadc.
[05/07 01:09:55    126s] After signature check, allow fast init is false, keep pre-filter is false.
[05/07 01:09:55    126s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 01:09:55    126s] Use non-trimmed site array because memory saving is not enough.
[05/07 01:09:55    126s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:09:55    126s] SiteArray: use 11,816,960 bytes
[05/07 01:09:55    126s] SiteArray: current memory after site array memory allocation 2880.4M
[05/07 01:09:55    126s] SiteArray: FP blocked sites are writable
[05/07 01:09:55    126s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fa388e6a140.
[05/07 01:09:55    126s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/07 01:09:55    126s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:09:55    126s] SiteArray: use 1,466,368 bytes
[05/07 01:09:55    126s] SiteArray: current memory after site array memory allocation 3009.8M
[05/07 01:09:55    126s] SiteArray: FP blocked sites are writable
[05/07 01:09:55    126s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:09:55    126s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:09:55    126s] Estimated cell power/ground rail width = 0.104 um
[05/07 01:09:55    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:09:55    126s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3009.8M, EPOCH TIME: 1746605395.834140
[05/07 01:09:55    126s] Process 63817 wires and vias for routing blockage analysis
[05/07 01:09:55    126s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.270, REAL:0.046, MEM:3009.8M, EPOCH TIME: 1746605395.879832
[05/07 01:09:55    126s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3009.8M, EPOCH TIME: 1746605395.888171
[05/07 01:09:55    126s] Process 988 wires and vias for routing blockage analysis
[05/07 01:09:55    126s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.019, MEM:3009.8M, EPOCH TIME: 1746605395.906859
[05/07 01:09:55    126s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:09:55    126s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:09:55    126s] Atter site array init, number of instance map data is 0.
[05/07 01:09:55    126s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.600, REAL:0.239, MEM:3009.8M, EPOCH TIME: 1746605395.932495
[05/07 01:09:55    126s] 
[05/07 01:09:55    126s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/07 01:09:55    126s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:09:55    126s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:09:55    126s] OPERPROF:     Starting CMU at level 3, MEM:3009.8M, EPOCH TIME: 1746605395.989975
[05/07 01:09:55    126s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:3009.8M, EPOCH TIME: 1746605395.995138
[05/07 01:09:55    126s] 
[05/07 01:09:55    126s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:09:56    126s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.680, REAL:0.317, MEM:3009.8M, EPOCH TIME: 1746605396.007357
[05/07 01:09:56    126s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3009.8M, EPOCH TIME: 1746605396.007487
[05/07 01:09:56    126s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3009.8M, EPOCH TIME: 1746605396.008209
[05/07 01:09:56    126s] 
[05/07 01:09:56    126s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:01.0, mem=3009.8MB).
[05/07 01:09:56    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.320, REAL:0.947, MEM:3009.8M, EPOCH TIME: 1746605396.037164
[05/07 01:09:56    126s] #################################################################################
[05/07 01:09:56    126s] # Design Stage: PreRoute
[05/07 01:09:56    126s] # Design Name: ORCA_TOP
[05/07 01:09:56    126s] # Design Mode: 90nm
[05/07 01:09:56    126s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:09:56    126s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:09:56    126s] # Signoff Settings: SI Off 
[05/07 01:09:56    126s] #################################################################################
[05/07 01:09:56    127s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:09:57    128s] AAE DB initialization (MEM=3026 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/07 01:09:57    128s] #################################################################################
[05/07 01:09:57    128s] # Design Stage: PreRoute
[05/07 01:09:57    128s] # Design Name: ORCA_TOP
[05/07 01:09:57    128s] # Design Mode: 90nm
[05/07 01:09:57    128s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:09:57    128s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:09:57    128s] # Signoff Settings: SI Off 
[05/07 01:09:57    128s] #################################################################################
[05/07 01:09:57    128s] Running pre-eGR process
[05/07 01:09:57    128s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.88 MB )
[05/07 01:09:57    128s] (I)      Initializing eGR engine (regular)
[05/07 01:09:57    128s] Set min layer with default ( 2 )
[05/07 01:09:57    128s] Set max layer with default ( 127 )
[05/07 01:09:57    128s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:09:57    128s] Min route layer (adjusted) = 2
[05/07 01:09:57    128s] Max route layer (adjusted) = 10
[05/07 01:09:57    128s] (I)      clean place blk overflow:
[05/07 01:09:57    128s] (I)      H : enabled 1.00 0
[05/07 01:09:57    128s] (I)      V : enabled 1.00 0
[05/07 01:09:57    128s] (I)      Initializing eGR engine (regular)
[05/07 01:09:57    128s] Set min layer with default ( 2 )
[05/07 01:09:57    128s] Set max layer with default ( 127 )
[05/07 01:09:57    128s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:09:57    128s] Min route layer (adjusted) = 2
[05/07 01:09:57    128s] Max route layer (adjusted) = 10
[05/07 01:09:57    128s] (I)      clean place blk overflow:
[05/07 01:09:57    128s] (I)      H : enabled 1.00 0
[05/07 01:09:57    128s] (I)      V : enabled 1.00 0
[05/07 01:09:57    128s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.88 MB )
[05/07 01:09:57    128s] (I)      Running eGR Regular flow
[05/07 01:09:57    128s] (I)      # wire layers (front) : 11
[05/07 01:09:57    128s] (I)      # wire layers (back)  : 0
[05/07 01:09:57    128s] (I)      min wire layer : 1
[05/07 01:09:57    128s] (I)      max wire layer : 10
[05/07 01:09:57    128s] (I)      # cut layers (front) : 10
[05/07 01:09:57    128s] (I)      # cut layers (back)  : 0
[05/07 01:09:57    128s] (I)      min cut layer : 1
[05/07 01:09:57    128s] (I)      max cut layer : 9
[05/07 01:09:57    128s] (I)      =================================== Layers ===================================
[05/07 01:09:57    128s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:09:57    128s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:09:57    128s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:09:57    128s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:09:57    128s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:09:57    128s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:09:57    128s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:09:57    128s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:09:57    128s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:09:57    128s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:09:57    128s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:09:57    128s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:09:57    128s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:09:57    128s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:09:57    128s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:09:57    128s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:09:57    128s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:09:57    128s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:09:57    128s] (I)      Started Import and model ( Curr Mem: 2.88 MB )
[05/07 01:09:57    128s] (I)      == Non-default Options ==
[05/07 01:09:57    128s] (I)      Maximum routing layer                              : 10
[05/07 01:09:57    128s] (I)      Top routing layer                                  : 10
[05/07 01:09:57    128s] (I)      Number of threads                                  : 8
[05/07 01:09:57    128s] (I)      Route tie net to shape                             : auto
[05/07 01:09:57    128s] (I)      Method to set GCell size                           : row
[05/07 01:09:57    128s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:09:57    128s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:09:57    128s] (I)      ============== Pin Summary ==============
[05/07 01:09:57    128s] (I)      +-------+--------+---------+------------+
[05/07 01:09:57    128s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:09:57    128s] (I)      +-------+--------+---------+------------+
[05/07 01:09:57    128s] (I)      |     1 | 158443 |  100.00 |        Pin |
[05/07 01:09:57    128s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:09:57    128s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:09:57    128s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:09:57    128s] (I)      +-------+--------+---------+------------+
[05/07 01:09:57    128s] (I)      Use row-based GCell size
[05/07 01:09:57    128s] (I)      Use row-based GCell align
[05/07 01:09:57    128s] (I)      layer 0 area = 10000
[05/07 01:09:57    128s] (I)      layer 1 area = 16000
[05/07 01:09:57    128s] (I)      layer 2 area = 16000
[05/07 01:09:57    128s] (I)      layer 3 area = 16000
[05/07 01:09:57    128s] (I)      layer 4 area = 16000
[05/07 01:09:57    128s] (I)      layer 5 area = 16000
[05/07 01:09:57    128s] (I)      layer 6 area = 16000
[05/07 01:09:57    128s] (I)      layer 7 area = 16000
[05/07 01:09:57    128s] (I)      layer 8 area = 55000
[05/07 01:09:57    128s] (I)      layer 9 area = 4000000
[05/07 01:09:57    128s] (I)      GCell unit size   : 1672
[05/07 01:09:57    128s] (I)      GCell multiplier  : 1
[05/07 01:09:57    128s] (I)      GCell row height  : 1672
[05/07 01:09:57    128s] (I)      Actual row height : 1672
[05/07 01:09:57    128s] (I)      GCell align ref   : 10032 10032
[05/07 01:09:57    128s] [NR-eGR] Track table information for default rule: 
[05/07 01:09:57    128s] [NR-eGR] M1 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M2 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M3 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M4 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M5 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M6 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M7 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M8 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] M9 has single uniform track structure
[05/07 01:09:57    128s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:09:57    128s] (I)      ============== Default via ===============
[05/07 01:09:57    128s] (I)      +---+------------------+-----------------+
[05/07 01:09:57    128s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:09:57    128s] (I)      +---+------------------+-----------------+
[05/07 01:09:57    128s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:09:57    128s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:09:57    128s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:09:57    128s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:09:57    128s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:09:57    128s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:09:57    128s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:09:57    128s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:09:57    128s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:09:57    128s] (I)      +---+------------------+-----------------+
[05/07 01:09:57    128s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:09:57    128s] [NR-eGR] Read 99082 PG shapes
[05/07 01:09:57    128s] [NR-eGR] Read 0 clock shapes
[05/07 01:09:57    128s] [NR-eGR] Read 0 other shapes
[05/07 01:09:57    128s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:09:57    128s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:09:57    128s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:09:57    128s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:09:57    128s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:09:57    128s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:09:57    128s] [NR-eGR] #Other Blockages    : 0
[05/07 01:09:57    128s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:09:57    128s] (I)      Custom ignore net properties:
[05/07 01:09:57    128s] (I)      1 : NotLegal
[05/07 01:09:57    128s] (I)      Default ignore net properties:
[05/07 01:09:57    128s] (I)      1 : Special
[05/07 01:09:57    128s] (I)      2 : Analog
[05/07 01:09:57    128s] (I)      3 : Fixed
[05/07 01:09:57    128s] (I)      4 : Skipped
[05/07 01:09:57    128s] (I)      5 : MixedSignal
[05/07 01:09:57    128s] (I)      Prerouted net properties:
[05/07 01:09:57    128s] (I)      1 : NotLegal
[05/07 01:09:57    128s] (I)      2 : Special
[05/07 01:09:57    128s] (I)      3 : Analog
[05/07 01:09:57    128s] (I)      4 : Fixed
[05/07 01:09:57    128s] (I)      5 : Skipped
[05/07 01:09:57    128s] (I)      6 : MixedSignal
[05/07 01:09:57    128s] [NR-eGR] Early global route reroute 0 out of 41631 routable nets
[05/07 01:09:57    128s] [NR-eGR] #prerouted nets         : 41631
[05/07 01:09:57    128s] [NR-eGR] #prerouted special nets : 0
[05/07 01:09:57    128s] [NR-eGR] #prerouted wires        : 0
[05/07 01:09:57    128s] [NR-eGR] Read 41631 nets ( ignored 41631 )
[05/07 01:09:57    128s] (I)        Front-side 41631 ( ignored 41631 )
[05/07 01:09:57    128s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:09:57    128s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:09:57    128s] (I)      Reading macro buffers
[05/07 01:09:57    128s] (I)      Number of macros with buffers: 0
[05/07 01:09:57    128s] (I)      early_global_route_priority property id does not exist.
[05/07 01:09:57    128s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:09:57    128s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:09:57    128s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:09:57    128s] (I)      Number of ignored nets                =  41631
[05/07 01:09:57    128s] (I)      Number of connected nets              =      0
[05/07 01:09:57    128s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:09:57    128s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/07 01:09:57    128s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:09:57    128s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:09:57    128s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:09:57    128s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:09:57    128s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:09:57    128s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:09:57    128s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:09:57    128s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:09:57    128s] (I)      Site width          :   152  (dbu)
[05/07 01:09:57    128s] (I)      Row height          :  1672  (dbu)
[05/07 01:09:57    128s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:09:57    128s] (I)      GCell width         :  1672  (dbu)
[05/07 01:09:57    128s] (I)      GCell height        :  1672  (dbu)
[05/07 01:09:57    128s] (I)      Grid                :   588   356    10
[05/07 01:09:57    128s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:09:57    128s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:09:57    128s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:09:57    128s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:09:57    128s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:09:57    128s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:09:57    128s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:09:57    128s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:09:57    128s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:09:57    128s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:09:57    128s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:09:57    128s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:09:57    128s] (I)      --------------------------------------------------------
[05/07 01:09:57    128s] 
[05/07 01:09:57    128s] [NR-eGR] ============ Routing rule table ============
[05/07 01:09:57    128s] [NR-eGR] ========================================
[05/07 01:09:57    128s] [NR-eGR] 
[05/07 01:09:57    128s] (I)      ======== NDR :  =========
[05/07 01:09:57    128s] (I)      +--------------+--------+
[05/07 01:09:57    128s] (I)      |           ID |      0 |
[05/07 01:09:57    128s] (I)      |         Name |        |
[05/07 01:09:57    128s] (I)      |      Default |    yes |
[05/07 01:09:57    128s] (I)      |  Clk Special |     no |
[05/07 01:09:57    128s] (I)      | Hard spacing |     no |
[05/07 01:09:57    128s] (I)      |    NDR track | (none) |
[05/07 01:09:57    128s] (I)      |      NDR via | (none) |
[05/07 01:09:57    128s] (I)      |  Extra space |      0 |
[05/07 01:09:57    128s] (I)      |      Shields |      0 |
[05/07 01:09:57    128s] (I)      |   Demand (H) |      1 |
[05/07 01:09:57    128s] (I)      |   Demand (V) |      1 |
[05/07 01:09:57    128s] (I)      |        #Nets |      0 |
[05/07 01:09:57    128s] (I)      +--------------+--------+
[05/07 01:09:57    128s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:09:57    128s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:09:57    128s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:09:57    128s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:09:57    128s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:09:57    128s] (I)      =============== Blocked Tracks ===============
[05/07 01:09:57    128s] (I)      +-------+---------+----------+---------------+
[05/07 01:09:57    128s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:09:57    128s] (I)      +-------+---------+----------+---------------+
[05/07 01:09:57    128s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:09:57    128s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:09:57    128s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:09:57    128s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:09:57    128s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:09:57    128s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:09:57    128s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:09:57    128s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:09:57    128s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:09:57    128s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:09:57    128s] (I)      +-------+---------+----------+---------------+
[05/07 01:09:57    128s] (I)      Finished Import and model ( CPU: 0.45 sec, Real: 0.44 sec, Curr Mem: 2.91 MB )
[05/07 01:09:57    128s] [NR-eGR] No Net to Route
[05/07 01:09:57    128s] (I)      Updating congestion map
[05/07 01:09:57    128s] (I)      total 2D Cap : 4328168 = (1414140 H, 2914028 V)
[05/07 01:09:57    128s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 01:09:57    128s] (I)      Running track assignment and export wires
[05/07 01:09:57    128s] [NR-eGR] No Net to Route
[05/07 01:09:57    128s] (I)      Started Export ( Curr Mem: 2.91 MB )
[05/07 01:09:57    128s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:09:57    128s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/07 01:09:57    128s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:09:57    128s] [NR-eGR]               Length (um)  Vias 
[05/07 01:09:57    128s] [NR-eGR] --------------------------------
[05/07 01:09:57    128s] [NR-eGR]  M1    (1H)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M2    (2V)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M3    (3H)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M4    (4V)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M5    (5H)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M6    (6V)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M7    (7H)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M8    (8V)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  M9    (9H)             0     0 
[05/07 01:09:57    128s] [NR-eGR]  MRDL  (10V)            0     0 
[05/07 01:09:57    128s] [NR-eGR] --------------------------------
[05/07 01:09:57    128s] [NR-eGR]        Total            0     0 
[05/07 01:09:57    128s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:09:57    128s] [NR-eGR] Total half perimeter of net bounding box: 940860um
[05/07 01:09:57    128s] [NR-eGR] Total length: 0um, number of vias: 0
[05/07 01:09:57    128s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:09:57    128s] (I)      == Layer wire length by net rule ==
[05/07 01:09:57    128s] (I)                    Default 
[05/07 01:09:57    128s] (I)      ----------------------
[05/07 01:09:57    128s] (I)       M1    (1H)       0um 
[05/07 01:09:57    128s] (I)       M2    (2V)       0um 
[05/07 01:09:57    128s] (I)       M3    (3H)       0um 
[05/07 01:09:57    128s] (I)       M4    (4V)       0um 
[05/07 01:09:57    128s] (I)       M5    (5H)       0um 
[05/07 01:09:57    128s] (I)       M6    (6V)       0um 
[05/07 01:09:57    128s] (I)       M7    (7H)       0um 
[05/07 01:09:57    128s] (I)       M8    (8V)       0um 
[05/07 01:09:57    128s] (I)       M9    (9H)       0um 
[05/07 01:09:57    128s] (I)       MRDL  (10V)      0um 
[05/07 01:09:57    128s] (I)      ----------------------
[05/07 01:09:57    128s] (I)             Total      0um 
[05/07 01:09:57    128s] (I)      == Layer via count by net rule ==
[05/07 01:09:57    128s] (I)                    Default 
[05/07 01:09:57    128s] (I)      ----------------------
[05/07 01:09:57    128s] (I)       M1    (1H)         0 
[05/07 01:09:57    128s] (I)       M2    (2V)         0 
[05/07 01:09:57    128s] (I)       M3    (3H)         0 
[05/07 01:09:57    128s] (I)       M4    (4V)         0 
[05/07 01:09:57    128s] (I)       M5    (5H)         0 
[05/07 01:09:57    128s] (I)       M6    (6V)         0 
[05/07 01:09:57    128s] (I)       M7    (7H)         0 
[05/07 01:09:57    128s] (I)       M8    (8V)         0 
[05/07 01:09:57    128s] (I)       M9    (9H)         0 
[05/07 01:09:57    128s] (I)       MRDL  (10V)        0 
[05/07 01:09:57    128s] (I)      ----------------------
[05/07 01:09:57    128s] (I)             Total        0 
[05/07 01:09:57    128s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 2.91 MB )
[05/07 01:09:57    128s] eee: RC Grid memory freed = 243000 (45 X 45 X 10 X 12b)
[05/07 01:09:57    128s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.56 sec, Curr Mem: 2.91 MB )
[05/07 01:09:57    128s] [NR-eGR] Finished Early Global Route ( CPU: 0.66 sec, Real: 0.58 sec, Curr Mem: 2.89 MB )
[05/07 01:09:57    128s] (I)      ======================================= Runtime Summary ========================================
[05/07 01:09:57    128s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[05/07 01:09:57    128s] (I)      ------------------------------------------------------------------------------------------------
[05/07 01:09:57    128s] (I)       Early Global Route                             100.00%  0.00 sec  0.58 sec  0.58 sec  0.66 sec 
[05/07 01:09:57    128s] (I)       +-Early Global Route kernel                     96.70%  0.02 sec  0.58 sec  0.56 sec  0.62 sec 
[05/07 01:09:57    128s] (I)       | +-Import and model                            75.35%  0.02 sec  0.46 sec  0.44 sec  0.45 sec 
[05/07 01:09:57    128s] (I)       | | +-Create place DB                           34.40%  0.02 sec  0.22 sec  0.20 sec  0.20 sec 
[05/07 01:09:57    128s] (I)       | | | +-Import place data                       34.36%  0.02 sec  0.22 sec  0.20 sec  0.20 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Read instances and placement           7.47%  0.02 sec  0.07 sec  0.04 sec  0.05 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Read nets                             26.29%  0.07 sec  0.22 sec  0.15 sec  0.15 sec 
[05/07 01:09:57    128s] (I)       | | +-Create route DB                           29.53%  0.22 sec  0.39 sec  0.17 sec  0.19 sec 
[05/07 01:09:57    128s] (I)       | | | +-Import route data (8T)                  29.39%  0.22 sec  0.39 sec  0.17 sec  0.19 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Read blockages ( Layer 2-10 )          5.22%  0.25 sec  0.28 sec  0.03 sec  0.05 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read routing blockages               0.01%  0.25 sec  0.25 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read instance blockages              0.66%  0.25 sec  0.26 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read PG blockages                    4.07%  0.26 sec  0.28 sec  0.02 sec  0.05 sec 
[05/07 01:09:57    128s] (I)       | | | | | | +-Allocate memory for PG via list    0.98%  0.26 sec  0.26 sec  0.01 sec  0.01 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read clock blockages                 0.01%  0.28 sec  0.28 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read other blockages                 0.00%  0.28 sec  0.28 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read halo blockages                  0.16%  0.28 sec  0.28 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Read boundary cut boxes              0.00%  0.28 sec  0.28 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Read blackboxes                        0.01%  0.28 sec  0.28 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Read prerouted                         3.50%  0.28 sec  0.30 sec  0.02 sec  0.02 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Read nets                              0.23%  0.30 sec  0.30 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Set up via pillars                     0.00%  0.31 sec  0.31 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Initialize 3D grid graph               1.82%  0.31 sec  0.32 sec  0.01 sec  0.01 sec 
[05/07 01:09:57    128s] (I)       | | | | +-Model blockage capacity               13.36%  0.32 sec  0.39 sec  0.08 sec  0.08 sec 
[05/07 01:09:57    128s] (I)       | | | | | +-Initialize 3D capacity              11.91%  0.32 sec  0.39 sec  0.07 sec  0.08 sec 
[05/07 01:09:57    128s] (I)       | | +-Read aux data                              0.00%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | +-Others data preparation                    0.00%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | +-Create route kernel                        9.19%  0.39 sec  0.45 sec  0.05 sec  0.05 sec 
[05/07 01:09:57    128s] (I)       | +-Export cong map                             10.10%  0.46 sec  0.52 sec  0.06 sec  0.05 sec 
[05/07 01:09:57    128s] (I)       | | +-Export 2D cong map                         1.19%  0.51 sec  0.52 sec  0.01 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | +-Export                                       8.59%  0.52 sec  0.57 sec  0.05 sec  0.10 sec 
[05/07 01:09:57    128s] (I)       | | +-Export DB wires                            1.29%  0.52 sec  0.53 sec  0.01 sec  0.01 sec 
[05/07 01:09:57    128s] (I)       | | | +-Export all nets (8T)                     0.62%  0.52 sec  0.53 sec  0.00 sec  0.01 sec 
[05/07 01:09:57    128s] (I)       | | | +-Set wire vias (8T)                       0.57%  0.53 sec  0.53 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | | +-Report wirelength                          5.26%  0.53 sec  0.56 sec  0.03 sec  0.03 sec 
[05/07 01:09:57    128s] (I)       | | +-Update net boxes                           1.88%  0.56 sec  0.57 sec  0.01 sec  0.06 sec 
[05/07 01:09:57    128s] (I)       | | +-Update timing                              0.00%  0.57 sec  0.57 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)       | +-Postprocess design                           0.33%  0.57 sec  0.58 sec  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)      ====================== Summary by functions ======================
[05/07 01:09:57    128s] (I)       Lv  Step                                   %      Real       CPU 
[05/07 01:09:57    128s] (I)      ------------------------------------------------------------------
[05/07 01:09:57    128s] (I)        0  Early Global Route               100.00%  0.58 sec  0.66 sec 
[05/07 01:09:57    128s] (I)        1  Early Global Route kernel         96.70%  0.56 sec  0.62 sec 
[05/07 01:09:57    128s] (I)        2  Import and model                  75.35%  0.44 sec  0.45 sec 
[05/07 01:09:57    128s] (I)        2  Export cong map                   10.10%  0.06 sec  0.05 sec 
[05/07 01:09:57    128s] (I)        2  Export                             8.59%  0.05 sec  0.10 sec 
[05/07 01:09:57    128s] (I)        2  Postprocess design                 0.33%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        3  Create place DB                   34.40%  0.20 sec  0.20 sec 
[05/07 01:09:57    128s] (I)        3  Create route DB                   29.53%  0.17 sec  0.19 sec 
[05/07 01:09:57    128s] (I)        3  Create route kernel                9.19%  0.05 sec  0.05 sec 
[05/07 01:09:57    128s] (I)        3  Report wirelength                  5.26%  0.03 sec  0.03 sec 
[05/07 01:09:57    128s] (I)        3  Update net boxes                   1.88%  0.01 sec  0.06 sec 
[05/07 01:09:57    128s] (I)        3  Export DB wires                    1.29%  0.01 sec  0.01 sec 
[05/07 01:09:57    128s] (I)        3  Export 2D cong map                 1.19%  0.01 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        4  Import place data                 34.36%  0.20 sec  0.20 sec 
[05/07 01:09:57    128s] (I)        4  Import route data (8T)            29.39%  0.17 sec  0.19 sec 
[05/07 01:09:57    128s] (I)        4  Export all nets (8T)               0.62%  0.00 sec  0.01 sec 
[05/07 01:09:57    128s] (I)        4  Set wire vias (8T)                 0.57%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        5  Read nets                         26.52%  0.15 sec  0.15 sec 
[05/07 01:09:57    128s] (I)        5  Model blockage capacity           13.36%  0.08 sec  0.08 sec 
[05/07 01:09:57    128s] (I)        5  Read instances and placement       7.47%  0.04 sec  0.05 sec 
[05/07 01:09:57    128s] (I)        5  Read blockages ( Layer 2-10 )      5.22%  0.03 sec  0.05 sec 
[05/07 01:09:57    128s] (I)        5  Read prerouted                     3.50%  0.02 sec  0.02 sec 
[05/07 01:09:57    128s] (I)        5  Initialize 3D grid graph           1.82%  0.01 sec  0.01 sec 
[05/07 01:09:57    128s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        6  Initialize 3D capacity            11.91%  0.07 sec  0.08 sec 
[05/07 01:09:57    128s] (I)        6  Read PG blockages                  4.07%  0.02 sec  0.05 sec 
[05/07 01:09:57    128s] (I)        6  Read instance blockages            0.66%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        6  Read halo blockages                0.16%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/07 01:09:57    128s] (I)        7  Allocate memory for PG via list    0.98%  0.01 sec  0.01 sec 
[05/07 01:09:57    128s] Running post-eGR process
[05/07 01:09:57    128s] Extraction called for design 'ORCA_TOP' of instances=39085 and nets=42514 using extraction engine 'preRoute' .
[05/07 01:09:57    128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 01:09:57    128s] Type 'man IMPEXT-3530' for more detail.
[05/07 01:09:57    128s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:09:57    128s] RC Extraction called in multi-corner(2) mode.
[05/07 01:09:57    128s] RCMode: PreRoute
[05/07 01:09:57    128s]       RC Corner Indexes            0       1   
[05/07 01:09:57    128s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:09:57    128s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:09:57    128s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:09:57    128s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:09:57    128s] Shrink Factor                : 1.00000
[05/07 01:09:57    128s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:09:57    128s] Using capacitance table file ...
[05/07 01:09:57    128s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:09:57    128s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:09:57    128s] eee: pegSigSF=1.070000
[05/07 01:09:57    128s] Initializing multi-corner capacitance tables ... 
[05/07 01:09:57    128s] Initializing multi-corner resistance tables ...
[05/07 01:09:57    128s] eee: Grid unit RC data computation started
[05/07 01:09:57    129s] eee: Grid unit RC data computation completed
[05/07 01:09:57    129s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:09:57    129s] eee: l=2 avDens=0.001624 usedTrk=8.778409 availTrk=5406.134400 sigTrk=8.778409
[05/07 01:09:57    129s] eee: l=3 avDens=0.008259 usedTrk=16.251256 availTrk=1967.750923 sigTrk=16.251256
[05/07 01:09:57    129s] eee: l=4 avDens=0.034434 usedTrk=1799.263635 availTrk=52252.883547 sigTrk=1799.263635
[05/07 01:09:57    129s] eee: l=5 avDens=0.066720 usedTrk=1800.559868 availTrk=26986.667418 sigTrk=1800.559868
[05/07 01:09:57    129s] eee: l=6 avDens=0.059270 usedTrk=2917.568902 availTrk=49225.000000 sigTrk=2917.568902
[05/07 01:09:57    129s] eee: l=7 avDens=0.193404 usedTrk=5108.519561 availTrk=26413.750000 sigTrk=5108.519561
[05/07 01:09:57    129s] eee: l=8 avDens=0.071629 usedTrk=858.833733 availTrk=11990.000000 sigTrk=858.833733
[05/07 01:09:57    129s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:09:57    129s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:09:58    129s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:09:58    129s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:09:58    129s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.456502 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:09:58    129s] eee: NetCapCache creation started. (Current Mem: 2995.520M) 
[05/07 01:09:58    129s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2998.426M) 
[05/07 01:09:58    129s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:09:58    129s] eee: Metal Layers Info:
[05/07 01:09:58    129s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:09:58    129s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:09:58    129s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:09:58    129s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | H | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | V | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | V | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  4 |
[05/07 01:09:58    129s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/07 01:09:58    129s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/07 01:09:58    129s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:09:58    129s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:09:58    129s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2998.426M)
[05/07 01:09:59    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 3121.2M, InitMEM = 3117.2M)
[05/07 01:10:00    137s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/07 01:10:00    137s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/07 01:10:00    137s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/07 01:10:00    137s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/07 01:10:00    137s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/07 01:10:00    137s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/07 01:10:00    137s] Calculate delays in BcWc mode...
[05/07 01:10:00    137s] Calculate delays in BcWc mode...
[05/07 01:10:00    137s] Start delay calculation (fullDC) (8 T). (MEM=2751.66)
[05/07 01:10:00    137s] Start AAE Lib Loading. (MEM=3192.35)
[05/07 01:10:01    138s] End AAE Lib Loading. (MEM=3412.43 CPU=0:00:00.2 Real=0:00:01.0)
[05/07 01:10:01    138s] End AAE Lib Interpolated Model. (MEM=3412.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_36, driver I_RISC_CORE/ls_in_35_test_si1/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (cell SDFFX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_34, driver I_RISC_CORE/ls_in_33_Instrn_0_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_27, driver I_RISC_CORE/ls_in_26_Instrn_7_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_26, driver I_RISC_CORE/ls_in_25_Instrn_8_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_25, driver I_RISC_CORE/ls_in_24_Instrn_9_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_24, driver I_RISC_CORE/ls_in_23_Instrn_10_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_23, driver I_RISC_CORE/ls_in_22_Instrn_11_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_22, driver I_RISC_CORE/ls_in_21_Instrn_12_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_21, driver I_RISC_CORE/ls_in_20_Instrn_13_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_20, driver I_RISC_CORE/ls_in_19_Instrn_14_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_19, driver I_RISC_CORE/ls_in_18_Instrn_15_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_18, driver I_RISC_CORE/ls_in_17_Instrn_16_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_28, driver I_RISC_CORE/ls_in_27_Instrn_6_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:10:03    141s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_32, driver I_RISC_CORE/ls_in_31_Instrn_2_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_35, driver I_RISC_CORE/ls_in_34_scan_enable/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U18/A (cell NBUFFX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_33, driver I_RISC_CORE/ls_in_32_Instrn_1_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_31, driver I_RISC_CORE/ls_in_30_Instrn_3_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_30, driver I_RISC_CORE/ls_in_29_Instrn_4_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_17, driver I_RISC_CORE/ls_in_16_Instrn_17_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:03    141s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_29, driver I_RISC_CORE/ls_in_28_Instrn_5_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:10:03    141s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:10:05    151s] Total number of fetched objects 48210
[05/07 01:10:05    151s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[05/07 01:10:05    151s] End delay calculation. (MEM=2800.83 CPU=0:00:10.4 REAL=0:00:02.0)
[05/07 01:10:10    154s] End delay calculation (fullDC). (MEM=2753.89 CPU=0:00:16.8 REAL=0:00:10.0)
[05/07 01:10:10    154s] *** CDM Built up (cpu=0:00:26.2  real=0:00:13.0  mem= 3732.9M) ***
[05/07 01:10:11    158s]    _____________________________________________________________
[05/07 01:10:11    158s]   /  Design State
[05/07 01:10:11    158s]  +--------------------------------------------------------------
[05/07 01:10:11    158s]  | unconnected nets:       16
[05/07 01:10:11    158s]  | signal nets: 
[05/07 01:10:11    158s]  |    routed nets:        0 (0.0% routed)
[05/07 01:10:11    158s]  |     total nets:    41543
[05/07 01:10:11    158s]  | clock nets: 
[05/07 01:10:11    158s]  |    routed nets:        0 (0.0% routed)
[05/07 01:10:11    158s]  |     total nets:       88
[05/07 01:10:11    158s]  +--------------------------------------------------------------
[05/07 01:10:11    158s] **INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
[05/07 01:10:11    158s] Resize ls_out_61_test_so1 (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_60_STACK_FULL -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_60_STACK_FULL (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_59_OUT_VALID -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_59_OUT_VALID (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_58_RESULT_DATA_0_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_58_RESULT_DATA_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_57_RESULT_DATA_1_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_57_RESULT_DATA_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_56_RESULT_DATA_2_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_56_RESULT_DATA_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_55_RESULT_DATA_3_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_55_RESULT_DATA_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_54_RESULT_DATA_4_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_54_RESULT_DATA_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_53_RESULT_DATA_5_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_53_RESULT_DATA_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_52_RESULT_DATA_6_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_52_RESULT_DATA_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_51_RESULT_DATA_7_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_51_RESULT_DATA_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_50_RESULT_DATA_8_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_50_RESULT_DATA_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_49_RESULT_DATA_9_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_49_RESULT_DATA_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_48_RESULT_DATA_10_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_48_RESULT_DATA_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_47_RESULT_DATA_11_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_47_RESULT_DATA_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_46_RESULT_DATA_12_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_46_RESULT_DATA_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_45_RESULT_DATA_13_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_45_RESULT_DATA_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_44_RESULT_DATA_14_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_44_RESULT_DATA_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_43_RESULT_DATA_15_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_43_RESULT_DATA_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_42_Rd_Instr -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_42_Rd_Instr (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_41_PSW_2_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_41_PSW_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_40_PSW_3_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_40_PSW_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_39_PSW_4_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_39_PSW_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_38_PSW_5_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_38_PSW_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_37_PSW_6_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_37_PSW_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_36_PSW_7_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_36_PSW_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_35_PSW_8_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_35_PSW_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_34_PSW_9_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_34_PSW_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_33_PSW_10_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_33_PSW_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_32_EndOfInstrn -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_32_EndOfInstrn (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_31_Xecutng_Instrn_0_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_31_Xecutng_Instrn_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_30_Xecutng_Instrn_1_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_30_Xecutng_Instrn_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_29_Xecutng_Instrn_2_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_29_Xecutng_Instrn_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_28_Xecutng_Instrn_3_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_28_Xecutng_Instrn_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_27_Xecutng_Instrn_4_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_27_Xecutng_Instrn_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_26_Xecutng_Instrn_5_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_26_Xecutng_Instrn_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_25_Xecutng_Instrn_6_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_25_Xecutng_Instrn_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_24_Xecutng_Instrn_7_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_24_Xecutng_Instrn_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_23_Xecutng_Instrn_8_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_23_Xecutng_Instrn_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_22_Xecutng_Instrn_9_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_22_Xecutng_Instrn_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_21_Xecutng_Instrn_10_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_21_Xecutng_Instrn_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_20_Xecutng_Instrn_11_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_20_Xecutng_Instrn_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_19_Xecutng_Instrn_12_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_19_Xecutng_Instrn_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_18_Xecutng_Instrn_13_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_18_Xecutng_Instrn_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_17_Xecutng_Instrn_14_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_17_Xecutng_Instrn_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_16_Xecutng_Instrn_15_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_16_Xecutng_Instrn_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_15_Xecutng_Instrn_16_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_15_Xecutng_Instrn_16_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_14_Xecutng_Instrn_17_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_14_Xecutng_Instrn_17_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_13_Xecutng_Instrn_18_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_13_Xecutng_Instrn_18_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_12_Xecutng_Instrn_19_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_12_Xecutng_Instrn_19_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_11_Xecutng_Instrn_20_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_11_Xecutng_Instrn_20_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_10_Xecutng_Instrn_21_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_10_Xecutng_Instrn_21_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_9_Xecutng_Instrn_22_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_9_Xecutng_Instrn_22_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_8_Xecutng_Instrn_23_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_8_Xecutng_Instrn_23_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_7_Xecutng_Instrn_24_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_7_Xecutng_Instrn_24_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_6_Xecutng_Instrn_25_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_6_Xecutng_Instrn_25_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_5_Xecutng_Instrn_26_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_5_Xecutng_Instrn_26_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_4_Xecutng_Instrn_27_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_4_Xecutng_Instrn_27_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_3_Xecutng_Instrn_28_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_3_Xecutng_Instrn_28_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_2_Xecutng_Instrn_29_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_2_Xecutng_Instrn_29_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_1_Xecutng_Instrn_30_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_1_Xecutng_Instrn_30_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> ecoChangeCell -inst ls_out_0_Xecutng_Instrn_31_ -cell LSDNSSX8_LVT
[05/07 01:10:11    158s] Resize ls_out_0_Xecutng_Instrn_31_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
[05/07 01:10:11    158s] <CMD> is_common_ui_mode
[05/07 01:10:11    158s] <CMD> setEcoMode -batchMode false
[05/07 01:10:11    158s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3732.9M, EPOCH TIME: 1746605411.184519
[05/07 01:10:11    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:10:11    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.160, REAL:0.076, MEM:3391.7M, EPOCH TIME: 1746605411.260984
[05/07 01:10:11    159s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3391.7M, EPOCH TIME: 1746605411.261289
[05/07 01:10:11    159s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3391.7M, EPOCH TIME: 1746605411.261431
[05/07 01:10:11    159s] Processing tracks to init pin-track alignment.
[05/07 01:10:11    159s] z: 2, totalTracks: 1
[05/07 01:10:11    159s] z: 4, totalTracks: 1
[05/07 01:10:11    159s] z: 6, totalTracks: 1
[05/07 01:10:11    159s] z: 8, totalTracks: 1
[05/07 01:10:11    159s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:10:11    159s] Cell ORCA_TOP LLGs are deleted
[05/07 01:10:11    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:10:11    159s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:10:11    159s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3390.3M, EPOCH TIME: 1746605411.310814
[05/07 01:10:11    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3390.3M, EPOCH TIME: 1746605411.313640
[05/07 01:10:11    159s] Max number of tech site patterns supported in site array is 256.
[05/07 01:10:11    159s] Core basic site is unit
[05/07 01:10:11    159s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:10:11    159s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:10:11    159s] Fast DP-INIT is on for default
[05/07 01:10:11    159s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:10:11    159s] SiteArray: use 1,466,368 bytes
[05/07 01:10:11    159s] SiteArray: current memory after site array memory allocation 3391.7M
[05/07 01:10:11    159s] SiteArray: FP blocked sites are writable
[05/07 01:10:11    159s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:10:11    159s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:10:11    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:10:11    159s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:3391.7M, EPOCH TIME: 1746605411.419122
[05/07 01:10:11    159s] Process 988 wires and vias for routing blockage analysis
[05/07 01:10:11    159s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.040, REAL:0.019, MEM:3391.7M, EPOCH TIME: 1746605411.437998
[05/07 01:10:11    159s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:10:11    159s] Atter site array init, number of instance map data is 0.
[05/07 01:10:11    159s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.260, REAL:0.135, MEM:3391.7M, EPOCH TIME: 1746605411.448693
[05/07 01:10:11    159s] 
[05/07 01:10:11    159s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:10:11    159s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:10:11    159s] OPERPROF:       Starting CMU at level 4, MEM:3391.7M, EPOCH TIME: 1746605411.512030
[05/07 01:10:11    159s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:3391.7M, EPOCH TIME: 1746605411.518292
[05/07 01:10:11    159s] 
[05/07 01:10:11    159s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:10:11    159s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.350, REAL:0.220, MEM:3391.7M, EPOCH TIME: 1746605411.531204
[05/07 01:10:11    159s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3391.7M, EPOCH TIME: 1746605411.531362
[05/07 01:10:11    159s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3391.7M, EPOCH TIME: 1746605411.532033
[05/07 01:10:11    159s] 
[05/07 01:10:11    159s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3391.7MB).
[05/07 01:10:11    159s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.430, REAL:0.304, MEM:3391.7M, EPOCH TIME: 1746605411.565163
[05/07 01:10:11    159s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.430, REAL:0.304, MEM:3391.7M, EPOCH TIME: 1746605411.565335
[05/07 01:10:11    159s] TDRefine: refinePlace mode is spiral
[05/07 01:10:11    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.1
[05/07 01:10:11    159s] OPERPROF: Starting Refine-Place at level 1, MEM:3391.7M, EPOCH TIME: 1746605411.568119
[05/07 01:10:11    159s] *** Starting refinePlace (0:02:41 mem=3391.7M) ***
[05/07 01:10:11    159s] Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
[05/07 01:10:11    159s] 
[05/07 01:10:11    159s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:10:11    159s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:10:11    159s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[05/07 01:10:11    159s] Type 'man IMPSP-2022' for more detail.
[05/07 01:10:11    159s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:10:11    159s] Found at least one IPOed Level-Shifter ls_out_61_test_so1.
[05/07 01:10:11    159s] Found 1 hard placement blockage before merging.
[05/07 01:10:11    159s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:10:11    159s] Zone map added 1 placement blockage(s) after merging.
[05/07 01:10:11    159s]   [CPU] ZoneMap creation: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:10:11    159s]   floorplan box (0.000 0.000)(982.528 593.712) regBox (10.032 10.032)(972.496 583.680)
[05/07 01:10:11    159s]     [CPU] spiCollectShifters: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:10:11    159s]   [CPU] NetListStuff: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:10:11    159s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:10:11    159s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:10:11    159s] Set min layer with default ( 2 )
[05/07 01:10:11    159s] Set max layer with default ( 127 )
[05/07 01:10:11    159s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:10:11    159s] Min route layer (adjusted) = 2
[05/07 01:10:11    159s] Max route layer (adjusted) = 10
[05/07 01:10:11    159s] Set min layer with default ( 2 )
[05/07 01:10:11    159s] Set max layer with default ( 127 )
[05/07 01:10:11    159s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:10:11    159s] Min route layer (adjusted) = 2
[05/07 01:10:11    159s] Max route layer (adjusted) = 10
[05/07 01:10:11    159s] Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
[05/07 01:10:11    159s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3391.7MB
[05/07 01:10:11    159s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3391.7MB) @(0:02:41 - 0:02:41).
[05/07 01:10:11    159s] *** Finished refinePlace (0:02:41 mem=3391.7M) ***
[05/07 01:10:11    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.1
[05/07 01:10:11    159s] OPERPROF: Finished Refine-Place at level 1, CPU:0.080, REAL:0.078, MEM:3391.7M, EPOCH TIME: 1746605411.646439
[05/07 01:10:11    159s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3391.7M, EPOCH TIME: 1746605411.646531
[05/07 01:10:11    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:10:11    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    159s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.070, REAL:0.029, MEM:3391.7M, EPOCH TIME: 1746605411.675484
[05/07 01:10:11    160s] ### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
[05/07 01:10:11    160s] <CMD> place_opt_design
[05/07 01:10:11    160s] #% Begin place_opt_design (date=05/07 01:10:11, mem=2761.0M)
[05/07 01:10:11    160s] **INFO: User settings:
[05/07 01:10:11    160s] setDesignMode -earlyClockFlow                false
[05/07 01:10:11    160s] setDesignMode -flowEffort                    standard
[05/07 01:10:11    160s] setDelayCalMode -engine                      aae
[05/07 01:10:11    160s] setOptMode -opt_enable_podv2_clock_opt_flow  false
[05/07 01:10:11    160s] setOptMode -opt_skew                         true
[05/07 01:10:11    160s] setOptMode -opt_skew_ccopt                   standard
[05/07 01:10:11    160s] setOptMode -opt_skew_post_route              false
[05/07 01:10:11    160s] setOptMode -opt_skew_pre_cts                 false
[05/07 01:10:11    160s] setAnalysisMode -analysisType                bcwc
[05/07 01:10:11    160s] 
[05/07 01:10:11    160s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:41.4/0:06:42.3 (0.4), mem = 3425.0M
[05/07 01:10:11    160s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/07 01:10:11    160s] *** Starting GigaPlace ***
[05/07 01:10:11    160s] #optDebug: fT-E <X 2 3 1 0>
[05/07 01:10:11    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:3425.0M, EPOCH TIME: 1746605411.961933
[05/07 01:10:11    160s] Processing tracks to init pin-track alignment.
[05/07 01:10:11    160s] z: 2, totalTracks: 1
[05/07 01:10:11    160s] z: 4, totalTracks: 1
[05/07 01:10:11    160s] z: 6, totalTracks: 1
[05/07 01:10:11    160s] z: 8, totalTracks: 1
[05/07 01:10:11    160s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:10:11    160s] Cell ORCA_TOP LLGs are deleted
[05/07 01:10:11    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:11    160s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:10:11    160s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:10:12    160s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3412.4M, EPOCH TIME: 1746605412.002209
[05/07 01:10:12    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:12    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:12    160s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3412.4M, EPOCH TIME: 1746605412.004826
[05/07 01:10:12    160s] Max number of tech site patterns supported in site array is 256.
[05/07 01:10:12    160s] Core basic site is unit
[05/07 01:10:12    160s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:10:12    160s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 01:10:12    160s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:10:12    160s] SiteArray: use 11,816,960 bytes
[05/07 01:10:12    160s] SiteArray: current memory after site array memory allocation 3423.7M
[05/07 01:10:12    160s] SiteArray: FP blocked sites are writable
[05/07 01:10:12    160s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:10:12    160s] SiteArray: use 1,466,368 bytes
[05/07 01:10:12    160s] SiteArray: current memory after site array memory allocation 3425.1M
[05/07 01:10:12    160s] SiteArray: FP blocked sites are writable
[05/07 01:10:12    160s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:10:12    160s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:10:12    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:10:12    160s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3425.1M, EPOCH TIME: 1746605412.140632
[05/07 01:10:12    160s] Process 63817 wires and vias for routing blockage analysis
[05/07 01:10:12    160s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.250, REAL:0.048, MEM:3425.1M, EPOCH TIME: 1746605412.188490
[05/07 01:10:12    160s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3425.1M, EPOCH TIME: 1746605412.188679
[05/07 01:10:12    160s] Process 988 wires and vias for routing blockage analysis
[05/07 01:10:12    160s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.016, MEM:3425.1M, EPOCH TIME: 1746605412.204699
[05/07 01:10:12    160s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:10:12    160s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:10:12    160s] Atter site array init, number of instance map data is 0.
[05/07 01:10:12    160s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.550, REAL:0.227, MEM:3425.1M, EPOCH TIME: 1746605412.232050
[05/07 01:10:12    161s] 
[05/07 01:10:12    161s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:10:12    161s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:10:12    161s] OPERPROF:     Starting CMU at level 3, MEM:3425.1M, EPOCH TIME: 1746605412.295339
[05/07 01:10:12    161s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:3425.1M, EPOCH TIME: 1746605412.303052
[05/07 01:10:12    161s] 
[05/07 01:10:12    161s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:10:12    161s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.640, REAL:0.315, MEM:3425.1M, EPOCH TIME: 1746605412.317507
[05/07 01:10:12    161s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3425.1M, EPOCH TIME: 1746605412.317643
[05/07 01:10:12    161s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3425.1M, EPOCH TIME: 1746605412.318389
[05/07 01:10:12    161s] 
[05/07 01:10:12    161s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=3425.1MB).
[05/07 01:10:12    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.750, REAL:0.404, MEM:3425.1M, EPOCH TIME: 1746605412.366285
[05/07 01:10:12    161s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3425.3M, EPOCH TIME: 1746605412.367486
[05/07 01:10:12    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:10:12    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:12    161s] Cell ORCA_TOP LLGs are deleted
[05/07 01:10:12    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:12    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:12    161s] # Resetting pin-track-align track data.
[05/07 01:10:12    161s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.100, REAL:0.047, MEM:3423.7M, EPOCH TIME: 1746605412.414783
[05/07 01:10:12    161s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.2/0:06:42.8 (0.4), mem = 3423.7M
[05/07 01:10:12    161s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:10:12    161s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:10:12    161s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:10:12    161s] Type 'man IMPSC-1001' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:10:12    161s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:10:12    161s] Type 'man IMPSC-1001' for more detail.
[05/07 01:10:12    161s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:10:12    161s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:10:12    161s] Start applying DEF ordered sections ...
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:10:12    161s] Type 'man IMPSC-1138' for more detail.
[05/07 01:10:12    161s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/07 01:10:12    161s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:10:12    161s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:10:12    161s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:10:12    161s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:10:12    161s] *** Scan Sanity Check Summary:
[05/07 01:10:12    161s] *** 3 scan chains passed sanity check.
[05/07 01:10:12    161s] [check_scan_connected]: number of scan connected with missing definition = 544, number of scan = 4835, number of sequential = 5190, percentage of missing scan cell = 10.48% (544 / 5190)
[05/07 01:10:12    161s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
[05/07 01:10:12    161s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/07 01:10:12    161s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/07 01:10:12    161s] Type 'man IMPEXT-3493' for more detail.
[05/07 01:10:13    161s] no activity file in design. spp won't run.
[05/07 01:10:13    162s] {MMLU 0 0 41647}
[05/07 01:10:13    162s] [oiLAM] Zs 10, 11
[05/07 01:10:13    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=3606.0M
[05/07 01:10:13    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=3606.0M
[05/07 01:10:13    162s] *** Start deleteBufferTree ***
[05/07 01:10:15    165s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/07 01:10:15    165s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/07 01:10:15    165s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/07 01:10:15    165s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/07 01:10:15    165s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/07 01:10:15    165s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/07 01:10:15    165s] Warning: Found 48 MSV violating nets before deleteBufferTree
[05/07 01:10:15    165s]   Will not remove AON buffers because removing them could give unexpected results
[05/07 01:10:15    165s] Info: Detect buffers to remove automatically.
[05/07 01:10:15    165s] Analyzing netlist ...
[05/07 01:10:16    165s] Updating netlist
[05/07 01:10:16    165s] 
[05/07 01:10:17    166s] *summary: 3434 instances (buffers/inverters) removed
[05/07 01:10:17    166s] *** Finish deleteBufferTree (0:00:04.5) ***
[05/07 01:10:17    166s] 
[05/07 01:10:17    166s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:10:17    166s] 
[05/07 01:10:17    166s] TimeStamp Deleting Cell Server End ...
[05/07 01:10:17    166s] Info: 8 threads available for lower-level modules during optimization.
[05/07 01:10:17    166s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3606.0M, EPOCH TIME: 1746605417.321007
[05/07 01:10:17    166s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/07 01:10:17    166s]  Deleted 0 physical inst  (cell - / prefix -).
[05/07 01:10:17    166s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.002, MEM:3606.0M, EPOCH TIME: 1746605417.322591
[05/07 01:10:17    166s] INFO: #ExclusiveGroups=0
[05/07 01:10:17    166s] INFO: There are no Exclusive Groups.
[05/07 01:10:17    166s] No user-set net weight.
[05/07 01:10:17    166s] Net fanout histogram:
[05/07 01:10:17    166s] 2		: 19267 (50.3%) nets
[05/07 01:10:17    166s] 3		: 10980 (28.7%) nets
[05/07 01:10:17    166s] 4     -	14	: 7236 (18.9%) nets
[05/07 01:10:17    166s] 15    -	39	: 760 (2.0%) nets
[05/07 01:10:17    166s] 40    -	79	: 10 (0.0%) nets
[05/07 01:10:17    166s] 80    -	159	: 0 (0.0%) nets
[05/07 01:10:17    166s] 160   -	319	: 3 (0.0%) nets
[05/07 01:10:17    166s] 320   -	639	: 14 (0.0%) nets
[05/07 01:10:17    166s] 640   -	1279	: 5 (0.0%) nets
[05/07 01:10:17    166s] 1280  -	2559	: 4 (0.0%) nets
[05/07 01:10:17    166s] 2560  -	5119	: 3 (0.0%) nets
[05/07 01:10:17    166s] 5120+		: 0 (0.0%) nets
[05/07 01:10:17    166s] no activity file in design. spp won't run.
[05/07 01:10:17    166s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[05/07 01:10:17    166s] 
[05/07 01:10:17    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:10:17    166s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:10:17    166s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:10:17    166s] Summary for sequential cells identification: 
[05/07 01:10:17    166s]   Identified SBFF number: 126
[05/07 01:10:17    166s]   Identified MBFF number: 0
[05/07 01:10:17    166s]   Identified SB Latch number: 36
[05/07 01:10:17    166s]   Identified MB Latch number: 0
[05/07 01:10:17    166s]   Not identified SBFF number: 180
[05/07 01:10:17    166s]   Not identified MBFF number: 0
[05/07 01:10:17    166s]   Not identified SB Latch number: 0
[05/07 01:10:17    166s]   Not identified MB Latch number: 0
[05/07 01:10:17    166s]   Number of sequential cells which are not FFs: 42
[05/07 01:10:17    166s]  Visiting view : test_worst_scenario
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]  Visiting view : func_worst_scenario
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]  Visiting view : test_best_scenario
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]  Visiting view : func_best_scenario
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:10:17    166s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:10:17    166s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:10:17    166s] TLC MultiMap info (StdDelay):
[05/07 01:10:17    166s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:10:17    166s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:10:17    166s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:10:17    166s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:10:17    166s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:10:17    166s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:10:17    166s]  Setting StdDelay to: 11ps
[05/07 01:10:17    166s] 
[05/07 01:10:17    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:10:17    166s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:10:17    166s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:10:17    166s] Type 'man IMPSC-1001' for more detail.
[05/07 01:10:17    166s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:10:17    166s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:10:17    166s] Type 'man IMPSC-1001' for more detail.
[05/07 01:10:17    166s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[05/07 01:10:17    166s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:10:17    166s] Start applying DEF ordered sections ...
[05/07 01:10:17    166s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:10:17    166s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:10:17    166s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:10:17    166s] *** Scan Sanity Check Summary:
[05/07 01:10:17    166s] *** 3 scan chains passed sanity check.
[05/07 01:10:17    166s] Processing tracks to init pin-track alignment.
[05/07 01:10:17    166s] z: 2, totalTracks: 1
[05/07 01:10:17    166s] z: 4, totalTracks: 1
[05/07 01:10:17    166s] z: 6, totalTracks: 1
[05/07 01:10:17    166s] z: 8, totalTracks: 1
[05/07 01:10:17    166s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:10:17    166s] Cell ORCA_TOP LLGs are deleted
[05/07 01:10:17    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:17    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:17    166s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:10:17    166s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:10:17    166s] #std cell=35696 (0 fixed + 35696 movable) #buf cell=32 #inv cell=3802 #block=40 (0 floating + 40 preplaced)
[05/07 01:10:17    166s] #ioInst=0 #net=38229 #term=149448 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=215, #floatPin=0
[05/07 01:10:17    166s] stdCell: 35660 single + 36 double + 0 multi
[05/07 01:10:17    166s] #unpreplaced instances with no terms = 404
[05/07 01:10:17    166s] #unpreplaced instances with one term = 132
[05/07 01:10:17    166s] Total standard cell length = 80.6555 (mm), area = 0.1350 (mm^2)
[05/07 01:10:17    166s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3606.0M, EPOCH TIME: 1746605417.487825
[05/07 01:10:17    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:17    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:10:17    166s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3606.0M, EPOCH TIME: 1746605417.488301
[05/07 01:10:17    166s] Max number of tech site patterns supported in site array is 256.
[05/07 01:10:17    166s] Core basic site is unit
[05/07 01:10:17    166s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:10:17    166s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 01:10:17    166s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:10:17    166s] SiteArray: use 11,816,960 bytes
[05/07 01:10:17    166s] SiteArray: current memory after site array memory allocation 3606.0M
[05/07 01:10:17    166s] SiteArray: FP blocked sites are writable
[05/07 01:10:17    167s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:10:17    167s] SiteArray: use 1,466,368 bytes
[05/07 01:10:17    167s] SiteArray: current memory after site array memory allocation 3607.4M
[05/07 01:10:17    167s] SiteArray: FP blocked sites are writable
[05/07 01:10:17    167s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:10:17    167s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:10:17    167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:10:17    167s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3607.4M, EPOCH TIME: 1746605417.580801
[05/07 01:10:17    167s] Process 63817 wires and vias for routing blockage analysis
[05/07 01:10:17    167s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.230, REAL:0.035, MEM:3607.4M, EPOCH TIME: 1746605417.615831
[05/07 01:10:17    167s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3607.4M, EPOCH TIME: 1746605417.615961
[05/07 01:10:17    167s] Process 988 wires and vias for routing blockage analysis
[05/07 01:10:17    167s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.013, MEM:3607.4M, EPOCH TIME: 1746605417.628635
[05/07 01:10:17    167s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:10:17    167s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:10:17    167s] Atter site array init, number of instance map data is 0.
[05/07 01:10:17    167s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.500, REAL:0.169, MEM:3607.4M, EPOCH TIME: 1746605417.657720
[05/07 01:10:17    167s] 
[05/07 01:10:17    167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:10:17    167s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:10:17    167s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.580, REAL:0.253, MEM:3607.4M, EPOCH TIME: 1746605417.740599
[05/07 01:10:17    167s] 
[05/07 01:10:17    167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:10:17    167s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:10:17    167s] 
[05/07 01:10:17    167s] Average module density = 0.566.
[05/07 01:10:17    167s] Density for module 'CLOCK_GROUP' = 0.570.
[05/07 01:10:17    167s]        = stdcell_area 2449 sites (622 um^2) / alloc_area 4297 sites (1092 um^2).
[05/07 01:10:17    167s] Density for module 'PD_RISC_CORE' = 0.473.
[05/07 01:10:17    167s]        = stdcell_area 22849 sites (5807 um^2) / alloc_area 48331 sites (12283 um^2).
[05/07 01:10:17    167s] Density for the rest of the design = 0.570.
[05/07 01:10:17    167s]        = stdcell_area 505834 sites (128555 um^2) / alloc_area 887512 sites (225556 um^2).
[05/07 01:10:17    167s] Density for the design = 0.565.
[05/07 01:10:17    167s]        = stdcell_area 531132 sites (134984 um^2) / alloc_area 940140 sites (238931 um^2).
[05/07 01:10:17    167s] Pin Density = 0.06513.
[05/07 01:10:17    167s]             = total # of pins 149448 / total area 2294720.
[05/07 01:10:17    167s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3607.4M, EPOCH TIME: 1746605417.799160
[05/07 01:10:17    167s] Identified 419 spare or floating instances, with no clusters.
[05/07 01:10:17    167s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.010, REAL:0.018, MEM:3607.4M, EPOCH TIME: 1746605417.816926
[05/07 01:10:17    167s] OPERPROF: Starting pre-place ADS at level 1, MEM:3607.4M, EPOCH TIME: 1746605417.822291
[05/07 01:10:17    167s] 
[05/07 01:10:17    167s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3607.4M, EPOCH TIME: 1746605417.864298
[05/07 01:10:17    167s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3607.4M, EPOCH TIME: 1746605417.864484
[05/07 01:10:17    167s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3607.4M, EPOCH TIME: 1746605417.864913
[05/07 01:10:17    167s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3607.4M, EPOCH TIME: 1746605417.864972
[05/07 01:10:17    167s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3607.4M, EPOCH TIME: 1746605417.865017
[05/07 01:10:17    167s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.028, MEM:3607.4M, EPOCH TIME: 1746605417.892979
[05/07 01:10:17    167s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3607.4M, EPOCH TIME: 1746605417.893138
[05/07 01:10:17    167s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.006, MEM:3607.4M, EPOCH TIME: 1746605417.899244
[05/07 01:10:17    167s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.040, REAL:0.035, MEM:3607.4M, EPOCH TIME: 1746605417.899485
[05/07 01:10:17    167s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.040, REAL:0.036, MEM:3607.4M, EPOCH TIME: 1746605417.900200
[05/07 01:10:17    167s] ADSU 0.565 -> 0.572. site 940140.200 -> 928592.650. GS 13.376
[05/07 01:10:17    167s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.150, REAL:0.133, MEM:3607.4M, EPOCH TIME: 1746605417.955063
[05/07 01:10:17    167s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3320.4M, EPOCH TIME: 1746605417.975225
[05/07 01:10:17    167s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3320.4M, EPOCH TIME: 1746605417.977186
[05/07 01:10:17    167s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3320.4M, EPOCH TIME: 1746605417.977310
[05/07 01:10:17    167s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.010, REAL:0.002, MEM:3320.4M, EPOCH TIME: 1746605417.977397
[05/07 01:10:17    167s] 
[05/07 01:10:18    167s] 
[05/07 01:10:18    167s] Initial padding reaches pin density 0.392 for CLOCK_GROUP
[05/07 01:10:18    167s] InitPadU 0.577 -> 0.611 for CLOCK_GROUP
[05/07 01:10:18    167s] Initial padding reaches pin density 0.470 for PD_RISC_CORE
[05/07 01:10:18    167s] InitPadU 0.478 -> 0.494 for PD_RISC_CORE
[05/07 01:10:18    167s] Initial padding reaches pin density 0.469 for top
[05/07 01:10:18    167s] InitPadU 0.577 -> 0.613 for top
[05/07 01:10:18    167s] 
[05/07 01:10:18    167s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[05/07 01:10:18    167s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3320.4M, EPOCH TIME: 1746605418.111499
[05/07 01:10:18    167s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3320.4M, EPOCH TIME: 1746605418.111762
[05/07 01:10:18    167s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3320.4M, EPOCH TIME: 1746605418.114014
[05/07 01:10:18    167s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.030, REAL:0.023, MEM:3320.4M, EPOCH TIME: 1746605418.136590
[05/07 01:10:18    167s] === lastAutoLevel = 10 
[05/07 01:10:18    168s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3320.4M, EPOCH TIME: 1746605418.191995
[05/07 01:10:18    168s] no activity file in design. spp won't run.
[05/07 01:10:18    168s] [spp] 0
[05/07 01:10:18    168s] [adp] 0:1:1:3
[05/07 01:10:18    168s] Applying net weight on 4(4 total detected) pipeline side nets, total chain number 9, total pipeline net 18
[05/07 01:10:18    168s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.010, REAL:0.011, MEM:3320.4M, EPOCH TIME: 1746605418.202734
[05/07 01:10:18    168s] Clock gating cells determined by native netlist tracing.
[05/07 01:10:18    168s] no activity file in design. spp won't run.
[05/07 01:10:18    168s] no activity file in design. spp won't run.
[05/07 01:10:18    168s] OPERPROF: Starting NP-MAIN at level 1, MEM:3320.4M, EPOCH TIME: 1746605418.208858
[05/07 01:10:19    168s] OPERPROF:   Starting NP-Place at level 2, MEM:3515.9M, EPOCH TIME: 1746605419.451053
[05/07 01:10:20    171s] Iteration  1: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
[05/07 01:10:20    171s]               Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
[05/07 01:10:20    171s]               cpu = 0:00:02.9 real = 0:00:01.0 mem = 3469.8M
[05/07 01:10:20    171s] Iteration  2: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
[05/07 01:10:20    171s]               Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
[05/07 01:10:20    171s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3470.8M
[05/07 01:10:20    171s] OPERPROF:     Starting InitSKP at level 3, MEM:3477.1M, EPOCH TIME: 1746605420.678443
[05/07 01:10:20    171s] 
[05/07 01:10:20    171s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:10:20    171s] 
[05/07 01:10:20    171s] TimeStamp Deleting Cell Server End ...
[05/07 01:10:20    171s] 
[05/07 01:10:20    171s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:10:20    171s] TLC MultiMap info (StdDelay):
[05/07 01:10:20    171s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:10:20    171s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:10:20    171s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:10:20    171s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:10:20    171s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:10:20    171s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:10:20    171s]  Setting StdDelay to: 11ps
[05/07 01:10:20    171s] 
[05/07 01:10:20    171s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:10:21    172s] 
[05/07 01:10:21    172s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:10:21    172s] 
[05/07 01:10:21    172s] TimeStamp Deleting Cell Server End ...
[05/07 01:10:21    172s] 
[05/07 01:10:21    172s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:10:21    172s] TLC MultiMap info (StdDelay):
[05/07 01:10:21    172s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:10:21    172s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:10:21    172s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:10:21    172s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:10:21    172s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:10:21    172s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:10:21    172s]  Setting StdDelay to: 11ps
[05/07 01:10:21    172s] 
[05/07 01:10:21    172s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:10:31    203s] *** Finished SKP initialization (cpu=0:00:31.3, real=0:00:11.0)***
[05/07 01:10:31    203s] OPERPROF:     Finished InitSKP at level 3, CPU:31.330, REAL:11.036, MEM:3982.9M, EPOCH TIME: 1746605431.714289
[05/07 01:10:32    205s] 
[05/07 01:10:32    205s] Active views After View pruning: 
[05/07 01:10:32    205s] func_worst_scenario
[05/07 01:10:33    208s] exp_mt_sequential is set from setPlaceMode option to 1
[05/07 01:10:33    208s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[05/07 01:10:33    208s] place_exp_mt_interval set to default 32
[05/07 01:10:33    208s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/07 01:10:45    269s] Iteration  3: Total net bbox = 5.296e+05 (3.82e+05 1.47e+05)
[05/07 01:10:45    269s]               Est.  stn bbox = 6.353e+05 (4.57e+05 1.78e+05)
[05/07 01:10:45    269s]               cpu = 0:01:38 real = 0:00:25.0 mem = 4372.7M
[05/07 01:11:18    438s] Iteration  4: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
[05/07 01:11:18    438s]               Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
[05/07 01:11:18    438s]               cpu = 0:02:49 real = 0:00:33.0 mem = 4489.3M
[05/07 01:11:18    438s] Iteration  5: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
[05/07 01:11:18    438s]               Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
[05/07 01:11:18    438s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4489.3M
[05/07 01:11:18    438s] OPERPROF:   Finished NP-Place at level 2, CPU:270.300, REAL:58.763, MEM:4361.2M, EPOCH TIME: 1746605478.214219
[05/07 01:11:18    439s] OPERPROF: Finished NP-MAIN at level 1, CPU:271.040, REAL:60.092, MEM:4361.2M, EPOCH TIME: 1746605478.301013
[05/07 01:11:18    439s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4361.2M, EPOCH TIME: 1746605478.335693
[05/07 01:11:18    439s] *Info(CAP): clkGateAware moves 15 insts, mean move: 158.26 um, max move: 447.68 um
[05/07 01:11:18    439s] *Info(CAP): max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (25.77, 355.58) --> (469.20, 351.34)
[05/07 01:11:18    439s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.020, REAL:0.021, MEM:4361.2M, EPOCH TIME: 1746605478.356727
[05/07 01:11:18    439s] OPERPROF: Starting NP-MAIN at level 1, MEM:4361.2M, EPOCH TIME: 1746605478.361158
[05/07 01:11:18    440s] OPERPROF:   Starting NP-Place at level 2, MEM:4457.3M, EPOCH TIME: 1746605478.731590
[05/07 01:11:59    659s] Iteration  6: Total net bbox = 5.846e+05 (3.74e+05 2.11e+05)
[05/07 01:11:59    660s]               Est.  stn bbox = 7.073e+05 (4.49e+05 2.58e+05)
[05/07 01:11:59    660s]               cpu = 0:03:39 real = 0:00:41.0 mem = 4515.3M
[05/07 01:11:59    660s] OPERPROF:   Finished NP-Place at level 2, CPU:219.420, REAL:40.379, MEM:4419.3M, EPOCH TIME: 1746605519.110693
[05/07 01:11:59    660s] OPERPROF: Finished NP-MAIN at level 1, CPU:221.060, REAL:40.843, MEM:4291.2M, EPOCH TIME: 1746605519.204455
[05/07 01:11:59    660s] Iteration  7: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
[05/07 01:11:59    660s]               Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
[05/07 01:11:59    660s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4291.2M
[05/07 01:11:59    660s] Iteration  8: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
[05/07 01:11:59    660s]               Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
[05/07 01:11:59    660s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4291.2M
[05/07 01:11:59    660s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4291.2M, EPOCH TIME: 1746605519.353925
[05/07 01:11:59    660s] *Info(CAP): clkGateAware moves 15 insts, mean move: 82.92 um, max move: 335.58 um
[05/07 01:11:59    660s] *Info(CAP): max move on inst (I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch): (297.32, 344.30) --> (572.74, 284.14)
[05/07 01:11:59    660s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.010, REAL:0.005, MEM:4291.2M, EPOCH TIME: 1746605519.359247
[05/07 01:11:59    660s] OPERPROF: Starting NP-MAIN at level 1, MEM:4291.2M, EPOCH TIME: 1746605519.363103
[05/07 01:11:59    661s] OPERPROF:   Starting NP-Place at level 2, MEM:4387.3M, EPOCH TIME: 1746605519.663501
[05/07 01:12:40    884s] OPERPROF:   Finished NP-Place at level 2, CPU:223.160, REAL:40.883, MEM:4402.3M, EPOCH TIME: 1746605560.546348
[05/07 01:12:40    884s] OPERPROF: Finished NP-MAIN at level 1, CPU:224.570, REAL:41.290, MEM:4274.2M, EPOCH TIME: 1746605560.653007
[05/07 01:12:40    884s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4274.2M, EPOCH TIME: 1746605560.656765
[05/07 01:12:40    884s] *Info(CAP): clkGateAware moves 15 insts, mean move: 57.54 um, max move: 129.85 um
[05/07 01:12:40    884s] *Info(CAP): max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (19.77, 343.92) --> (147.44, 346.10)
[05/07 01:12:40    884s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.008, MEM:4274.2M, EPOCH TIME: 1746605560.665058
[05/07 01:12:40    884s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4274.2M, EPOCH TIME: 1746605560.665218
[05/07 01:12:40    884s] Starting Early Global Route rough congestion estimation: mem = 4274.2M
[05/07 01:12:40    884s] (I)      Initializing eGR engine (rough)
[05/07 01:12:40    884s] Set min layer with default ( 2 )
[05/07 01:12:40    884s] Set max layer with default ( 127 )
[05/07 01:12:40    884s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:12:40    884s] Min route layer (adjusted) = 2
[05/07 01:12:40    884s] Max route layer (adjusted) = 10
[05/07 01:12:40    884s] (I)      clean place blk overflow:
[05/07 01:12:40    884s] (I)      H : enabled 0.60 0
[05/07 01:12:40    884s] (I)      V : enabled 0.60 0
[05/07 01:12:40    884s] (I)      Initializing eGR engine (rough)
[05/07 01:12:40    884s] Set min layer with default ( 2 )
[05/07 01:12:40    884s] Set max layer with default ( 127 )
[05/07 01:12:40    884s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:12:40    884s] Min route layer (adjusted) = 2
[05/07 01:12:40    884s] Max route layer (adjusted) = 10
[05/07 01:12:40    884s] (I)      clean place blk overflow:
[05/07 01:12:40    884s] (I)      H : enabled 0.60 0
[05/07 01:12:40    884s] (I)      V : enabled 0.60 0
[05/07 01:12:40    884s] (I)      Started Early Global Route kernel ( Curr Mem: 3.99 MB )
[05/07 01:12:40    884s] (I)      Running eGR Rough flow
[05/07 01:12:40    884s] (I)      # wire layers (front) : 11
[05/07 01:12:40    884s] (I)      # wire layers (back)  : 0
[05/07 01:12:40    884s] (I)      min wire layer : 1
[05/07 01:12:40    884s] (I)      max wire layer : 10
[05/07 01:12:40    884s] (I)      # cut layers (front) : 10
[05/07 01:12:40    884s] (I)      # cut layers (back)  : 0
[05/07 01:12:40    884s] (I)      min cut layer : 1
[05/07 01:12:40    884s] (I)      max cut layer : 9
[05/07 01:12:40    884s] (I)      =================================== Layers ===================================
[05/07 01:12:40    884s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:12:40    884s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:12:40    884s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:12:40    884s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:12:40    884s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:12:40    884s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:12:40    884s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:12:40    884s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:12:40    884s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:12:40    884s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:12:40    884s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:12:40    884s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:12:40    884s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:12:40    884s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:12:40    884s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:12:40    884s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:12:40    884s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:12:40    884s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:12:40    884s] (I)      Started Import and model ( Curr Mem: 3.99 MB )
[05/07 01:12:40    885s] (I)      == Non-default Options ==
[05/07 01:12:40    885s] (I)      Print mode                                         : 2
[05/07 01:12:40    885s] (I)      Stop if highly congested                           : false
[05/07 01:12:40    885s] (I)      Local connection modeling                          : true
[05/07 01:12:40    885s] (I)      Maximum routing layer                              : 10
[05/07 01:12:40    885s] (I)      Top routing layer                                  : 10
[05/07 01:12:40    885s] (I)      Assign partition pins                              : false
[05/07 01:12:40    885s] (I)      Support large GCell                                : true
[05/07 01:12:40    885s] (I)      Number of threads                                  : 8
[05/07 01:12:40    885s] (I)      Number of rows per GCell                           : 15
[05/07 01:12:40    885s] (I)      Max num rows per GCell                             : 32
[05/07 01:12:40    885s] (I)      Route tie net to shape                             : auto
[05/07 01:12:40    885s] (I)      Method to set GCell size                           : row
[05/07 01:12:40    885s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:12:40    885s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:12:40    885s] (I)      ============== Pin Summary ==============
[05/07 01:12:40    885s] (I)      +-------+--------+---------+------------+
[05/07 01:12:40    885s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:12:40    885s] (I)      +-------+--------+---------+------------+
[05/07 01:12:40    885s] (I)      |     1 | 147409 |  100.00 |        Pin |
[05/07 01:12:40    885s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:12:40    885s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:12:40    885s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:12:40    885s] (I)      +-------+--------+---------+------------+
[05/07 01:12:40    885s] (I)      Use row-based GCell size
[05/07 01:12:40    885s] (I)      Use row-based GCell align
[05/07 01:12:40    885s] (I)      layer 0 area = 10000
[05/07 01:12:40    885s] (I)      layer 1 area = 16000
[05/07 01:12:40    885s] (I)      layer 2 area = 16000
[05/07 01:12:40    885s] (I)      layer 3 area = 16000
[05/07 01:12:40    885s] (I)      layer 4 area = 16000
[05/07 01:12:40    885s] (I)      layer 5 area = 16000
[05/07 01:12:40    885s] (I)      layer 6 area = 16000
[05/07 01:12:40    885s] (I)      layer 7 area = 16000
[05/07 01:12:40    885s] (I)      layer 8 area = 55000
[05/07 01:12:40    885s] (I)      layer 9 area = 4000000
[05/07 01:12:40    885s] (I)      GCell unit size   : 1672
[05/07 01:12:40    885s] (I)      GCell multiplier  : 15
[05/07 01:12:40    885s] (I)      GCell row height  : 1672
[05/07 01:12:40    885s] (I)      Actual row height : 1672
[05/07 01:12:40    885s] (I)      GCell align ref   : 10032 10032
[05/07 01:12:40    885s] (I)      Track table information for default rule: 
[05/07 01:12:40    885s] (I)      M1 has single uniform track structure
[05/07 01:12:40    885s] (I)      M2 has single uniform track structure
[05/07 01:12:40    885s] (I)      M3 has single uniform track structure
[05/07 01:12:40    885s] (I)      M4 has single uniform track structure
[05/07 01:12:40    885s] (I)      M5 has single uniform track structure
[05/07 01:12:40    885s] (I)      M6 has single uniform track structure
[05/07 01:12:40    885s] (I)      M7 has single uniform track structure
[05/07 01:12:40    885s] (I)      M8 has single uniform track structure
[05/07 01:12:40    885s] (I)      M9 has single uniform track structure
[05/07 01:12:40    885s] (I)      MRDL has single uniform track structure
[05/07 01:12:40    885s] (I)      ============== Default via ===============
[05/07 01:12:40    885s] (I)      +---+------------------+-----------------+
[05/07 01:12:40    885s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:12:40    885s] (I)      +---+------------------+-----------------+
[05/07 01:12:40    885s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:12:40    885s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:12:40    885s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:12:40    885s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:12:40    885s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:12:40    885s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:12:40    885s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:12:40    885s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:12:40    885s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:12:40    885s] (I)      +---+------------------+-----------------+
[05/07 01:12:40    885s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:12:40    885s] (I)      Read 99082 PG shapes
[05/07 01:12:40    885s] (I)      Read 0 clock shapes
[05/07 01:12:40    885s] (I)      Read 0 other shapes
[05/07 01:12:40    885s] (I)      #Routing Blockages  : 0
[05/07 01:12:40    885s] (I)      #Instance Blockages : 23020
[05/07 01:12:40    885s] (I)      #PG Blockages       : 99082
[05/07 01:12:40    885s] (I)      #Halo Blockages     : 0
[05/07 01:12:40    885s] (I)      #Boundary Blockages : 0
[05/07 01:12:40    885s] (I)      #Clock Blockages    : 0
[05/07 01:12:40    885s] (I)      #Other Blockages    : 0
[05/07 01:12:40    885s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:12:40    885s] (I)      Custom ignore net properties:
[05/07 01:12:40    885s] (I)      1 : NotLegal
[05/07 01:12:40    885s] (I)      Default ignore net properties:
[05/07 01:12:40    885s] (I)      1 : Special
[05/07 01:12:40    885s] (I)      2 : Analog
[05/07 01:12:40    885s] (I)      3 : Fixed
[05/07 01:12:40    885s] (I)      4 : Skipped
[05/07 01:12:40    885s] (I)      5 : MixedSignal
[05/07 01:12:40    885s] (I)      Prerouted net properties:
[05/07 01:12:40    885s] (I)      1 : NotLegal
[05/07 01:12:40    885s] (I)      2 : Special
[05/07 01:12:40    885s] (I)      3 : Analog
[05/07 01:12:40    885s] (I)      4 : Fixed
[05/07 01:12:40    885s] (I)      5 : Skipped
[05/07 01:12:40    885s] (I)      6 : MixedSignal
[05/07 01:12:40    885s] (I)      Early global route reroute all routable nets
[05/07 01:12:40    885s] (I)      #prerouted nets         : 0
[05/07 01:12:40    885s] (I)      #prerouted special nets : 0
[05/07 01:12:40    885s] (I)      #prerouted wires        : 0
[05/07 01:12:40    885s] (I)      Read 38229 nets ( ignored 0 )
[05/07 01:12:40    885s] (I)        Front-side 38229 ( ignored 0 )
[05/07 01:12:40    885s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:12:40    885s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:12:41    885s] (I)      Reading macro buffers
[05/07 01:12:41    885s] (I)      Number of macros with buffers: 0
[05/07 01:12:41    885s] (I)      early_global_route_priority property id does not exist.
[05/07 01:12:41    885s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:12:41    885s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:12:41    885s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:12:41    885s] (I)      Number of ignored nets                =      0
[05/07 01:12:41    885s] (I)      Number of connected nets              =      0
[05/07 01:12:41    885s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:12:41    885s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:12:41    885s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:12:41    885s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:12:41    885s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:12:41    885s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:12:41    885s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:12:41    885s] (I)      There are 88 clock nets ( 0 with NDR ).
[05/07 01:12:41    885s] (I)      Ndr track 0 does not exist
[05/07 01:12:41    885s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:12:41    885s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:12:41    885s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:12:41    885s] (I)      Site width          :   152  (dbu)
[05/07 01:12:41    885s] (I)      Row height          :  1672  (dbu)
[05/07 01:12:41    885s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:12:41    885s] (I)      GCell width         : 25080  (dbu)
[05/07 01:12:41    885s] (I)      GCell height        : 25080  (dbu)
[05/07 01:12:41    885s] (I)      Grid                :    40    24    10
[05/07 01:12:41    885s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:12:41    885s] (I)      Vertical capacity   :     0 25080     0 25080     0 25080     0 25080     0 25080
[05/07 01:12:41    885s] (I)      Horizontal capacity :     0     0 25080     0 25080     0 25080     0 25080     0
[05/07 01:12:41    885s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:12:41    885s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:12:41    885s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:12:41    885s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:12:41    885s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:12:41    885s] (I)      Num tracks per GCell: 250.80 165.00 82.50 82.50 41.25 41.25 20.62 20.62 10.31  5.16
[05/07 01:12:41    885s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:12:41    885s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:12:41    885s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:12:41    885s] (I)      --------------------------------------------------------
[05/07 01:12:41    885s] 
[05/07 01:12:41    885s] (I)      ============ Routing rule table ============
[05/07 01:12:41    885s] (I)      Rule id: 0  Nets: 38229
[05/07 01:12:41    885s] (I)      ========================================
[05/07 01:12:41    885s] (I)      
[05/07 01:12:41    885s] (I)      ======== NDR :  =========
[05/07 01:12:41    885s] (I)      +--------------+--------+
[05/07 01:12:41    885s] (I)      |           ID |      0 |
[05/07 01:12:41    885s] (I)      |         Name |        |
[05/07 01:12:41    885s] (I)      |      Default |    yes |
[05/07 01:12:41    885s] (I)      |  Clk Special |     no |
[05/07 01:12:41    885s] (I)      | Hard spacing |     no |
[05/07 01:12:41    885s] (I)      |    NDR track | (none) |
[05/07 01:12:41    885s] (I)      |      NDR via | (none) |
[05/07 01:12:41    885s] (I)      |  Extra space |      0 |
[05/07 01:12:41    885s] (I)      |      Shields |      0 |
[05/07 01:12:41    885s] (I)      |   Demand (H) |      1 |
[05/07 01:12:41    885s] (I)      |   Demand (V) |      1 |
[05/07 01:12:41    885s] (I)      |        #Nets |  38229 |
[05/07 01:12:41    885s] (I)      +--------------+--------+
[05/07 01:12:41    885s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:12:41    885s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:12:41    885s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:12:41    885s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:12:41    885s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:12:41    885s] (I)      =============== Blocked Tracks ===============
[05/07 01:12:41    885s] (I)      +-------+---------+----------+---------------+
[05/07 01:12:41    885s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:12:41    885s] (I)      +-------+---------+----------+---------------+
[05/07 01:12:41    885s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:12:41    885s] (I)      |     2 |  155112 |    78320 |        50.49% |
[05/07 01:12:41    885s] (I)      |     3 |   78120 |    40765 |        52.18% |
[05/07 01:12:41    885s] (I)      |     4 |   77568 |    39168 |        50.50% |
[05/07 01:12:41    885s] (I)      |     5 |   39040 |    20882 |        53.49% |
[05/07 01:12:41    885s] (I)      |     6 |   38760 |     3886 |        10.03% |
[05/07 01:12:41    885s] (I)      |     7 |   19520 |     2382 |        12.20% |
[05/07 01:12:41    885s] (I)      |     8 |   19368 |     1733 |         8.95% |
[05/07 01:12:41    885s] (I)      |     9 |    9760 |        0 |         0.00% |
[05/07 01:12:41    885s] (I)      |    10 |    4824 |        0 |         0.00% |
[05/07 01:12:41    885s] (I)      +-------+---------+----------+---------------+
[05/07 01:12:41    885s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.35 sec, Curr Mem: 4.00 MB )
[05/07 01:12:41    885s] (I)      Reset routing kernel
[05/07 01:12:41    885s] (I)      numLocalWires=188484  numGlobalNetBranches=49169  numLocalNetBranches=45237
[05/07 01:12:41    885s] (I)      totalPins=149448  totalGlobalPin=28592 (19.13%)
[05/07 01:12:41    885s] (I)      total 2D Cap : 268156 = (88483 H, 179673 V)
[05/07 01:12:41    885s] (I)      total 2D Demand : 4557 = (0 H, 4557 V)
[05/07 01:12:41    885s] (I)      #blocked GCells = 0
[05/07 01:12:41    885s] (I)      #regions = 1
[05/07 01:12:41    885s] (I)      
[05/07 01:12:41    885s] (I)      ============  Phase 1a Route ============
[05/07 01:12:41    885s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:12:41    885s] (I)      Usage: 29598 = (18527 H, 11071 V) = (20.94% H, 6.16% V) = (4.647e+05um H, 2.777e+05um V)
[05/07 01:12:41    885s] (I)      
[05/07 01:12:41    885s] (I)      ============  Phase 1b Route ============
[05/07 01:12:41    885s] (I)      Usage: 29598 = (18527 H, 11071 V) = (20.94% H, 6.16% V) = (4.647e+05um H, 2.777e+05um V)
[05/07 01:12:41    885s] (I)      eGR overflow: 0.75% H + 0.00% V
[05/07 01:12:41    885s] 
[05/07 01:12:41    885s] (I)      Updating congestion map
[05/07 01:12:41    885s] (I)      Overflow after Early Global Route 0.31% H + 0.00% V
[05/07 01:12:41    885s] (I)      Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.45 sec, Curr Mem: 4.00 MB )
[05/07 01:12:41    885s] Finished Early Global Route rough congestion estimation: mem = 4188.7M
[05/07 01:12:41    885s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.590, REAL:0.502, MEM:4188.7M, EPOCH TIME: 1746605561.167122
[05/07 01:12:41    885s] earlyGlobalRoute rough estimation gcell size 15 row height
[05/07 01:12:41    885s] OPERPROF: Starting CDPad at level 1, MEM:4188.7M, EPOCH TIME: 1746605561.168717
[05/07 01:12:41    886s] CDPadU 0.606 -> 0.625. R=0.571, N=35292, GS=25.080
[05/07 01:12:41    886s] OPERPROF: Finished CDPad at level 1, CPU:0.630, REAL:0.173, MEM:4193.3M, EPOCH TIME: 1746605561.342119
[05/07 01:12:41    886s] OPERPROF: Starting NP-MAIN at level 1, MEM:4193.3M, EPOCH TIME: 1746605561.347457
[05/07 01:12:41    887s] OPERPROF:   Starting NP-Place at level 2, MEM:4310.7M, EPOCH TIME: 1746605561.747339
[05/07 01:12:42    888s] OPERPROF:   Finished NP-Place at level 2, CPU:1.010, REAL:0.353, MEM:4394.4M, EPOCH TIME: 1746605562.100510
[05/07 01:12:42    888s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.680, REAL:0.864, MEM:4266.4M, EPOCH TIME: 1746605562.211492
[05/07 01:12:42    888s] Global placement CDP skipped at cutLevel 9.
[05/07 01:12:42    888s] Iteration  9: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
[05/07 01:12:42    888s]               Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
[05/07 01:12:42    888s]               cpu = 0:03:49 real = 0:00:43.0 mem = 4266.4M
[05/07 01:12:42    888s] Iteration 10: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
[05/07 01:12:42    888s]               Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
[05/07 01:12:42    888s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4266.4M
[05/07 01:12:42    889s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4266.4M, EPOCH TIME: 1746605562.379583
[05/07 01:12:42    889s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 01:12:42    889s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.010, REAL:0.010, MEM:4266.4M, EPOCH TIME: 1746605562.389311
[05/07 01:12:42    889s] OPERPROF: Starting NP-MAIN at level 1, MEM:4266.4M, EPOCH TIME: 1746605562.394937
[05/07 01:12:42    890s] OPERPROF:   Starting NP-Place at level 2, MEM:4362.4M, EPOCH TIME: 1746605562.752420
[05/07 01:13:10   1040s] OPERPROF:   Finished NP-Place at level 2, CPU:150.200, REAL:27.642, MEM:4403.1M, EPOCH TIME: 1746605590.394460
[05/07 01:13:10   1040s] OPERPROF: Finished NP-MAIN at level 1, CPU:151.810, REAL:28.104, MEM:4275.0M, EPOCH TIME: 1746605590.498463
[05/07 01:13:10   1040s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4275.0M, EPOCH TIME: 1746605590.502451
[05/07 01:13:10   1040s] *Info(CAP): clkGateAware moves 15 insts, mean move: 50.32 um, max move: 125.96 um
[05/07 01:13:10   1040s] *Info(CAP): max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (24.12, 340.12) --> (147.44, 342.76)
[05/07 01:13:10   1040s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.006, MEM:4275.0M, EPOCH TIME: 1746605590.508647
[05/07 01:13:10   1040s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4275.0M, EPOCH TIME: 1746605590.508820
[05/07 01:13:10   1040s] Starting Early Global Route rough congestion estimation: mem = 4275.0M
[05/07 01:13:10   1040s] (I)      Initializing eGR engine (rough)
[05/07 01:13:10   1040s] Set min layer with default ( 2 )
[05/07 01:13:10   1040s] Set max layer with default ( 127 )
[05/07 01:13:10   1040s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:13:10   1040s] Min route layer (adjusted) = 2
[05/07 01:13:10   1040s] Max route layer (adjusted) = 10
[05/07 01:13:10   1040s] (I)      clean place blk overflow:
[05/07 01:13:10   1040s] (I)      H : enabled 0.60 0
[05/07 01:13:10   1040s] (I)      V : enabled 0.60 0
[05/07 01:13:10   1040s] (I)      Initializing eGR engine (rough)
[05/07 01:13:10   1040s] Set min layer with default ( 2 )
[05/07 01:13:10   1040s] Set max layer with default ( 127 )
[05/07 01:13:10   1040s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:13:10   1040s] Min route layer (adjusted) = 2
[05/07 01:13:10   1040s] Max route layer (adjusted) = 10
[05/07 01:13:10   1040s] (I)      clean place blk overflow:
[05/07 01:13:10   1040s] (I)      H : enabled 0.60 0
[05/07 01:13:10   1040s] (I)      V : enabled 0.60 0
[05/07 01:13:10   1040s] (I)      Started Early Global Route kernel ( Curr Mem: 4.00 MB )
[05/07 01:13:10   1040s] (I)      Running eGR Rough flow
[05/07 01:13:10   1040s] (I)      # wire layers (front) : 11
[05/07 01:13:10   1040s] (I)      # wire layers (back)  : 0
[05/07 01:13:10   1040s] (I)      min wire layer : 1
[05/07 01:13:10   1040s] (I)      max wire layer : 10
[05/07 01:13:10   1040s] (I)      # cut layers (front) : 10
[05/07 01:13:10   1040s] (I)      # cut layers (back)  : 0
[05/07 01:13:10   1040s] (I)      min cut layer : 1
[05/07 01:13:10   1040s] (I)      max cut layer : 9
[05/07 01:13:10   1040s] (I)      =================================== Layers ===================================
[05/07 01:13:10   1040s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:10   1040s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:13:10   1040s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:10   1040s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:13:10   1040s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:13:10   1040s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:13:10   1040s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:13:10   1040s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:13:10   1040s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:13:10   1040s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:13:10   1040s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:13:10   1040s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:13:10   1040s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:13:10   1040s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:13:10   1040s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:10   1040s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:13:10   1040s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:13:10   1040s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:10   1040s] (I)      Started Import and model ( Curr Mem: 4.00 MB )
[05/07 01:13:10   1041s] (I)      == Non-default Options ==
[05/07 01:13:10   1041s] (I)      Print mode                                         : 2
[05/07 01:13:10   1041s] (I)      Stop if highly congested                           : false
[05/07 01:13:10   1041s] (I)      Local connection modeling                          : true
[05/07 01:13:10   1041s] (I)      Maximum routing layer                              : 10
[05/07 01:13:10   1041s] (I)      Top routing layer                                  : 10
[05/07 01:13:10   1041s] (I)      Assign partition pins                              : false
[05/07 01:13:10   1041s] (I)      Support large GCell                                : true
[05/07 01:13:10   1041s] (I)      Number of threads                                  : 8
[05/07 01:13:10   1041s] (I)      Number of rows per GCell                           : 8
[05/07 01:13:10   1041s] (I)      Max num rows per GCell                             : 32
[05/07 01:13:10   1041s] (I)      Route tie net to shape                             : auto
[05/07 01:13:10   1041s] (I)      Method to set GCell size                           : row
[05/07 01:13:10   1041s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:13:10   1041s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:13:10   1041s] (I)      ============== Pin Summary ==============
[05/07 01:13:10   1041s] (I)      +-------+--------+---------+------------+
[05/07 01:13:10   1041s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:13:10   1041s] (I)      +-------+--------+---------+------------+
[05/07 01:13:10   1041s] (I)      |     1 | 147409 |  100.00 |        Pin |
[05/07 01:13:10   1041s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:13:10   1041s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:13:10   1041s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:13:10   1041s] (I)      +-------+--------+---------+------------+
[05/07 01:13:10   1041s] (I)      Use row-based GCell size
[05/07 01:13:10   1041s] (I)      Use row-based GCell align
[05/07 01:13:10   1041s] (I)      layer 0 area = 10000
[05/07 01:13:10   1041s] (I)      layer 1 area = 16000
[05/07 01:13:10   1041s] (I)      layer 2 area = 16000
[05/07 01:13:10   1041s] (I)      layer 3 area = 16000
[05/07 01:13:10   1041s] (I)      layer 4 area = 16000
[05/07 01:13:10   1041s] (I)      layer 5 area = 16000
[05/07 01:13:10   1041s] (I)      layer 6 area = 16000
[05/07 01:13:10   1041s] (I)      layer 7 area = 16000
[05/07 01:13:10   1041s] (I)      layer 8 area = 55000
[05/07 01:13:10   1041s] (I)      layer 9 area = 4000000
[05/07 01:13:10   1041s] (I)      GCell unit size   : 1672
[05/07 01:13:10   1041s] (I)      GCell multiplier  : 8
[05/07 01:13:10   1041s] (I)      GCell row height  : 1672
[05/07 01:13:10   1041s] (I)      Actual row height : 1672
[05/07 01:13:10   1041s] (I)      GCell align ref   : 10032 10032
[05/07 01:13:10   1041s] (I)      Track table information for default rule: 
[05/07 01:13:10   1041s] (I)      M1 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M2 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M3 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M4 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M5 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M6 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M7 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M8 has single uniform track structure
[05/07 01:13:10   1041s] (I)      M9 has single uniform track structure
[05/07 01:13:10   1041s] (I)      MRDL has single uniform track structure
[05/07 01:13:10   1041s] (I)      ============== Default via ===============
[05/07 01:13:10   1041s] (I)      +---+------------------+-----------------+
[05/07 01:13:10   1041s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:13:10   1041s] (I)      +---+------------------+-----------------+
[05/07 01:13:10   1041s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:13:10   1041s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:13:10   1041s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:13:10   1041s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:13:10   1041s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:13:10   1041s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:13:10   1041s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:13:10   1041s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:13:10   1041s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:13:10   1041s] (I)      +---+------------------+-----------------+
[05/07 01:13:10   1041s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:13:10   1041s] (I)      Read 99082 PG shapes
[05/07 01:13:10   1041s] (I)      Read 0 clock shapes
[05/07 01:13:10   1041s] (I)      Read 0 other shapes
[05/07 01:13:10   1041s] (I)      #Routing Blockages  : 0
[05/07 01:13:10   1041s] (I)      #Instance Blockages : 23020
[05/07 01:13:10   1041s] (I)      #PG Blockages       : 99082
[05/07 01:13:10   1041s] (I)      #Halo Blockages     : 0
[05/07 01:13:10   1041s] (I)      #Boundary Blockages : 0
[05/07 01:13:10   1041s] (I)      #Clock Blockages    : 0
[05/07 01:13:10   1041s] (I)      #Other Blockages    : 0
[05/07 01:13:10   1041s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:13:10   1041s] (I)      Custom ignore net properties:
[05/07 01:13:10   1041s] (I)      1 : NotLegal
[05/07 01:13:10   1041s] (I)      Default ignore net properties:
[05/07 01:13:10   1041s] (I)      1 : Special
[05/07 01:13:10   1041s] (I)      2 : Analog
[05/07 01:13:10   1041s] (I)      3 : Fixed
[05/07 01:13:10   1041s] (I)      4 : Skipped
[05/07 01:13:10   1041s] (I)      5 : MixedSignal
[05/07 01:13:10   1041s] (I)      Prerouted net properties:
[05/07 01:13:10   1041s] (I)      1 : NotLegal
[05/07 01:13:10   1041s] (I)      2 : Special
[05/07 01:13:10   1041s] (I)      3 : Analog
[05/07 01:13:10   1041s] (I)      4 : Fixed
[05/07 01:13:10   1041s] (I)      5 : Skipped
[05/07 01:13:10   1041s] (I)      6 : MixedSignal
[05/07 01:13:10   1041s] (I)      Early global route reroute all routable nets
[05/07 01:13:10   1041s] (I)      #prerouted nets         : 0
[05/07 01:13:10   1041s] (I)      #prerouted special nets : 0
[05/07 01:13:10   1041s] (I)      #prerouted wires        : 0
[05/07 01:13:10   1041s] (I)      Read 38229 nets ( ignored 0 )
[05/07 01:13:10   1041s] (I)        Front-side 38229 ( ignored 0 )
[05/07 01:13:10   1041s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:13:10   1041s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:13:10   1041s] (I)      Reading macro buffers
[05/07 01:13:10   1041s] (I)      Number of macros with buffers: 0
[05/07 01:13:10   1041s] (I)      early_global_route_priority property id does not exist.
[05/07 01:13:10   1041s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:13:10   1041s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:13:10   1041s] (I)      Number of ignored nets                =      0
[05/07 01:13:10   1041s] (I)      Number of connected nets              =      0
[05/07 01:13:10   1041s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:13:10   1041s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:13:10   1041s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:13:10   1041s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:13:10   1041s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:13:10   1041s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:13:10   1041s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:13:10   1041s] (I)      There are 88 clock nets ( 0 with NDR ).
[05/07 01:13:10   1041s] (I)      Ndr track 0 does not exist
[05/07 01:13:10   1041s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:13:10   1041s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:13:10   1041s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:13:10   1041s] (I)      Site width          :   152  (dbu)
[05/07 01:13:10   1041s] (I)      Row height          :  1672  (dbu)
[05/07 01:13:10   1041s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:13:10   1041s] (I)      GCell width         : 13376  (dbu)
[05/07 01:13:10   1041s] (I)      GCell height        : 13376  (dbu)
[05/07 01:13:10   1041s] (I)      Grid                :    74    45    10
[05/07 01:13:10   1041s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:13:10   1041s] (I)      Vertical capacity   :     0 13376     0 13376     0 13376     0 13376     0 13376
[05/07 01:13:10   1041s] (I)      Horizontal capacity :     0     0 13376     0 13376     0 13376     0 13376     0
[05/07 01:13:10   1041s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:13:10   1041s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:13:10   1041s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:13:10   1041s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:13:10   1041s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:13:10   1041s] (I)      Num tracks per GCell: 133.76 88.00 44.00 44.00 22.00 22.00 11.00 11.00  5.50  2.75
[05/07 01:13:10   1041s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:13:10   1041s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:13:10   1041s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:13:10   1041s] (I)      --------------------------------------------------------
[05/07 01:13:10   1041s] 
[05/07 01:13:10   1041s] (I)      ============ Routing rule table ============
[05/07 01:13:10   1041s] (I)      Rule id: 0  Nets: 38229
[05/07 01:13:10   1041s] (I)      ========================================
[05/07 01:13:10   1041s] (I)      
[05/07 01:13:10   1041s] (I)      ======== NDR :  =========
[05/07 01:13:10   1041s] (I)      +--------------+--------+
[05/07 01:13:10   1041s] (I)      |           ID |      0 |
[05/07 01:13:10   1041s] (I)      |         Name |        |
[05/07 01:13:10   1041s] (I)      |      Default |    yes |
[05/07 01:13:10   1041s] (I)      |  Clk Special |     no |
[05/07 01:13:10   1041s] (I)      | Hard spacing |     no |
[05/07 01:13:10   1041s] (I)      |    NDR track | (none) |
[05/07 01:13:10   1041s] (I)      |      NDR via | (none) |
[05/07 01:13:10   1041s] (I)      |  Extra space |      0 |
[05/07 01:13:10   1041s] (I)      |      Shields |      0 |
[05/07 01:13:10   1041s] (I)      |   Demand (H) |      1 |
[05/07 01:13:10   1041s] (I)      |   Demand (V) |      1 |
[05/07 01:13:10   1041s] (I)      |        #Nets |  38229 |
[05/07 01:13:10   1041s] (I)      +--------------+--------+
[05/07 01:13:10   1041s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:13:10   1041s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:13:10   1041s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:13:10   1041s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:13:10   1041s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:13:10   1041s] (I)      =============== Blocked Tracks ===============
[05/07 01:13:10   1041s] (I)      +-------+---------+----------+---------------+
[05/07 01:13:10   1041s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:13:10   1041s] (I)      +-------+---------+----------+---------------+
[05/07 01:13:10   1041s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:13:10   1041s] (I)      |     2 |  290835 |   139345 |        47.91% |
[05/07 01:13:10   1041s] (I)      |     3 |  144522 |    72356 |        50.07% |
[05/07 01:13:10   1041s] (I)      |     4 |  145440 |    69685 |        47.91% |
[05/07 01:13:10   1041s] (I)      |     5 |   72224 |    37024 |        51.26% |
[05/07 01:13:10   1041s] (I)      |     6 |   72675 |     5363 |         7.38% |
[05/07 01:13:10   1041s] (I)      |     7 |   36112 |     4164 |        11.53% |
[05/07 01:13:10   1041s] (I)      |     8 |   36315 |     3171 |         8.73% |
[05/07 01:13:10   1041s] (I)      |     9 |   18056 |        0 |         0.00% |
[05/07 01:13:10   1041s] (I)      |    10 |    9045 |        0 |         0.00% |
[05/07 01:13:10   1041s] (I)      +-------+---------+----------+---------------+
[05/07 01:13:10   1041s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.33 sec, Curr Mem: 4.00 MB )
[05/07 01:13:10   1041s] (I)      Reset routing kernel
[05/07 01:13:10   1041s] (I)      numLocalWires=165864  numGlobalNetBranches=49224  numLocalNetBranches=33879
[05/07 01:13:10   1041s] (I)      totalPins=149448  totalGlobalPin=45265 (30.29%)
[05/07 01:13:10   1041s] (I)      total 2D Cap : 517055 = (165477 H, 351578 V)
[05/07 01:13:10   1041s] (I)      total 2D Demand : 7595 = (0 H, 7595 V)
[05/07 01:13:10   1041s] (I)      #blocked GCells = 0
[05/07 01:13:10   1041s] (I)      #regions = 1
[05/07 01:13:10   1041s] (I)      
[05/07 01:13:10   1041s] (I)      ============  Phase 1a Route ============
[05/07 01:13:10   1041s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:13:10   1041s] (I)      Usage: 56903 = (35050 H, 21853 V) = (21.18% H, 6.22% V) = (4.688e+05um H, 2.923e+05um V)
[05/07 01:13:11   1041s] (I)      
[05/07 01:13:11   1041s] (I)      ============  Phase 1b Route ============
[05/07 01:13:11   1041s] (I)      Usage: 56943 = (35075 H, 21868 V) = (21.20% H, 6.22% V) = (4.692e+05um H, 2.925e+05um V)
[05/07 01:13:11   1041s] (I)      eGR overflow: 0.08% H + 0.00% V
[05/07 01:13:11   1041s] 
[05/07 01:13:11   1041s] (I)      Updating congestion map
[05/07 01:13:11   1041s] (I)      Overflow after Early Global Route 0.06% H + 0.00% V
[05/07 01:13:11   1041s] (I)      Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 0.47 sec, Curr Mem: 4.01 MB )
[05/07 01:13:11   1041s] Finished Early Global Route rough congestion estimation: mem = 4200.1M
[05/07 01:13:11   1041s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.690, REAL:0.524, MEM:4200.1M, EPOCH TIME: 1746605591.033170
[05/07 01:13:11   1041s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/07 01:13:11   1041s] OPERPROF: Starting CDPad at level 1, MEM:4200.1M, EPOCH TIME: 1746605591.034858
[05/07 01:13:11   1042s] CDPadU 0.625 -> 0.633. R=0.571, N=35292, GS=13.376
[05/07 01:13:11   1042s] OPERPROF: Finished CDPad at level 1, CPU:0.820, REAL:0.243, MEM:4202.3M, EPOCH TIME: 1746605591.278225
[05/07 01:13:11   1042s] OPERPROF: Starting NP-MAIN at level 1, MEM:4202.3M, EPOCH TIME: 1746605591.283490
[05/07 01:13:11   1043s] OPERPROF:   Starting NP-Place at level 2, MEM:4319.6M, EPOCH TIME: 1746605591.661361
[05/07 01:13:11   1044s] OPERPROF:   Finished NP-Place at level 2, CPU:0.890, REAL:0.330, MEM:4402.3M, EPOCH TIME: 1746605591.991386
[05/07 01:13:12   1044s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.490, REAL:0.821, MEM:4274.2M, EPOCH TIME: 1746605592.104923
[05/07 01:13:12   1044s] Global placement CDP skipped at cutLevel 11.
[05/07 01:13:12   1044s] Iteration 11: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
[05/07 01:13:12   1044s]               Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
[05/07 01:13:12   1044s]               cpu = 0:02:36 real = 0:00:30.0 mem = 4274.2M
[05/07 01:13:12   1044s] Iteration 12: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
[05/07 01:13:12   1044s]               Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
[05/07 01:13:12   1044s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4274.2M
[05/07 01:13:12   1045s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4274.2M, EPOCH TIME: 1746605592.282792
[05/07 01:13:12   1045s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 01:13:12   1045s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.006, MEM:4274.2M, EPOCH TIME: 1746605592.289244
[05/07 01:13:12   1045s] OPERPROF: Starting NP-MAIN at level 1, MEM:4274.2M, EPOCH TIME: 1746605592.293175
[05/07 01:13:12   1046s] OPERPROF:   Starting NP-Place at level 2, MEM:4370.3M, EPOCH TIME: 1746605592.643508
[05/07 01:13:44   1226s] OPERPROF:   Finished NP-Place at level 2, CPU:180.360, REAL:31.771, MEM:4384.3M, EPOCH TIME: 1746605624.414293
[05/07 01:13:44   1226s] OPERPROF: Finished NP-MAIN at level 1, CPU:181.880, REAL:32.236, MEM:4256.2M, EPOCH TIME: 1746605624.528722
[05/07 01:13:44   1226s] Legalizing MH Cells... 0 / 0 (level 7) on ORCA_TOP
[05/07 01:13:44   1226s] MH packer: No MH instances from GP
[05/07 01:13:44   1226s] 0 (out of 0) MH cells were successfully legalized.
[05/07 01:13:44   1226s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4256.2M, DRC: 0)
[05/07 01:13:44   1226s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4256.2M, EPOCH TIME: 1746605624.536857
[05/07 01:13:44   1226s] *Info(CAP): clkGateAware moves 15 insts, mean move: 47.76 um, max move: 117.17 um
[05/07 01:13:44   1226s] *Info(CAP): max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (32.55, 342.16) --> (147.44, 344.43)
[05/07 01:13:44   1226s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.010, REAL:0.009, MEM:4256.2M, EPOCH TIME: 1746605624.545850
[05/07 01:13:44   1226s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4256.2M, EPOCH TIME: 1746605624.546049
[05/07 01:13:44   1226s] Starting Early Global Route rough congestion estimation: mem = 4256.2M
[05/07 01:13:44   1226s] (I)      Initializing eGR engine (rough)
[05/07 01:13:44   1226s] Set min layer with default ( 2 )
[05/07 01:13:44   1226s] Set max layer with default ( 127 )
[05/07 01:13:44   1226s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:13:44   1226s] Min route layer (adjusted) = 2
[05/07 01:13:44   1226s] Max route layer (adjusted) = 10
[05/07 01:13:44   1226s] (I)      clean place blk overflow:
[05/07 01:13:44   1226s] (I)      H : enabled 0.60 0
[05/07 01:13:44   1226s] (I)      V : enabled 0.60 0
[05/07 01:13:44   1226s] (I)      Initializing eGR engine (rough)
[05/07 01:13:44   1226s] Set min layer with default ( 2 )
[05/07 01:13:44   1226s] Set max layer with default ( 127 )
[05/07 01:13:44   1226s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:13:44   1226s] Min route layer (adjusted) = 2
[05/07 01:13:44   1226s] Max route layer (adjusted) = 10
[05/07 01:13:44   1226s] (I)      clean place blk overflow:
[05/07 01:13:44   1226s] (I)      H : enabled 0.60 0
[05/07 01:13:44   1226s] (I)      V : enabled 0.60 0
[05/07 01:13:44   1226s] (I)      Started Early Global Route kernel ( Curr Mem: 4.00 MB )
[05/07 01:13:44   1226s] (I)      Running eGR Rough flow
[05/07 01:13:44   1226s] (I)      # wire layers (front) : 11
[05/07 01:13:44   1226s] (I)      # wire layers (back)  : 0
[05/07 01:13:44   1226s] (I)      min wire layer : 1
[05/07 01:13:44   1226s] (I)      max wire layer : 10
[05/07 01:13:44   1226s] (I)      # cut layers (front) : 10
[05/07 01:13:44   1226s] (I)      # cut layers (back)  : 0
[05/07 01:13:44   1226s] (I)      min cut layer : 1
[05/07 01:13:44   1226s] (I)      max cut layer : 9
[05/07 01:13:44   1226s] (I)      =================================== Layers ===================================
[05/07 01:13:44   1226s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:44   1226s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:13:44   1226s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:44   1226s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:13:44   1226s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:13:44   1226s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:13:44   1226s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:13:44   1226s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:13:44   1226s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:13:44   1226s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:13:44   1226s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:13:44   1226s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:13:44   1226s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:13:44   1226s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:13:44   1226s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:44   1226s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:13:44   1226s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:13:44   1226s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:13:44   1226s] (I)      Started Import and model ( Curr Mem: 4.00 MB )
[05/07 01:13:44   1227s] (I)      == Non-default Options ==
[05/07 01:13:44   1227s] (I)      Print mode                                         : 2
[05/07 01:13:44   1227s] (I)      Stop if highly congested                           : false
[05/07 01:13:44   1227s] (I)      Local connection modeling                          : true
[05/07 01:13:44   1227s] (I)      Maximum routing layer                              : 10
[05/07 01:13:44   1227s] (I)      Top routing layer                                  : 10
[05/07 01:13:44   1227s] (I)      Assign partition pins                              : false
[05/07 01:13:44   1227s] (I)      Support large GCell                                : true
[05/07 01:13:44   1227s] (I)      Number of threads                                  : 8
[05/07 01:13:44   1227s] (I)      Number of rows per GCell                           : 4
[05/07 01:13:44   1227s] (I)      Max num rows per GCell                             : 32
[05/07 01:13:44   1227s] (I)      Route tie net to shape                             : auto
[05/07 01:13:44   1227s] (I)      Method to set GCell size                           : row
[05/07 01:13:44   1227s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:13:44   1227s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:13:44   1227s] (I)      ============== Pin Summary ==============
[05/07 01:13:44   1227s] (I)      +-------+--------+---------+------------+
[05/07 01:13:44   1227s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:13:44   1227s] (I)      +-------+--------+---------+------------+
[05/07 01:13:44   1227s] (I)      |     1 | 147409 |  100.00 |        Pin |
[05/07 01:13:44   1227s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:13:44   1227s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:13:44   1227s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:13:44   1227s] (I)      +-------+--------+---------+------------+
[05/07 01:13:44   1227s] (I)      Use row-based GCell size
[05/07 01:13:44   1227s] (I)      Use row-based GCell align
[05/07 01:13:44   1227s] (I)      layer 0 area = 10000
[05/07 01:13:44   1227s] (I)      layer 1 area = 16000
[05/07 01:13:44   1227s] (I)      layer 2 area = 16000
[05/07 01:13:44   1227s] (I)      layer 3 area = 16000
[05/07 01:13:44   1227s] (I)      layer 4 area = 16000
[05/07 01:13:44   1227s] (I)      layer 5 area = 16000
[05/07 01:13:44   1227s] (I)      layer 6 area = 16000
[05/07 01:13:44   1227s] (I)      layer 7 area = 16000
[05/07 01:13:44   1227s] (I)      layer 8 area = 55000
[05/07 01:13:44   1227s] (I)      layer 9 area = 4000000
[05/07 01:13:44   1227s] (I)      GCell unit size   : 1672
[05/07 01:13:44   1227s] (I)      GCell multiplier  : 4
[05/07 01:13:44   1227s] (I)      GCell row height  : 1672
[05/07 01:13:44   1227s] (I)      Actual row height : 1672
[05/07 01:13:44   1227s] (I)      GCell align ref   : 10032 10032
[05/07 01:13:44   1227s] (I)      Track table information for default rule: 
[05/07 01:13:44   1227s] (I)      M1 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M2 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M3 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M4 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M5 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M6 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M7 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M8 has single uniform track structure
[05/07 01:13:44   1227s] (I)      M9 has single uniform track structure
[05/07 01:13:44   1227s] (I)      MRDL has single uniform track structure
[05/07 01:13:44   1227s] (I)      ============== Default via ===============
[05/07 01:13:44   1227s] (I)      +---+------------------+-----------------+
[05/07 01:13:44   1227s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:13:44   1227s] (I)      +---+------------------+-----------------+
[05/07 01:13:44   1227s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:13:44   1227s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:13:44   1227s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:13:44   1227s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:13:44   1227s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:13:44   1227s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:13:44   1227s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:13:44   1227s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:13:44   1227s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:13:44   1227s] (I)      +---+------------------+-----------------+
[05/07 01:13:44   1227s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:13:44   1227s] (I)      Read 99082 PG shapes
[05/07 01:13:44   1227s] (I)      Read 0 clock shapes
[05/07 01:13:44   1227s] (I)      Read 0 other shapes
[05/07 01:13:44   1227s] (I)      #Routing Blockages  : 0
[05/07 01:13:44   1227s] (I)      #Instance Blockages : 23020
[05/07 01:13:44   1227s] (I)      #PG Blockages       : 99082
[05/07 01:13:44   1227s] (I)      #Halo Blockages     : 0
[05/07 01:13:44   1227s] (I)      #Boundary Blockages : 0
[05/07 01:13:44   1227s] (I)      #Clock Blockages    : 0
[05/07 01:13:44   1227s] (I)      #Other Blockages    : 0
[05/07 01:13:44   1227s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:13:44   1227s] (I)      Custom ignore net properties:
[05/07 01:13:44   1227s] (I)      1 : NotLegal
[05/07 01:13:44   1227s] (I)      Default ignore net properties:
[05/07 01:13:44   1227s] (I)      1 : Special
[05/07 01:13:44   1227s] (I)      2 : Analog
[05/07 01:13:44   1227s] (I)      3 : Fixed
[05/07 01:13:44   1227s] (I)      4 : Skipped
[05/07 01:13:44   1227s] (I)      5 : MixedSignal
[05/07 01:13:44   1227s] (I)      Prerouted net properties:
[05/07 01:13:44   1227s] (I)      1 : NotLegal
[05/07 01:13:44   1227s] (I)      2 : Special
[05/07 01:13:44   1227s] (I)      3 : Analog
[05/07 01:13:44   1227s] (I)      4 : Fixed
[05/07 01:13:44   1227s] (I)      5 : Skipped
[05/07 01:13:44   1227s] (I)      6 : MixedSignal
[05/07 01:13:44   1227s] (I)      Early global route reroute all routable nets
[05/07 01:13:44   1227s] (I)      #prerouted nets         : 0
[05/07 01:13:44   1227s] (I)      #prerouted special nets : 0
[05/07 01:13:44   1227s] (I)      #prerouted wires        : 0
[05/07 01:13:44   1227s] (I)      Read 38229 nets ( ignored 0 )
[05/07 01:13:44   1227s] (I)        Front-side 38229 ( ignored 0 )
[05/07 01:13:44   1227s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:13:44   1227s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:13:44   1227s] (I)      Reading macro buffers
[05/07 01:13:44   1227s] (I)      Number of macros with buffers: 0
[05/07 01:13:44   1227s] (I)      early_global_route_priority property id does not exist.
[05/07 01:13:44   1227s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:13:44   1227s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:13:44   1227s] (I)      Number of ignored nets                =      0
[05/07 01:13:44   1227s] (I)      Number of connected nets              =      0
[05/07 01:13:44   1227s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:13:44   1227s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:13:44   1227s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:13:44   1227s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:13:44   1227s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:13:44   1227s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:13:44   1227s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:13:44   1227s] (I)      There are 88 clock nets ( 0 with NDR ).
[05/07 01:13:44   1227s] (I)      Ndr track 0 does not exist
[05/07 01:13:44   1227s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:13:44   1227s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:13:44   1227s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:13:44   1227s] (I)      Site width          :   152  (dbu)
[05/07 01:13:44   1227s] (I)      Row height          :  1672  (dbu)
[05/07 01:13:44   1227s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:13:44   1227s] (I)      GCell width         :  6688  (dbu)
[05/07 01:13:44   1227s] (I)      GCell height        :  6688  (dbu)
[05/07 01:13:44   1227s] (I)      Grid                :   147    89    10
[05/07 01:13:44   1227s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:13:44   1227s] (I)      Vertical capacity   :     0  6688     0  6688     0  6688     0  6688     0  6688
[05/07 01:13:44   1227s] (I)      Horizontal capacity :     0     0  6688     0  6688     0  6688     0  6688     0
[05/07 01:13:44   1227s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:13:44   1227s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:13:44   1227s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:13:44   1227s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:13:44   1227s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:13:44   1227s] (I)      Num tracks per GCell: 66.88 44.00 22.00 22.00 11.00 11.00  5.50  5.50  2.75  1.38
[05/07 01:13:44   1227s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:13:44   1227s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:13:44   1227s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:13:44   1227s] (I)      --------------------------------------------------------
[05/07 01:13:44   1227s] 
[05/07 01:13:44   1227s] (I)      ============ Routing rule table ============
[05/07 01:13:44   1227s] (I)      Rule id: 0  Nets: 38229
[05/07 01:13:44   1227s] (I)      ========================================
[05/07 01:13:44   1227s] (I)      
[05/07 01:13:44   1227s] (I)      ======== NDR :  =========
[05/07 01:13:44   1227s] (I)      +--------------+--------+
[05/07 01:13:44   1227s] (I)      |           ID |      0 |
[05/07 01:13:44   1227s] (I)      |         Name |        |
[05/07 01:13:44   1227s] (I)      |      Default |    yes |
[05/07 01:13:44   1227s] (I)      |  Clk Special |     no |
[05/07 01:13:44   1227s] (I)      | Hard spacing |     no |
[05/07 01:13:44   1227s] (I)      |    NDR track | (none) |
[05/07 01:13:44   1227s] (I)      |      NDR via | (none) |
[05/07 01:13:44   1227s] (I)      |  Extra space |      0 |
[05/07 01:13:44   1227s] (I)      |      Shields |      0 |
[05/07 01:13:44   1227s] (I)      |   Demand (H) |      1 |
[05/07 01:13:44   1227s] (I)      |   Demand (V) |      1 |
[05/07 01:13:44   1227s] (I)      |        #Nets |  38229 |
[05/07 01:13:44   1227s] (I)      +--------------+--------+
[05/07 01:13:44   1227s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:13:44   1227s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:13:44   1227s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:13:44   1227s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:13:44   1227s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:13:44   1227s] (I)      =============== Blocked Tracks ===============
[05/07 01:13:44   1227s] (I)      +-------+---------+----------+---------------+
[05/07 01:13:44   1227s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:13:44   1227s] (I)      +-------+---------+----------+---------------+
[05/07 01:13:44   1227s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:13:44   1227s] (I)      |     2 |  575207 |   261375 |        45.44% |
[05/07 01:13:44   1227s] (I)      |     3 |  287091 |   130186 |        45.35% |
[05/07 01:13:44   1227s] (I)      |     4 |  287648 |   130717 |        45.44% |
[05/07 01:13:44   1227s] (I)      |     5 |  143472 |    66787 |        46.55% |
[05/07 01:13:44   1227s] (I)      |     6 |  143735 |     7501 |         5.22% |
[05/07 01:13:44   1227s] (I)      |     7 |   71736 |     7809 |        10.89% |
[05/07 01:13:44   1227s] (I)      |     8 |   71823 |     6259 |         8.71% |
[05/07 01:13:44   1227s] (I)      |     9 |   35868 |        0 |         0.00% |
[05/07 01:13:44   1227s] (I)      |    10 |   17889 |        0 |         0.00% |
[05/07 01:13:44   1227s] (I)      +-------+---------+----------+---------------+
[05/07 01:13:44   1227s] (I)      Finished Import and model ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 4.01 MB )
[05/07 01:13:44   1227s] (I)      Reset routing kernel
[05/07 01:13:44   1227s] (I)      numLocalWires=121580  numGlobalNetBranches=45155  numLocalNetBranches=15784
[05/07 01:13:44   1227s] (I)      totalPins=149448  totalGlobalPin=77066 (51.57%)
[05/07 01:13:45   1227s] (I)      total 2D Cap : 1054250 = (340262 H, 713988 V)
[05/07 01:13:45   1227s] (I)      total 2D Demand : 11837 = (0 H, 11837 V)
[05/07 01:13:45   1227s] (I)      #blocked GCells = 0
[05/07 01:13:45   1227s] (I)      #regions = 1
[05/07 01:13:45   1227s] (I)      
[05/07 01:13:45   1227s] (I)      ============  Phase 1a Route ============
[05/07 01:13:45   1227s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:13:45   1227s] (I)      Usage: 122703 = (75263 H, 47440 V) = (22.12% H, 6.64% V) = (5.034e+05um H, 3.173e+05um V)
[05/07 01:13:45   1227s] (I)      
[05/07 01:13:45   1227s] (I)      ============  Phase 1b Route ============
[05/07 01:13:45   1227s] (I)      Usage: 122794 = (75320 H, 47474 V) = (22.14% H, 6.65% V) = (5.037e+05um H, 3.175e+05um V)
[05/07 01:13:45   1227s] (I)      eGR overflow: 0.67% H + 0.00% V
[05/07 01:13:45   1227s] 
[05/07 01:13:45   1227s] (I)      Updating congestion map
[05/07 01:13:45   1227s] (I)      Overflow after Early Global Route 0.35% H + 0.00% V
[05/07 01:13:45   1227s] (I)      Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.59 sec, Curr Mem: 4.02 MB )
[05/07 01:13:45   1227s] Finished Early Global Route rough congestion estimation: mem = 4199.3M
[05/07 01:13:45   1227s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.990, REAL:0.652, MEM:4199.3M, EPOCH TIME: 1746605625.198379
[05/07 01:13:45   1227s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/07 01:13:45   1227s] OPERPROF: Starting CDPad at level 1, MEM:4199.3M, EPOCH TIME: 1746605625.200428
[05/07 01:13:45   1228s] CDPadU 0.633 -> 0.639. R=0.571, N=35292, GS=6.688
[05/07 01:13:45   1228s] OPERPROF: Finished CDPad at level 1, CPU:0.780, REAL:0.215, MEM:4206.2M, EPOCH TIME: 1746605625.415643
[05/07 01:13:45   1228s] OPERPROF: Starting NP-MAIN at level 1, MEM:4206.2M, EPOCH TIME: 1746605625.419708
[05/07 01:13:45   1230s] OPERPROF:   Starting NP-Place at level 2, MEM:4320.6M, EPOCH TIME: 1746605625.770040
[05/07 01:13:46   1231s] OPERPROF:   Finished NP-Place at level 2, CPU:0.860, REAL:0.318, MEM:4384.6M, EPOCH TIME: 1746605626.087973
[05/07 01:13:46   1231s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.470, REAL:0.751, MEM:4256.5M, EPOCH TIME: 1746605626.170584
[05/07 01:13:46   1231s] Global placement CDP skipped at cutLevel 13.
[05/07 01:13:46   1231s] Iteration 13: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
[05/07 01:13:46   1231s]               Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
[05/07 01:13:46   1231s]               cpu = 0:03:06 real = 0:00:34.0 mem = 4256.5M
[05/07 01:13:46   1231s] Iteration 14: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
[05/07 01:13:46   1231s]               Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
[05/07 01:13:46   1231s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4256.5M
[05/07 01:13:46   1231s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4256.5M, EPOCH TIME: 1746605626.339675
[05/07 01:13:46   1231s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 01:13:46   1231s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.007, MEM:4256.5M, EPOCH TIME: 1746605626.346742
[05/07 01:13:46   1231s] Legalizing MH Cells... 0 / 0 (level 10) on ORCA_TOP
[05/07 01:13:46   1231s] MH packer: No MH instances from GP
[05/07 01:13:46   1231s] 0 (out of 0) MH cells were successfully legalized.
[05/07 01:13:46   1231s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4256.5M, DRC: 0)
[05/07 01:13:46   1231s] OPERPROF: Starting NP-MAIN at level 1, MEM:4256.5M, EPOCH TIME: 1746605626.349721
[05/07 01:13:46   1232s] OPERPROF:   Starting NP-Place at level 2, MEM:4352.5M, EPOCH TIME: 1746605626.669871
[05/07 01:14:13   1372s] GP RA stats: MHOnly 0 nrInst 35696 nrDH 36 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 36, nrHgtY0Cnt 0
[05/07 01:14:23   1424s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:4654.1M, EPOCH TIME: 1746605663.838193
[05/07 01:14:23   1424s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.060, REAL:0.065, MEM:4666.1M, EPOCH TIME: 1746605663.903430
[05/07 01:14:23   1424s] OPERPROF:   Finished NP-Place at level 2, CPU:191.540, REAL:37.242, MEM:4410.1M, EPOCH TIME: 1746605663.911449
[05/07 01:14:24   1424s] OPERPROF: Finished NP-MAIN at level 1, CPU:193.010, REAL:37.655, MEM:4282.0M, EPOCH TIME: 1746605664.005168
[05/07 01:14:24   1424s] Iteration 15: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
[05/07 01:14:24   1424s]               Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
[05/07 01:14:24   1424s]               cpu = 0:03:13 real = 0:00:38.0 mem = 4282.0M
[05/07 01:14:24   1424s] Iteration 16: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
[05/07 01:14:24   1424s]               Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
[05/07 01:14:24   1424s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4282.0M
[05/07 01:14:24   1424s] [adp] clock
[05/07 01:14:24   1424s] [adp] weight, nr nets, wire length
[05/07 01:14:24   1424s] [adp]      0       88  14429.854000
[05/07 01:14:24   1424s] [adp] data
[05/07 01:14:24   1424s] [adp] weight, nr nets, wire length
[05/07 01:14:24   1424s] [adp]      0    38239  728986.127000
[05/07 01:14:24   1424s] [adp] 0.000000|0.000000|0.000000
[05/07 01:14:24   1424s] Iteration 17: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
[05/07 01:14:24   1424s]               Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
[05/07 01:14:24   1424s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4282.0M
[05/07 01:14:24   1424s] Clear WL Bound Manager after Global Placement... 
[05/07 01:14:24   1424s] Finished Global Placement (cpu=0:20:57, real=0:04:06, mem=4282.0M)
[05/07 01:14:24   1424s] Placement multithread real runtime: 0:04:06 with 8 threads.
[05/07 01:14:24   1424s] Keep Tdgp Graph and DB for later use
[05/07 01:14:24   1424s] Info: 15 clock gating cells identified, 15 (on average) moved 120/8
[05/07 01:14:24   1424s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4282.0M, EPOCH TIME: 1746605664.298606
[05/07 01:14:24   1424s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4282.0M, EPOCH TIME: 1746605664.298671
[05/07 01:14:24   1424s] Saved padding area to DB
[05/07 01:14:24   1424s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fa388e6a440.
[05/07 01:14:24   1424s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 2 thread pools are available.
[05/07 01:14:24   1424s] Cell ORCA_TOP LLGs are deleted
[05/07 01:14:24   1424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:14:24   1424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:24   1424s] # Resetting pin-track-align track data.
[05/07 01:14:24   1424s] Solver runtime cpu: 0:19:14 real: 0:03:32
[05/07 01:14:24   1424s] Core Placement runtime cpu: 0:20:51 real: 0:04:03
[05/07 01:14:24   1424s] Begin: Reorder Scan Chains
[05/07 01:14:24   1424s] INFO: Running scanReorder auto flow in placeOpt
[05/07 01:14:24   1424s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:24   1424s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:24   1424s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:24   1424s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:24   1424s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:24   1424s] Found 0 hierarchical instance(s) in the file.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "5".
[05/07 01:14:24   1424s] **WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "6".
[05/07 01:14:24   1424s] *** Scan Skip Mode Summary:
[05/07 01:14:24   1424s] INFO: Unable to skip buffers for 2 scan groups!
[05/07 01:14:24   1424s] Start flexRegrouping ...
[05/07 01:14:24   1424s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:24   1424s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:24   1424s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:24   1424s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:24   1424s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:24   1424s] Start applying DEF ordered sections ...
[05/07 01:14:24   1424s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:24   1424s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:24   1424s] Unable to apply DEF ordered sections for 2 scan chain(s). Please check previous warning.
[05/07 01:14:24   1424s] *** Scan Sanity Check Summary:
[05/07 01:14:24   1424s] *** 3 scan chains passed sanity check.
[05/07 01:14:24   1424s] INFO: running scan reGrouping ...
[05/07 01:14:24   1424s] SC-INFO: saving current scan group ...
[05/07 01:14:24   1424s] Regrouping fail in 0 partitions (total 5 partitions).
[05/07 01:14:24   1424s] ReGrouping: total 5 chains and success 5 chains
[05/07 01:14:24   1424s] INFO: finish scan reGrouping 
[05/07 01:14:24   1425s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:24   1425s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:24   1425s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:24   1425s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:24   1425s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:24   1425s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:24   1425s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:24   1425s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:24   1425s] Start applying DEF ordered sections ...
[05/07 01:14:24   1425s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:24   1425s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:24   1425s] Unable to apply DEF ordered sections for 2 scan chain(s). Please check previous warning.
[05/07 01:14:24   1425s] *** Scan Sanity Check Summary:
[05/07 01:14:24   1425s] *** 3 scan chains passed sanity check.
[05/07 01:14:24   1425s] INFO: Auto effort scan reorder.
[05/07 01:14:24   1425s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:14:24   1425s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:14:24   1425s] *** Summary: Scan Reorder within scan chain
[05/07 01:14:24   1425s]         Total scan reorder time: cpu: 0:00:00.7 , real: 0:00:00.0
[05/07 01:14:24   1425s] Successfully reordered 3 scan chains.
[05/07 01:14:24   1425s] Unable to reorder 2 scan chains.
[05/07 01:14:24   1425s] Initial total scan wire length:   166657.594 (floating:   157757.479)
[05/07 01:14:24   1425s] Final   total scan wire length:    44990.422 (floating:    36090.307)
[05/07 01:14:24   1425s] Improvement:   121667.172   percent 73.00 (floating improvement:   121667.172   percent 77.12)
[05/07 01:14:24   1425s] Current max long connection 556.087
[05/07 01:14:24   1425s] Base max long connection 556.087
[05/07 01:14:24   1425s] Base total floating scan len 36090.307
[05/07 01:14:25   1425s] *** End of ScanReorder (cpu=0:00:01.0, real=0:00:01.0, mem=4568.7M) ***
[05/07 01:14:25   1425s] Running long connection bin pre-assignment, iteration 1
[05/07 01:14:25   1425s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:25   1425s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:25   1425s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1425s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:25   1425s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:25   1425s] Start applying DEF ordered sections ...
[05/07 01:14:25   1425s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1425s] Unable to apply DEF ordered sections for 2 scan chain(s). Please check previous warning.
[05/07 01:14:25   1425s] *** Scan Sanity Check Summary:
[05/07 01:14:25   1425s] *** 3 scan chains passed sanity check.
[05/07 01:14:25   1425s] INFO: running scan reGrouping ...
[05/07 01:14:25   1425s] Regrouping fail in 0 partitions (total 5 partitions).
[05/07 01:14:25   1425s] ReGrouping: total 5 chains and success 5 chains
[05/07 01:14:25   1425s] INFO: finish scan reGrouping 
[05/07 01:14:25   1425s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:25   1425s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:25   1425s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1425s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:25   1425s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:25   1425s] Start applying DEF ordered sections ...
[05/07 01:14:25   1425s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1425s] Unable to apply DEF ordered sections for 2 scan chain(s). Please check previous warning.
[05/07 01:14:25   1425s] *** Scan Sanity Check Summary:
[05/07 01:14:25   1425s] *** 3 scan chains passed sanity check.
[05/07 01:14:25   1425s] INFO: Auto effort scan reorder.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:14:25   1425s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:14:25   1426s] *** Summary: Scan Reorder within scan chain
[05/07 01:14:25   1426s]         Total scan reorder time: cpu: 0:00:00.7 , real: 0:00:00.0
[05/07 01:14:25   1426s] Successfully reordered 3 scan chains.
[05/07 01:14:25   1426s] Unable to reorder 2 scan chains.
[05/07 01:14:25   1426s] Initial total scan wire length:    44990.422 (floating:    36090.307)
[05/07 01:14:25   1426s] Final   total scan wire length:    44834.146 (floating:    35934.031)
[05/07 01:14:25   1426s] Improvement:      156.276   percent  0.35 (floating improvement:      156.276   percent  0.43)
[05/07 01:14:25   1426s] Current max long connection 556.087
[05/07 01:14:25   1426s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.43%
[05/07 01:14:25   1426s] *** End of ScanReorder (cpu=0:00:00.9, real=0:00:00.0, mem=4568.7M) ***
[05/07 01:14:25   1426s] Running long connection bin pre-assignment, iteration 2
[05/07 01:14:25   1426s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:25   1426s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:25   1426s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1426s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:25   1426s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:25   1426s] Start applying DEF ordered sections ...
[05/07 01:14:25   1426s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:14:25   1426s] *** Scan Sanity Check Summary:
[05/07 01:14:25   1426s] *** 3 scan chains passed sanity check.
[05/07 01:14:25   1426s] INFO: running scan reGrouping ...
[05/07 01:14:25   1426s] SC-INFO: saving current scan group ...
[05/07 01:14:25   1426s] Regrouping fail in 0 partitions (total 5 partitions).
[05/07 01:14:25   1426s] ReGrouping: total 5 chains and success 5 chains
[05/07 01:14:25   1426s] INFO: finish scan reGrouping 
[05/07 01:14:25   1426s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:25   1426s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:25   1426s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:25   1426s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:25   1426s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:25   1426s] Start applying DEF ordered sections ...
[05/07 01:14:25   1426s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:14:25   1426s] *** Scan Sanity Check Summary:
[05/07 01:14:25   1426s] *** 3 scan chains passed sanity check.
[05/07 01:14:25   1426s] INFO: Auto effort scan reorder.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:14:25   1426s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:14:26   1427s] *** Summary: Scan Reorder within scan chain
[05/07 01:14:26   1427s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[05/07 01:14:26   1427s] Successfully reordered 3 scan chains.
[05/07 01:14:26   1427s] Unable to reorder 2 scan chains.
[05/07 01:14:26   1427s] Initial total scan wire length:    44834.146 (floating:    35934.031)
[05/07 01:14:26   1427s] Final   total scan wire length:    45244.214 (floating:    36344.099)
[05/07 01:14:26   1427s] Improvement:     -410.068   percent -0.91 (floating improvement:     -410.068   percent -1.14)
[05/07 01:14:26   1427s] Current max long connection 557.324
[05/07 01:14:26   1427s] From the base to this iteration, long connection reduced -0.22%, total floating scan length reduced -0.70%
[05/07 01:14:26   1427s] The best result is iteration 1
[05/07 01:14:26   1427s] roll back chain : 3 ...
[05/07 01:14:26   1427s] roll back chain : 4 ...
[05/07 01:14:26   1427s] roll back chain : 5 ...
[05/07 01:14:26   1427s] roll back chain : 6 ...
[05/07 01:14:26   1427s] roll back chain : 7 ...
[05/07 01:14:26   1427s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:14:26   1427s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:14:26   1427s] Type 'man IMPSC-1001' for more detail.
[05/07 01:14:26   1427s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:26   1427s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:26   1427s] Start applying DEF ordered sections ...
[05/07 01:14:26   1427s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:14:26   1427s] *** Scan Sanity Check Summary:
[05/07 01:14:26   1427s] *** 3 scan chains passed sanity check.
[05/07 01:14:26   1427s] INFO: Auto effort scan reorder.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:14:26   1427s] *** Summary: Scan Reorder within scan chain
[05/07 01:14:26   1427s]         Total scan reorder time: cpu: 0:00:00.3 , real: 0:00:00.0
[05/07 01:14:26   1427s] Successfully reordered 3 scan chains.
[05/07 01:14:26   1427s] Unable to reorder 2 scan chains.
[05/07 01:14:26   1427s] Initial total scan wire length:    44834.146 (floating:    35934.031)
[05/07 01:14:26   1427s] Final   total scan wire length:    44833.388 (floating:    35933.273)
[05/07 01:14:26   1427s] Improvement:        0.758   percent  0.00 (floating improvement:        0.758   percent  0.00)
[05/07 01:14:26   1427s] Current max long connection 556.087
[05/07 01:14:26   1427s] Start wep ...
[05/07 01:14:26   1427s] ........heap done
[05/07 01:14:26   1427s] **WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "5".
[05/07 01:14:26   1427s] **WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "6".
[05/07 01:14:26   1427s] INFO: Finished netlist update for 3 scan groups.
[05/07 01:14:26   1427s] INFO: Failed to update netlist for 2 scan groups.
[05/07 01:14:26   1427s]   ........
[05/07 01:14:26   1427s] WARNING (IMPSC-1010): During incremental tracing, scan chain "4" cannot trace from "I_BLENDER_0/result_reg_26_/QN" to "I_BLENDER_0/mega_shift_reg_0__16_/SI". Perform regular trace.
[05/07 01:14:26   1427s] **WARN: (EMS-27):	Message (IMPSC-1020) has exceeded the current message display limit of 20.
[05/07 01:14:26   1427s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:14:26   1427s] **WARN: (EMS-27):	Message (IMPSC-1001) has exceeded the current message display limit of 20.
[05/07 01:14:26   1427s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:14:26   1427s] WARNING (IMPSC-1010): During incremental tracing, scan chain "7" cannot trace from "I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/Q" to "I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__26_/SI". Perform regular trace.
[05/07 01:14:26   1427s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:14:26   1427s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:14:26   1427s] Start applying DEF ordered sections ...
[05/07 01:14:26   1427s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:14:26   1427s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:14:26   1427s] *** Scan Sanity Check Summary:
[05/07 01:14:26   1427s] *** 3 scan chains passed sanity check.
[05/07 01:14:26   1427s] INFO: Auto effort scan reorder.
[05/07 01:14:26   1427s]       scan wire length bound is 384.03
[05/07 01:14:26   1427s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:14:26   1428s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:14:27   1429s] *** Summary: Scan Reorder within scan chain
[05/07 01:14:27   1429s]         Total scan reorder time: cpu: 0:00:01.4 , real: 0:00:01.0
[05/07 01:14:27   1429s] Successfully reordered 3 scan chains.
[05/07 01:14:27   1429s] Unable to reorder 2 scan chains.
[05/07 01:14:27   1429s] Initial total scan wire length:    44833.388 (floating:    35933.273)
[05/07 01:14:27   1429s] Final   total scan wire length:    44600.040 (floating:    35699.925)
[05/07 01:14:27   1429s] Improvement:      233.348   percent  0.52 (floating improvement:      233.348   percent  0.65)
[05/07 01:14:27   1429s] Current max long connection 556.087
[05/07 01:14:27   1429s] *info: wep done.
[05/07 01:14:27   1429s] *** End of ScanReorder (cpu=0:00:02.8, real=0:00:02.0, mem=4568.7M) ***
[05/07 01:14:27   1429s] Finished flexRegrouping
[05/07 01:14:27   1429s] *** Summary: Scan Reorder within scan chain
[05/07 01:14:27   1429s] Initial total scan wire length:   166657.594 (floating:   157757.479)
[05/07 01:14:27   1429s] Final   total scan wire length:    44600.040 (floating:    35699.925)
[05/07 01:14:27   1429s] Improvement:   122057.554   percent 73.24 (floating improvement:   122057.554   percent 77.37)
[05/07 01:14:27   1429s] Initial scan reorder max long connection:      879.532
[05/07 01:14:27   1429s] Final   scan reorder max long connection:      556.087
[05/07 01:14:27   1429s] Improvement:      323.445   percent 36.77
[05/07 01:14:27   1429s] Total net length = 7.453e+05 (4.676e+05 2.777e+05) (ext = 4.914e+04)
[05/07 01:14:27   1429s] *** End of ScanReorder (cpu=0:00:04.7, real=0:00:03.0, mem=4568.7M) ***
[05/07 01:14:27   1429s] End: Reorder Scan Chains
[05/07 01:14:27   1429s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4568.7M, EPOCH TIME: 1746605667.073393
[05/07 01:14:27   1429s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4568.7M, EPOCH TIME: 1746605667.073511
[05/07 01:14:27   1429s] Processing tracks to init pin-track alignment.
[05/07 01:14:27   1429s] z: 2, totalTracks: 1
[05/07 01:14:27   1429s] z: 4, totalTracks: 1
[05/07 01:14:27   1429s] z: 6, totalTracks: 1
[05/07 01:14:27   1429s] z: 8, totalTracks: 1
[05/07 01:14:27   1429s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:14:27   1429s] Cell ORCA_TOP LLGs are deleted
[05/07 01:14:27   1429s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:27   1429s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:27   1429s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:14:27   1429s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:14:27   1429s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4568.7M, EPOCH TIME: 1746605667.117817
[05/07 01:14:27   1429s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:27   1429s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:27   1429s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4568.7M, EPOCH TIME: 1746605667.119361
[05/07 01:14:27   1429s] Max number of tech site patterns supported in site array is 256.
[05/07 01:14:27   1429s] Core basic site is unit
[05/07 01:14:27   1429s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:14:27   1429s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:14:27   1429s] Fast DP-INIT is on for default
[05/07 01:14:27   1429s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:14:27   1429s] SiteArray: use 1,466,368 bytes
[05/07 01:14:27   1429s] SiteArray: current memory after site array memory allocation 4602.1M
[05/07 01:14:27   1429s] SiteArray: FP blocked sites are writable
[05/07 01:14:27   1429s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:14:27   1429s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:14:27   1429s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:14:27   1429s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:4602.1M, EPOCH TIME: 1746605667.203365
[05/07 01:14:27   1429s] Process 988 wires and vias for routing blockage analysis
[05/07 01:14:27   1429s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.010, REAL:0.010, MEM:4602.1M, EPOCH TIME: 1746605667.213116
[05/07 01:14:27   1429s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:14:27   1429s] Atter site array init, number of instance map data is 0.
[05/07 01:14:27   1429s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.210, REAL:0.101, MEM:4602.1M, EPOCH TIME: 1746605667.220049
[05/07 01:14:27   1429s] 
[05/07 01:14:27   1429s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:14:27   1429s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:14:27   1429s] OPERPROF:       Starting CMU at level 4, MEM:4602.1M, EPOCH TIME: 1746605667.251405
[05/07 01:14:27   1429s] OPERPROF:       Finished CMU at level 4, CPU:0.030, REAL:0.010, MEM:4602.1M, EPOCH TIME: 1746605667.260973
[05/07 01:14:27   1429s] 
[05/07 01:14:27   1429s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:14:27   1429s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.280, REAL:0.153, MEM:4602.1M, EPOCH TIME: 1746605667.270509
[05/07 01:14:27   1429s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4602.1M, EPOCH TIME: 1746605667.270638
[05/07 01:14:27   1429s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:4602.1M, EPOCH TIME: 1746605667.271229
[05/07 01:14:27   1429s] 
[05/07 01:14:27   1429s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4602.1MB).
[05/07 01:14:27   1429s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.350, REAL:0.228, MEM:4602.1M, EPOCH TIME: 1746605667.301277
[05/07 01:14:27   1429s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.350, REAL:0.228, MEM:4602.1M, EPOCH TIME: 1746605667.301343
[05/07 01:14:27   1429s] TDRefine: refinePlace mode is spiral
[05/07 01:14:27   1429s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.2
[05/07 01:14:27   1429s] OPERPROF: Starting Refine-Place at level 1, MEM:4602.1M, EPOCH TIME: 1746605667.305136
[05/07 01:14:27   1429s] *** Starting refinePlace (0:23:51 mem=4602.1M) ***
[05/07 01:14:27   1429s] Total net bbox length = 7.611e+05 (4.771e+05 2.841e+05) (ext = 4.039e+04)
[05/07 01:14:27   1429s] 
[05/07 01:14:27   1429s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:14:27   1429s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:14:27   1429s] # spcSbClkGt: 15
[05/07 01:14:27   1429s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/07 01:14:27   1429s] Found at least one Level-Shifter 'ls_out_61_test_so1' to be placed in gplace mode
[05/07 01:14:27   1429s] Found 1 hard placement blockage before merging.
[05/07 01:14:27   1429s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:14:27   1429s] Zone map added 1 placement blockage(s) after merging.
[05/07 01:14:27   1429s]   [CPU] ZoneMap creation: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:14:27   1429s]   floorplan box (0.000 0.000)(982.528 593.712) regBox (10.032 10.032)(972.496 583.680)
[05/07 01:14:27   1429s]     [CPU] spiCollectShifters: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:14:27   1429s]     [CPU] spiCollectConnects: (cpu=0:00:00.1, real=0:00:00.0)
[05/07 01:14:27   1430s]     [CPU] spiCollectAttracts: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:14:27   1430s]   [CPU] NetListStuff: (cpu=0:00:00.1, real=0:00:00.0)
[05/07 01:14:27   1430s]   [CPU] ProcessDomains: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:14:27   1430s] 98 shifters have been successfully placed.
[05/07 01:14:27   1430s] 98 shifters were given a new location.
[05/07 01:14:27   1430s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:14:27   1430s] Move report: placeLevelShifters moves 98 insts, mean move: 41.40 um, max move: 166.04 um 
[05/07 01:14:27   1430s] 	Max move on inst (ls_out_43_RESULT_DATA_15_): (294.22, 185.59) --> (420.13, 145.46)
[05/07 01:14:27   1430s] [CPU] RefinePlace/placeLevelShifters (cpu=0:00:00.1, real=0:00:00.0, mem=4602.1MB) @(0:23:51 - 0:23:51).
[05/07 01:14:27   1430s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4602.1M, EPOCH TIME: 1746605667.488966
[05/07 01:14:27   1430s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:4602.1M, EPOCH TIME: 1746605667.490987
[05/07 01:14:27   1430s] Set min layer with default ( 2 )
[05/07 01:14:27   1430s] Set max layer with default ( 127 )
[05/07 01:14:27   1430s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:27   1430s] Min route layer (adjusted) = 2
[05/07 01:14:27   1430s] Max route layer (adjusted) = 10
[05/07 01:14:27   1430s] Set min layer with default ( 2 )
[05/07 01:14:27   1430s] Set max layer with default ( 127 )
[05/07 01:14:27   1430s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:27   1430s] Min route layer (adjusted) = 2
[05/07 01:14:27   1430s] Max route layer (adjusted) = 10
[05/07 01:14:27   1430s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4602.1M, EPOCH TIME: 1746605667.510503
[05/07 01:14:27   1430s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:4602.1M, EPOCH TIME: 1746605667.511963
[05/07 01:14:27   1430s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4602.1M, EPOCH TIME: 1746605667.512135
[05/07 01:14:27   1430s] Starting refinePlace ...
[05/07 01:14:27   1430s] Set min layer with default ( 2 )
[05/07 01:14:27   1430s] Set max layer with default ( 127 )
[05/07 01:14:27   1430s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:27   1430s] Min route layer (adjusted) = 2
[05/07 01:14:27   1430s] Max route layer (adjusted) = 10
[05/07 01:14:27   1430s] Set min layer with default ( 2 )
[05/07 01:14:27   1430s] Set max layer with default ( 127 )
[05/07 01:14:27   1430s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:27   1430s] Min route layer (adjusted) = 2
[05/07 01:14:27   1430s] Max route layer (adjusted) = 10
[05/07 01:14:27   1430s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:14:27   1430s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:14:27   1430s] DDP markSite nrRow 104 nrJob 104
[05/07 01:14:27   1430s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:14:27   1430s] ** Cut row section cpu time 0:00:00.0.
[05/07 01:14:27   1430s]  ** Cut row section real time 0:00:00.0.
[05/07 01:14:27   1430s]  DDP initSite1 nrRow 355 nrJob 355
[05/07 01:14:27   1430s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:14:27   1430s] DDP markSite nrRow 355 nrJob 355
[05/07 01:14:27   1430s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:14:27   1430s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:14:27   1430s]  ** Cut row section real time 0:00:00.0.
[05/07 01:14:27   1430s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 01:14:28   1432s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.9, real=0:00:01.0, mem=4570.1MB) @(0:23:51 - 0:23:54).
[05/07 01:14:28   1432s] Move report: preRPlace moves 35593 insts, mean move: 0.17 um, max move: 13.09 um 
[05/07 01:14:28   1432s] 	Max move on inst (I_RISC_CORE/xoendcap_DCAP_HVT_461): (307.35, 183.33) --> (309.32, 172.22)
[05/07 01:14:28   1432s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: DCAP_HVT, constraint:Fence
[05/07 01:14:28   1432s] 	Violation at original loc: Overlapping with other instance
[05/07 01:14:28   1432s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4570.1M, EPOCH TIME: 1746605668.310877
[05/07 01:14:28   1433s] Tweakage: fix icg 0, fix clk 0.
[05/07 01:14:28   1433s] Tweakage: density cost 0, scale 0.4.
[05/07 01:14:28   1433s] Tweakage: activity cost 0, scale 1.0.
[05/07 01:14:28   1433s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4698.1M, EPOCH TIME: 1746605668.441724
[05/07 01:14:28   1433s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4698.1M, EPOCH TIME: 1746605668.499066
[05/07 01:14:29   1434s] Tweakage swap 2790 pairs.
[05/07 01:14:29   1434s] Tweakage perm 1466 insts, flip 16457 insts.
[05/07 01:14:29   1435s] Tweakage perm 1131 insts, flip 1720 insts.
[05/07 01:14:30   1436s] Tweakage swap 1001 pairs.
[05/07 01:14:30   1436s] Tweakage perm 259 insts, flip 419 insts.
[05/07 01:14:30   1437s] Tweakage perm 39 insts, flip 56 insts.
[05/07 01:14:31   1438s] Tweakage swap 448 pairs.
[05/07 01:14:32   1439s] Tweakage swap 59 pairs.
[05/07 01:14:32   1441s] Tweakage perm 480 insts, flip 1969 insts.
[05/07 01:14:33   1442s] Tweakage perm 81 insts, flip 106 insts.
[05/07 01:14:33   1442s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:9.360, REAL:4.853, MEM:4698.1M, EPOCH TIME: 1746605673.352415
[05/07 01:14:33   1442s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4698.1M, EPOCH TIME: 1746605673.388005
[05/07 01:14:33   1442s] Tweakage swap 94 pairs.
[05/07 01:14:33   1442s] Tweakage perm 132 insts, flip 650 insts.
[05/07 01:14:33   1442s] Tweakage perm 39 insts, flip 41 insts.
[05/07 01:14:33   1442s] Tweakage swap 28 pairs.
[05/07 01:14:33   1442s] Tweakage perm 15 insts, flip 14 insts.
[05/07 01:14:33   1442s] Tweakage perm 3 insts, flip 3 insts.
[05/07 01:14:33   1443s] Tweakage swap 27 pairs.
[05/07 01:14:33   1443s] Tweakage swap 3 pairs.
[05/07 01:14:33   1443s] Tweakage perm 39 insts, flip 106 insts.
[05/07 01:14:33   1443s] Tweakage perm 7 insts, flip 8 insts.
[05/07 01:14:33   1443s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.460, REAL:0.606, MEM:4698.1M, EPOCH TIME: 1746605673.993720
[05/07 01:14:33   1443s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:10.900, REAL:5.554, MEM:4698.1M, EPOCH TIME: 1746605673.995333
[05/07 01:14:34   1444s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:11.060, REAL:5.716, MEM:4602.1M, EPOCH TIME: 1746605674.026446
[05/07 01:14:34   1444s] Move report: Congestion aware Tweak moves 8901 insts, mean move: 2.95 um, max move: 32.38 um 
[05/07 01:14:34   1444s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_): (153.37, 369.51) --> (180.73, 364.50)
[05/07 01:14:34   1444s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:11.1, real=0:00:06.0, mem=4602.1mb) @(0:23:54 - 0:24:05).
[05/07 01:14:34   1444s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:14:34   1444s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:14:34   1444s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:14:34   1444s] 
[05/07 01:14:34   1444s]  === Spiral for Logical I: (movable: 2005) ===
[05/07 01:14:34   1444s] 
[05/07 01:14:34   1444s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:14:34   1444s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fa38e43cbc0.
[05/07 01:14:34   1444s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 3 thread pools are available.
[05/07 01:14:34   1444s] 
[05/07 01:14:34   1444s]  === Spiral for Logical I: (movable: 162) ===
[05/07 01:14:34   1444s] 
[05/07 01:14:34   1444s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:14:34   1444s] 
[05/07 01:14:34   1444s]  === Spiral for Logical I: (movable: 33431) ===
[05/07 01:14:34   1444s] 
[05/07 01:14:34   1444s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:14:35   1447s] 
[05/07 01:14:35   1447s]  Info: 0 filler has been deleted!
[05/07 01:14:35   1447s] Move report: legalization moves 1 insts, mean move: 0.15 um, max move: 0.15 um spiral
[05/07 01:14:35   1447s] 	Max move on inst (I_CONTEXT_MEM/U59): (516.95, 499.93) --> (516.80, 499.93)
[05/07 01:14:35   1447s] [CPU] RefinePlace/Spiral (cpu=0:00:01.5, real=0:00:00.0)
[05/07 01:14:35   1447s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:14:35   1447s] [CPU] RefinePlace/Legalization (cpu=0:00:03.2, real=0:00:01.0, mem=4698.1MB) @(0:24:05 - 0:24:08).
[05/07 01:14:35   1447s] Move report: Detail placement moves 35594 insts, mean move: 0.86 um, max move: 32.37 um 
[05/07 01:14:35   1447s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_): (153.38, 369.52) --> (180.73, 364.50)
[05/07 01:14:35   1447s] 	Runtime: CPU: 0:00:17.1 REAL: 0:00:08.0 MEM: 4698.1MB
[05/07 01:14:35   1447s] Statistics of distance of Instance movement in refine placement:
[05/07 01:14:35   1447s]   maximum (X+Y) =       166.04 um
[05/07 01:14:35   1447s]   inst (ls_out_43_RESULT_DATA_15_) with max move: (294.221, 185.594) -> (420.128, 145.464)
[05/07 01:14:35   1447s]   mean    (X+Y) =         0.97 um
[05/07 01:14:35   1447s] Total instances flipped for legalization: 3
[05/07 01:14:35   1447s] Summary Report:
[05/07 01:14:35   1447s] Instances move: 35692 (out of 35696 movable)
[05/07 01:14:35   1447s] Instances flipped: 3
[05/07 01:14:35   1447s] Mean displacement: 0.97 um
[05/07 01:14:35   1447s] Max displacement: 166.04 um (Instance: ls_out_43_RESULT_DATA_15_) (294.221, 185.594) -> (420.128, 145.464)
[05/07 01:14:35   1447s] 	Length: 17 sites, height: 1 rows, site name: unit, cell type: LSDNSSX8_LVT
[05/07 01:14:35   1447s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:14:35   1447s] Total instances moved : 35692
[05/07 01:14:35   1447s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:17.140, REAL:7.739, MEM:4698.1M, EPOCH TIME: 1746605675.250665
[05/07 01:14:35   1447s] Total net bbox length = 7.190e+05 (4.361e+05 2.829e+05) (ext = 4.038e+04)
[05/07 01:14:35   1447s] Runtime: CPU: 0:00:17.4 REAL: 0:00:08.0 MEM: 4698.1MB
[05/07 01:14:35   1447s] [CPU] RefinePlace/total (cpu=0:00:17.4, real=0:00:08.0, mem=4698.1MB) @(0:23:51 - 0:24:08).
[05/07 01:14:35   1447s] *** Finished refinePlace (0:24:08 mem=4698.1M) ***
[05/07 01:14:35   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.2
[05/07 01:14:35   1447s] OPERPROF: Finished Refine-Place at level 1, CPU:17.390, REAL:7.973, MEM:4698.1M, EPOCH TIME: 1746605675.278499
[05/07 01:14:35   1447s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4698.1M, EPOCH TIME: 1746605675.278615
[05/07 01:14:35   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37836).
[05/07 01:14:35   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] Cell ORCA_TOP LLGs are deleted
[05/07 01:14:35   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] # Resetting pin-track-align track data.
[05/07 01:14:35   1447s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.180, REAL:0.098, MEM:4481.7M, EPOCH TIME: 1746605675.376509
[05/07 01:14:35   1447s] *** Finished Initial Placement (cpu=0:21:21, real=0:04:18, mem=4481.7M) ***
[05/07 01:14:35   1447s] Processing tracks to init pin-track alignment.
[05/07 01:14:35   1447s] z: 2, totalTracks: 1
[05/07 01:14:35   1447s] z: 4, totalTracks: 1
[05/07 01:14:35   1447s] z: 6, totalTracks: 1
[05/07 01:14:35   1447s] z: 8, totalTracks: 1
[05/07 01:14:35   1447s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:14:35   1447s] Cell ORCA_TOP LLGs are deleted
[05/07 01:14:35   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:14:35   1447s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:14:35   1447s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4481.7M, EPOCH TIME: 1746605675.424257
[05/07 01:14:35   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1447s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4481.7M, EPOCH TIME: 1746605675.425112
[05/07 01:14:35   1447s] Max number of tech site patterns supported in site array is 256.
[05/07 01:14:35   1447s] Core basic site is unit
[05/07 01:14:35   1447s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:14:35   1447s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:14:35   1447s] Fast DP-INIT is on for default
[05/07 01:14:35   1447s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:14:35   1447s] SiteArray: use 1,466,368 bytes
[05/07 01:14:35   1447s] SiteArray: current memory after site array memory allocation 4483.1M
[05/07 01:14:35   1447s] SiteArray: FP blocked sites are writable
[05/07 01:14:35   1447s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:14:35   1447s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:14:35   1447s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:14:35   1447s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4483.1M, EPOCH TIME: 1746605675.507320
[05/07 01:14:35   1447s] Process 988 wires and vias for routing blockage analysis
[05/07 01:14:35   1447s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.010, REAL:0.014, MEM:4483.1M, EPOCH TIME: 1746605675.521589
[05/07 01:14:35   1447s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:14:35   1447s] Atter site array init, number of instance map data is 0.
[05/07 01:14:35   1447s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.210, REAL:0.103, MEM:4483.1M, EPOCH TIME: 1746605675.528480
[05/07 01:14:35   1447s] 
[05/07 01:14:35   1447s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:14:35   1447s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:14:35   1447s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.142, MEM:4483.1M, EPOCH TIME: 1746605675.566558
[05/07 01:14:35   1447s] 
[05/07 01:14:35   1447s] powerDomain PD_ORCA_TOP : bins with density > 0.750 = 37.76 % ( 802 / 2124 )
[05/07 01:14:35   1447s] powerDomain PD_RISC_CORE : bins with density > 0.750 = 56.73 % ( 156 / 275 )
[05/07 01:14:35   1447s] Density distribution unevenness ratio = 22.525%
[05/07 01:14:35   1447s] Density distribution unevenness ratio (U70) = 16.993%
[05/07 01:14:35   1447s] Density distribution unevenness ratio (U80) = 9.706%
[05/07 01:14:35   1447s] Density distribution unevenness ratio (U90) = 4.482%
[05/07 01:14:35   1447s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4483.1M, EPOCH TIME: 1746605675.630482
[05/07 01:14:35   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2238).
[05/07 01:14:35   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1448s] Cell ORCA_TOP LLGs are deleted
[05/07 01:14:35   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:35   1448s] # Resetting pin-track-align track data.
[05/07 01:14:35   1448s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.130, REAL:0.043, MEM:4481.7M, EPOCH TIME: 1746605675.673074
[05/07 01:14:35   1448s] 
[05/07 01:14:35   1448s] *** Start incrementalPlace ***
[05/07 01:14:35   1448s] User Input Parameters:
[05/07 01:14:35   1448s] - Congestion Driven    : On
[05/07 01:14:35   1448s] - Timing Driven        : On
[05/07 01:14:35   1448s] - Area-Violation Based : On
[05/07 01:14:35   1448s] - Start Rollback Level : -5
[05/07 01:14:35   1448s] - Legalized            : On
[05/07 01:14:35   1448s] - Window Based         : Off
[05/07 01:14:35   1448s] - eDen incr mode       : Off
[05/07 01:14:35   1448s] - Small incr mode      : Off
[05/07 01:14:35   1448s] 
[05/07 01:14:35   1448s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4481.7M, EPOCH TIME: 1746605675.763839
[05/07 01:14:35   1448s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4481.7M, EPOCH TIME: 1746605675.764037
[05/07 01:14:35   1448s] Active views:
[05/07 01:14:35   1448s]   func_worst_scenario
[05/07 01:14:35   1448s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4481.7M, EPOCH TIME: 1746605675.772195
[05/07 01:14:35   1448s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.014, MEM:4481.7M, EPOCH TIME: 1746605675.786102
[05/07 01:14:35   1448s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4481.7M, EPOCH TIME: 1746605675.786352
[05/07 01:14:35   1448s] Starting Early Global Route congestion estimation: mem = 4481.7M
[05/07 01:14:35   1448s] (I)      Initializing eGR engine (regular)
[05/07 01:14:35   1448s] Set min layer with default ( 2 )
[05/07 01:14:35   1448s] Set max layer with default ( 127 )
[05/07 01:14:35   1448s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:35   1448s] Min route layer (adjusted) = 2
[05/07 01:14:35   1448s] Max route layer (adjusted) = 10
[05/07 01:14:35   1448s] (I)      clean place blk overflow:
[05/07 01:14:35   1448s] (I)      H : enabled 1.00 0
[05/07 01:14:35   1448s] (I)      V : enabled 1.00 0
[05/07 01:14:35   1448s] (I)      Initializing eGR engine (regular)
[05/07 01:14:35   1448s] Set min layer with default ( 2 )
[05/07 01:14:35   1448s] Set max layer with default ( 127 )
[05/07 01:14:35   1448s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:35   1448s] Min route layer (adjusted) = 2
[05/07 01:14:35   1448s] Max route layer (adjusted) = 10
[05/07 01:14:35   1448s] (I)      clean place blk overflow:
[05/07 01:14:35   1448s] (I)      H : enabled 1.00 0
[05/07 01:14:35   1448s] (I)      V : enabled 1.00 0
[05/07 01:14:35   1448s] (I)      Started Early Global Route kernel ( Curr Mem: 4.27 MB )
[05/07 01:14:35   1448s] (I)      Running eGR Regular flow
[05/07 01:14:35   1448s] (I)      # wire layers (front) : 11
[05/07 01:14:35   1448s] (I)      # wire layers (back)  : 0
[05/07 01:14:35   1448s] (I)      min wire layer : 1
[05/07 01:14:35   1448s] (I)      max wire layer : 10
[05/07 01:14:35   1448s] (I)      # cut layers (front) : 10
[05/07 01:14:35   1448s] (I)      # cut layers (back)  : 0
[05/07 01:14:35   1448s] (I)      min cut layer : 1
[05/07 01:14:35   1448s] (I)      max cut layer : 9
[05/07 01:14:35   1448s] (I)      =================================== Layers ===================================
[05/07 01:14:35   1448s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:14:35   1448s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:14:35   1448s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:14:35   1448s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:14:35   1448s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:14:35   1448s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:14:35   1448s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:14:35   1448s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:14:35   1448s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:14:35   1448s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:14:35   1448s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:14:35   1448s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:14:35   1448s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:14:35   1448s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:14:35   1448s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:14:35   1448s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:14:35   1448s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:14:35   1448s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:14:35   1448s] (I)      Started Import and model ( Curr Mem: 4.27 MB )
[05/07 01:14:36   1448s] (I)      == Non-default Options ==
[05/07 01:14:36   1448s] (I)      Maximum routing layer                              : 10
[05/07 01:14:36   1448s] (I)      Top routing layer                                  : 10
[05/07 01:14:36   1448s] (I)      Number of threads                                  : 8
[05/07 01:14:36   1448s] (I)      Route tie net to shape                             : auto
[05/07 01:14:36   1448s] (I)      Use non-blocking free Dbs wires                    : false
[05/07 01:14:36   1448s] (I)      Method to set GCell size                           : row
[05/07 01:14:36   1448s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:14:36   1448s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:14:36   1448s] (I)      ============== Pin Summary ==============
[05/07 01:14:36   1448s] (I)      +-------+--------+---------+------------+
[05/07 01:14:36   1448s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:14:36   1448s] (I)      +-------+--------+---------+------------+
[05/07 01:14:36   1448s] (I)      |     1 | 151745 |  100.00 |        Pin |
[05/07 01:14:36   1448s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:14:36   1448s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:14:36   1448s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:14:36   1448s] (I)      +-------+--------+---------+------------+
[05/07 01:14:36   1448s] (I)      Use row-based GCell size
[05/07 01:14:36   1448s] (I)      Use row-based GCell align
[05/07 01:14:36   1448s] (I)      layer 0 area = 10000
[05/07 01:14:36   1448s] (I)      layer 1 area = 16000
[05/07 01:14:36   1448s] (I)      layer 2 area = 16000
[05/07 01:14:36   1448s] (I)      layer 3 area = 16000
[05/07 01:14:36   1448s] (I)      layer 4 area = 16000
[05/07 01:14:36   1448s] (I)      layer 5 area = 16000
[05/07 01:14:36   1448s] (I)      layer 6 area = 16000
[05/07 01:14:36   1448s] (I)      layer 7 area = 16000
[05/07 01:14:36   1448s] (I)      layer 8 area = 55000
[05/07 01:14:36   1448s] (I)      layer 9 area = 4000000
[05/07 01:14:36   1448s] (I)      GCell unit size   : 1672
[05/07 01:14:36   1448s] (I)      GCell multiplier  : 1
[05/07 01:14:36   1448s] (I)      GCell row height  : 1672
[05/07 01:14:36   1448s] (I)      Actual row height : 1672
[05/07 01:14:36   1448s] (I)      GCell align ref   : 10032 10032
[05/07 01:14:36   1448s] [NR-eGR] Track table information for default rule: 
[05/07 01:14:36   1448s] [NR-eGR] M1 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M2 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M3 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M4 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M5 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M6 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M7 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M8 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] M9 has single uniform track structure
[05/07 01:14:36   1448s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:14:36   1448s] (I)      ============== Default via ===============
[05/07 01:14:36   1448s] (I)      +---+------------------+-----------------+
[05/07 01:14:36   1448s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:14:36   1448s] (I)      +---+------------------+-----------------+
[05/07 01:14:36   1448s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:14:36   1448s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:14:36   1448s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:14:36   1448s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:14:36   1448s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:14:36   1448s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:14:36   1448s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:14:36   1448s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:14:36   1448s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:14:36   1448s] (I)      +---+------------------+-----------------+
[05/07 01:14:36   1448s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:14:36   1448s] [NR-eGR] Read 99082 PG shapes
[05/07 01:14:36   1448s] [NR-eGR] Read 0 clock shapes
[05/07 01:14:36   1448s] [NR-eGR] Read 0 other shapes
[05/07 01:14:36   1448s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:14:36   1448s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:14:36   1448s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:14:36   1448s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:14:36   1448s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:14:36   1448s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:14:36   1448s] [NR-eGR] #Other Blockages    : 0
[05/07 01:14:36   1448s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:14:36   1448s] (I)      Custom ignore net properties:
[05/07 01:14:36   1448s] (I)      1 : NotLegal
[05/07 01:14:36   1448s] (I)      Default ignore net properties:
[05/07 01:14:36   1448s] (I)      1 : Special
[05/07 01:14:36   1448s] (I)      2 : Analog
[05/07 01:14:36   1448s] (I)      3 : Fixed
[05/07 01:14:36   1448s] (I)      4 : Skipped
[05/07 01:14:36   1448s] (I)      5 : MixedSignal
[05/07 01:14:36   1448s] (I)      Prerouted net properties:
[05/07 01:14:36   1448s] (I)      1 : NotLegal
[05/07 01:14:36   1448s] (I)      2 : Special
[05/07 01:14:36   1448s] (I)      3 : Analog
[05/07 01:14:36   1448s] (I)      4 : Fixed
[05/07 01:14:36   1448s] (I)      5 : Skipped
[05/07 01:14:36   1448s] (I)      6 : MixedSignal
[05/07 01:14:36   1448s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:14:36   1448s] [NR-eGR] #prerouted nets         : 0
[05/07 01:14:36   1448s] [NR-eGR] #prerouted special nets : 0
[05/07 01:14:36   1448s] [NR-eGR] #prerouted wires        : 0
[05/07 01:14:36   1448s] [NR-eGR] Read 38282 nets ( ignored 0 )
[05/07 01:14:36   1448s] (I)        Front-side 38282 ( ignored 0 )
[05/07 01:14:36   1448s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:14:36   1448s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:14:36   1448s] (I)      Reading macro buffers
[05/07 01:14:36   1448s] (I)      Number of macros with buffers: 0
[05/07 01:14:36   1448s] (I)      early_global_route_priority property id does not exist.
[05/07 01:14:36   1448s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:14:36   1448s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:14:36   1448s] (I)      Number of ignored nets                =      0
[05/07 01:14:36   1448s] (I)      Number of connected nets              =      0
[05/07 01:14:36   1448s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:14:36   1448s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:14:36   1448s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:14:36   1448s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:14:36   1448s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:14:36   1448s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:14:36   1448s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:14:36   1448s] [NR-eGR] There are 88 clock nets ( 0 with NDR ).
[05/07 01:14:36   1448s] (I)      Ndr track 0 does not exist
[05/07 01:14:36   1448s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:14:36   1448s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:14:36   1448s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:14:36   1448s] (I)      Site width          :   152  (dbu)
[05/07 01:14:36   1448s] (I)      Row height          :  1672  (dbu)
[05/07 01:14:36   1448s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:14:36   1448s] (I)      GCell width         :  1672  (dbu)
[05/07 01:14:36   1448s] (I)      GCell height        :  1672  (dbu)
[05/07 01:14:36   1448s] (I)      Grid                :   588   356    10
[05/07 01:14:36   1448s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:14:36   1448s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:14:36   1448s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:14:36   1448s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:14:36   1448s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:14:36   1448s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:14:36   1448s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:14:36   1448s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:14:36   1448s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:14:36   1448s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:14:36   1448s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:14:36   1448s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:14:36   1448s] (I)      --------------------------------------------------------
[05/07 01:14:36   1448s] 
[05/07 01:14:36   1448s] [NR-eGR] ============ Routing rule table ============
[05/07 01:14:36   1448s] [NR-eGR] Rule id: 0  Nets: 38282
[05/07 01:14:36   1448s] [NR-eGR] ========================================
[05/07 01:14:36   1448s] [NR-eGR] 
[05/07 01:14:36   1448s] (I)      ======== NDR :  =========
[05/07 01:14:36   1448s] (I)      +--------------+--------+
[05/07 01:14:36   1448s] (I)      |           ID |      0 |
[05/07 01:14:36   1448s] (I)      |         Name |        |
[05/07 01:14:36   1448s] (I)      |      Default |    yes |
[05/07 01:14:36   1448s] (I)      |  Clk Special |     no |
[05/07 01:14:36   1448s] (I)      | Hard spacing |     no |
[05/07 01:14:36   1448s] (I)      |    NDR track | (none) |
[05/07 01:14:36   1448s] (I)      |      NDR via | (none) |
[05/07 01:14:36   1448s] (I)      |  Extra space |      0 |
[05/07 01:14:36   1448s] (I)      |      Shields |      0 |
[05/07 01:14:36   1448s] (I)      |   Demand (H) |      1 |
[05/07 01:14:36   1448s] (I)      |   Demand (V) |      1 |
[05/07 01:14:36   1448s] (I)      |        #Nets |  38282 |
[05/07 01:14:36   1448s] (I)      +--------------+--------+
[05/07 01:14:36   1448s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:14:36   1448s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:14:36   1448s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:14:36   1448s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:14:36   1448s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:14:36   1448s] (I)      =============== Blocked Tracks ===============
[05/07 01:14:36   1448s] (I)      +-------+---------+----------+---------------+
[05/07 01:14:36   1448s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:14:36   1448s] (I)      +-------+---------+----------+---------------+
[05/07 01:14:36   1448s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:14:36   1448s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:14:36   1448s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:14:36   1448s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:14:36   1448s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:14:36   1448s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:14:36   1448s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:14:36   1448s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:14:36   1448s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:14:36   1448s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:14:36   1448s] (I)      +-------+---------+----------+---------------+
[05/07 01:14:36   1448s] (I)      Finished Import and model ( CPU: 0.48 sec, Real: 0.46 sec, Curr Mem: 4.30 MB )
[05/07 01:14:36   1448s] (I)      Reset routing kernel
[05/07 01:14:36   1448s] (I)      Started Global Routing ( Curr Mem: 4.30 MB )
[05/07 01:14:36   1448s] (I)      totalPins=153784  totalGlobalPin=150049 (97.57%)
[05/07 01:14:36   1448s] (I)      ================= Net Group Info =================
[05/07 01:14:36   1448s] (I)      +----+----------------+--------------+-----------+
[05/07 01:14:36   1448s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:14:36   1448s] (I)      +----+----------------+--------------+-----------+
[05/07 01:14:36   1448s] (I)      |  1 |          38282 |        M2(2) |  MRDL(10) |
[05/07 01:14:36   1448s] (I)      +----+----------------+--------------+-----------+
[05/07 01:14:36   1448s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:14:36   1448s] (I)      total 2D Demand : 3604 = (0 H, 3604 V)
[05/07 01:14:36   1448s] (I)      #blocked GCells = 0
[05/07 01:14:36   1448s] (I)      #regions = 1
[05/07 01:14:36   1448s] (I)      Adjusted 0 GCells for pin access
[05/07 01:14:36   1449s] [NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[05/07 01:14:36   1449s] (I)      
[05/07 01:14:36   1449s] (I)      ============  Phase 1a Route ============
[05/07 01:14:36   1450s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:14:36   1450s] (I)      Usage: 510717 = (300509 H, 210208 V) = (21.36% H, 7.25% V) = (5.025e+05um H, 3.515e+05um V)
[05/07 01:14:36   1450s] (I)      
[05/07 01:14:36   1450s] (I)      ============  Phase 1b Route ============
[05/07 01:14:37   1450s] (I)      Usage: 511143 = (300559 H, 210584 V) = (21.36% H, 7.26% V) = (5.025e+05um H, 3.521e+05um V)
[05/07 01:14:37   1450s] (I)      Overflow of layer group 1: 2.53% H + 0.07% V. EstWL: 8.546311e+05um
[05/07 01:14:37   1450s] (I)      Congestion metric : 5.02%H 0.17%V, 5.19%HV
[05/07 01:14:37   1450s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:14:37   1450s] (I)      
[05/07 01:14:37   1450s] (I)      ============  Phase 1c Route ============
[05/07 01:14:37   1450s] (I)      Level2 Grid: 118 x 72
[05/07 01:14:37   1450s] (I)      Usage: 511724 = (300732 H, 210992 V) = (21.38% H, 7.28% V) = (5.028e+05um H, 3.528e+05um V)
[05/07 01:14:37   1450s] (I)      
[05/07 01:14:37   1450s] (I)      ============  Phase 1d Route ============
[05/07 01:14:37   1451s] (I)      Usage: 512928 = (300799 H, 212129 V) = (21.38% H, 7.32% V) = (5.029e+05um H, 3.547e+05um V)
[05/07 01:14:37   1451s] (I)      
[05/07 01:14:37   1451s] (I)      ============  Phase 1e Route ============
[05/07 01:14:37   1451s] (I)      Usage: 512928 = (300799 H, 212129 V) = (21.38% H, 7.32% V) = (5.029e+05um H, 3.547e+05um V)
[05/07 01:14:37   1451s] [NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.02% V. EstWL: 8.576156e+05um
[05/07 01:14:37   1451s] (I)      
[05/07 01:14:37   1451s] (I)      ============  Phase 1l Route ============
[05/07 01:14:38   1453s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:14:38   1453s] (I)      Layer  2:    1347431    158650       311      905861     1390279    (39.45%) 
[05/07 01:14:38   1453s] (I)      Layer  3:     676010    192719      1229      458188      691158    (39.87%) 
[05/07 01:14:38   1453s] (I)      Layer  4:     663200     79946        28      454866      693204    (39.62%) 
[05/07 01:14:38   1453s] (I)      Layer  5:     331990     80349       358      225712      348961    (39.28%) 
[05/07 01:14:38   1453s] (I)      Layer  6:     558126     28475        58           0      574035    ( 0.00%) 
[05/07 01:14:38   1453s] (I)      Layer  7:     257120     40266       696       15438      271898    ( 5.37%) 
[05/07 01:14:38   1453s] (I)      Layer  8:     261861      2421         4       23418      263600    ( 8.16%) 
[05/07 01:14:38   1453s] (I)      Layer  9:     143228      5767        14       45199       98469    (31.46%) 
[05/07 01:14:38   1453s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:14:38   1453s] (I)      Total:       4310321    588593      2698     2175906     4356129    (33.31%) 
[05/07 01:14:38   1453s] (I)      
[05/07 01:14:38   1453s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:14:38   1453s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:14:38   1453s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:14:38   1453s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:14:38   1453s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:14:38   1453s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:14:38   1453s] [NR-eGR]      M2 ( 2)       181( 0.14%)        21( 0.02%)   ( 0.16%) 
[05/07 01:14:38   1453s] [NR-eGR]      M3 ( 3)      1001( 0.80%)        19( 0.02%)   ( 0.81%) 
[05/07 01:14:38   1453s] [NR-eGR]      M4 ( 4)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/07 01:14:38   1453s] [NR-eGR]      M5 ( 5)       331( 0.26%)         4( 0.00%)   ( 0.26%) 
[05/07 01:14:38   1453s] [NR-eGR]      M6 ( 6)        44( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/07 01:14:38   1453s] [NR-eGR]      M7 ( 7)       620( 0.31%)        11( 0.01%)   ( 0.32%) 
[05/07 01:14:38   1453s] [NR-eGR]      M8 ( 8)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:14:38   1453s] [NR-eGR]      M9 ( 9)        14( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/07 01:14:38   1453s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:14:38   1453s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:14:38   1453s] [NR-eGR]        Total      2222( 0.17%)        57( 0.00%)   ( 0.17%) 
[05/07 01:14:38   1453s] [NR-eGR] 
[05/07 01:14:38   1453s] (I)      Finished Global Routing ( CPU: 4.60 sec, Real: 1.99 sec, Curr Mem: 4.31 MB )
[05/07 01:14:38   1453s] (I)      Updating congestion map
[05/07 01:14:38   1453s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:14:38   1453s] [NR-eGR] Overflow after Early Global Route 0.28% H + 0.00% V
[05/07 01:14:38   1453s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.15 sec, Real: 2.54 sec, Curr Mem: 4.30 MB )
[05/07 01:14:38   1453s] Early Global Route congestion estimation runtime: 2.56 seconds, mem = 4521.3M
[05/07 01:14:38   1453s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.160, REAL:2.555, MEM:4521.3M, EPOCH TIME: 1746605678.341476
[05/07 01:14:38   1453s] OPERPROF: Starting HotSpotCal at level 1, MEM:4521.3M, EPOCH TIME: 1746605678.341594
[05/07 01:14:38   1453s] [hotspot] +------------+---------------+---------------+
[05/07 01:14:38   1453s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:14:38   1453s] [hotspot] +------------+---------------+---------------+
[05/07 01:14:38   1453s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 01:14:38   1453s] [hotspot] +------------+---------------+---------------+
[05/07 01:14:38   1453s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 01:14:38   1453s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 01:14:38   1453s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.022, MEM:4521.3M, EPOCH TIME: 1746605678.363835
[05/07 01:14:38   1453s] Skipped repairing congestion.
[05/07 01:14:38   1453s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4521.3M, EPOCH TIME: 1746605678.364214
[05/07 01:14:38   1453s] Starting Early Global Route wiring: mem = 4521.3M
[05/07 01:14:38   1453s] (I)      Running track assignment and export wires
[05/07 01:14:38   1453s] (I)      Delete wires for 38282 nets 
[05/07 01:14:38   1453s] (I)      ============= Track Assignment ============
[05/07 01:14:38   1453s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.30 MB )
[05/07 01:14:38   1453s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:14:38   1453s] (I)      Run Multi-thread track assignment
[05/07 01:14:38   1455s] (I)      Finished Track Assignment (8T) ( CPU: 1.99 sec, Real: 0.32 sec, Curr Mem: 4.37 MB )
[05/07 01:14:38   1455s] (I)      Started Export ( Curr Mem: 4.37 MB )
[05/07 01:14:38   1455s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:14:38   1456s] [NR-eGR] Total eGR-routed clock nets wire length: 24845um, number of vias: 11280
[05/07 01:14:38   1456s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:14:38   1456s] [NR-eGR]               Length (um)    Vias 
[05/07 01:14:38   1456s] [NR-eGR] ----------------------------------
[05/07 01:14:38   1456s] [NR-eGR]  M1    (1H)             0  153565 
[05/07 01:14:38   1456s] [NR-eGR]  M2    (2V)        209680  209088 
[05/07 01:14:38   1456s] [NR-eGR]  M3    (3H)        302996   63003 
[05/07 01:14:38   1456s] [NR-eGR]  M4    (4V)        124961   13751 
[05/07 01:14:38   1456s] [NR-eGR]  M5    (5H)        132859    3726 
[05/07 01:14:38   1456s] [NR-eGR]  M6    (6V)         46601    2021 
[05/07 01:14:38   1456s] [NR-eGR]  M7    (7H)         67375     378 
[05/07 01:14:38   1456s] [NR-eGR]  M8    (8V)          4076     138 
[05/07 01:14:38   1456s] [NR-eGR]  M9    (9H)          9699       0 
[05/07 01:14:38   1456s] [NR-eGR]  MRDL  (10V)            0       0 
[05/07 01:14:38   1456s] [NR-eGR] ----------------------------------
[05/07 01:14:38   1456s] [NR-eGR]        Total       898246  445670 
[05/07 01:14:38   1456s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:14:38   1456s] [NR-eGR] Total half perimeter of net bounding box: 719019um
[05/07 01:14:38   1456s] [NR-eGR] Total length: 898246um, number of vias: 445670
[05/07 01:14:38   1456s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:14:38   1456s] (I)      == Layer wire length by net rule ==
[05/07 01:14:38   1456s] (I)                     Default 
[05/07 01:14:38   1456s] (I)      -----------------------
[05/07 01:14:38   1456s] (I)       M1    (1H)        0um 
[05/07 01:14:38   1456s] (I)       M2    (2V)   209680um 
[05/07 01:14:38   1456s] (I)       M3    (3H)   302996um 
[05/07 01:14:38   1456s] (I)       M4    (4V)   124961um 
[05/07 01:14:38   1456s] (I)       M5    (5H)   132859um 
[05/07 01:14:38   1456s] (I)       M6    (6V)    46601um 
[05/07 01:14:38   1456s] (I)       M7    (7H)    67375um 
[05/07 01:14:38   1456s] (I)       M8    (8V)     4076um 
[05/07 01:14:38   1456s] (I)       M9    (9H)     9699um 
[05/07 01:14:38   1456s] (I)       MRDL  (10V)       0um 
[05/07 01:14:38   1456s] (I)      -----------------------
[05/07 01:14:38   1456s] (I)             Total  898246um 
[05/07 01:14:38   1456s] (I)      == Layer via count by net rule ==
[05/07 01:14:38   1456s] (I)                    Default 
[05/07 01:14:38   1456s] (I)      ----------------------
[05/07 01:14:38   1456s] (I)       M1    (1H)    153565 
[05/07 01:14:38   1456s] (I)       M2    (2V)    209088 
[05/07 01:14:38   1456s] (I)       M3    (3H)     63003 
[05/07 01:14:38   1456s] (I)       M4    (4V)     13751 
[05/07 01:14:38   1456s] (I)       M5    (5H)      3726 
[05/07 01:14:38   1456s] (I)       M6    (6V)      2021 
[05/07 01:14:38   1456s] (I)       M7    (7H)       378 
[05/07 01:14:38   1456s] (I)       M8    (8V)       138 
[05/07 01:14:38   1456s] (I)       M9    (9H)         0 
[05/07 01:14:38   1456s] (I)       MRDL  (10V)        0 
[05/07 01:14:38   1456s] (I)      ----------------------
[05/07 01:14:38   1456s] (I)             Total   445670 
[05/07 01:14:39   1456s] (I)      Finished Export ( CPU: 1.03 sec, Real: 0.33 sec, Curr Mem: 4.39 MB )
[05/07 01:14:39   1456s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:14:39   1456s] (I)      Global routing data unavailable, rerun eGR
[05/07 01:14:39   1456s] (I)      Initializing eGR engine (regular)
[05/07 01:14:39   1456s] Set min layer with default ( 2 )
[05/07 01:14:39   1456s] Set max layer with default ( 127 )
[05/07 01:14:39   1456s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:14:39   1456s] Min route layer (adjusted) = 2
[05/07 01:14:39   1456s] Max route layer (adjusted) = 10
[05/07 01:14:39   1456s] (I)      clean place blk overflow:
[05/07 01:14:39   1456s] (I)      H : enabled 1.00 0
[05/07 01:14:39   1456s] (I)      V : enabled 1.00 0
[05/07 01:14:39   1456s] Early Global Route wiring runtime: 0.75 seconds, mem = 4578.0M
[05/07 01:14:39   1456s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.120, REAL:0.751, MEM:4578.0M, EPOCH TIME: 1746605679.114929
[05/07 01:14:39   1456s] 0 delay mode for cte disabled.
[05/07 01:14:39   1456s] SKP cleared!
[05/07 01:14:39   1456s] 
[05/07 01:14:39   1456s] *** Finished incrementalPlace (cpu=0:00:08.6, real=0:00:04.0)***
[05/07 01:14:39   1456s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4273.9M, EPOCH TIME: 1746605679.299636
[05/07 01:14:39   1456s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4273.9M, EPOCH TIME: 1746605679.299863
[05/07 01:14:39   1456s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
[05/07 01:14:39   1456s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/07 01:14:39   1456s] Tdgp not enabled or already been cleared! skip clearing
[05/07 01:14:39   1456s] **placeDesign ... cpu = 0:21:35, real = 0: 4:27, mem = 4108.9M **
[05/07 01:14:39   1456s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:14:39   1456s] VSMManager cleared!
[05/07 01:14:39   1456s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:21:35.6/0:04:27.0 (4.9), totSession cpu/real = 0:24:17.8/0:11:09.8 (2.2), mem = 4108.9M
[05/07 01:14:39   1456s] 
[05/07 01:14:39   1456s] =============================================================================================
[05/07 01:14:39   1456s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/07 01:14:39   1456s] =============================================================================================
[05/07 01:14:39   1456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:14:39   1456s] ---------------------------------------------------------------------------------------------
[05/07 01:14:39   1456s] [ CellServerInit         ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:14:39   1456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:14:39   1456s] [ RefinePlace            ]      1   0:00:08.0  (   3.0 % )     0:00:08.0 /  0:00:17.4    2.2
[05/07 01:14:39   1456s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.5
[05/07 01:14:39   1456s] [ TimingUpdate           ]      3   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:05.7    4.7
[05/07 01:14:39   1456s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:14:39   1456s] [ MISC                   ]          0:04:17.5  (  96.4 % )     0:04:17.5 /  0:21:12.1    4.9
[05/07 01:14:39   1456s] ---------------------------------------------------------------------------------------------
[05/07 01:14:39   1456s]  GlobalPlace #1 TOTAL               0:04:27.0  ( 100.0 % )     0:04:27.0 /  0:21:35.6    4.9
[05/07 01:14:39   1456s] ---------------------------------------------------------------------------------------------
[05/07 01:14:39   1456s] 
[05/07 01:14:39   1456s] Enable CTE adjustment.
[05/07 01:14:39   1456s] Enable Layer aware incrSKP.
[05/07 01:14:39   1456s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2907.2M, totSessionCpu=0:24:18 **
[05/07 01:14:39   1456s] 
[05/07 01:14:39   1456s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:14:39   1456s] GigaOpt running with 8 threads.
[05/07 01:14:39   1456s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:17.9/0:11:09.9 (2.2), mem = 4108.9M
[05/07 01:14:39   1456s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/07 01:14:39   1456s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:14:39   1457s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:14:39   1457s] [GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[05/07 01:14:39   1457s] [GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[05/07 01:14:39   1457s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/07 01:14:39   1457s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/07 01:14:39   1457s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/07 01:14:39   1457s] [GPS-MSV] Related mode (msv/opt) setting
[05/07 01:14:39   1457s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/07 01:14:39   1457s] RODC: v2.8s
[05/07 01:14:39   1457s] OPERPROF: Starting DPlace-Init at level 1, MEM:4108.9M, EPOCH TIME: 1746605679.848437
[05/07 01:14:39   1457s] Processing tracks to init pin-track alignment.
[05/07 01:14:39   1457s] z: 2, totalTracks: 1
[05/07 01:14:39   1457s] z: 4, totalTracks: 1
[05/07 01:14:39   1457s] z: 6, totalTracks: 1
[05/07 01:14:39   1457s] z: 8, totalTracks: 1
[05/07 01:14:39   1457s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:14:39   1457s] Cell ORCA_TOP LLGs are deleted
[05/07 01:14:39   1457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:39   1457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:39   1457s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:14:39   1457s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:14:39   1457s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4108.9M, EPOCH TIME: 1746605679.888112
[05/07 01:14:39   1457s] Info: 98 insts are soft-fixed.
[05/07 01:14:39   1457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:39   1457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:39   1457s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4108.9M, EPOCH TIME: 1746605679.890251
[05/07 01:14:39   1457s] Max number of tech site patterns supported in site array is 256.
[05/07 01:14:39   1457s] Core basic site is unit
[05/07 01:14:39   1457s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:14:39   1457s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:14:39   1457s] Fast DP-INIT is on for default
[05/07 01:14:39   1457s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:14:39   1457s] SiteArray: use 1,466,368 bytes
[05/07 01:14:39   1457s] SiteArray: current memory after site array memory allocation 4110.3M
[05/07 01:14:39   1457s] SiteArray: FP blocked sites are writable
[05/07 01:14:39   1457s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:14:39   1457s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:14:39   1457s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:14:39   1457s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4110.3M, EPOCH TIME: 1746605679.966304
[05/07 01:14:39   1457s] Process 988 wires and vias for routing blockage analysis
[05/07 01:14:39   1457s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.013, MEM:4110.3M, EPOCH TIME: 1746605679.979455
[05/07 01:14:39   1457s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:14:39   1457s] Atter site array init, number of instance map data is 0.
[05/07 01:14:39   1457s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.200, REAL:0.095, MEM:4110.3M, EPOCH TIME: 1746605679.985551
[05/07 01:14:40   1457s] 
[05/07 01:14:40   1457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:14:40   1457s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:14:40   1457s] OPERPROF:     Starting CMU at level 3, MEM:4110.3M, EPOCH TIME: 1746605680.018962
[05/07 01:14:40   1457s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4110.3M, EPOCH TIME: 1746605680.023240
[05/07 01:14:40   1457s] 
[05/07 01:14:40   1457s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:14:40   1457s] Info: 98 insts are soft-fixed.
[05/07 01:14:40   1457s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.145, MEM:4110.3M, EPOCH TIME: 1746605680.032957
[05/07 01:14:40   1457s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4110.3M, EPOCH TIME: 1746605680.033058
[05/07 01:14:40   1457s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4110.3M, EPOCH TIME: 1746605680.033988
[05/07 01:14:40   1457s] 
[05/07 01:14:40   1457s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4110.3MB).
[05/07 01:14:40   1457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.217, MEM:4110.3M, EPOCH TIME: 1746605680.065378
[05/07 01:14:40   1457s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:14:40   1457s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/07 01:14:40   1457s] 	Cell FOOT2X16_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X16_LVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X16_RVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X2_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X2_LVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X2_RVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X32_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X32_LVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X32_RVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X4_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X4_LVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X4_RVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X8_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X8_LVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOT2X8_RVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOTX16_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOTX16_LVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOTX16_RVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOTX2_HVT, site unit.
[05/07 01:14:40   1457s] 	Cell FOOTX2_LVT, site unit.
[05/07 01:14:40   1457s] 	...
[05/07 01:14:40   1457s] 	Reporting only the 20 first cells found...
[05/07 01:14:40   1457s] .
[05/07 01:14:40   1457s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4110.6M, EPOCH TIME: 1746605680.071469
[05/07 01:14:40   1457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:14:40   1457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:40   1457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:40   1457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:14:40   1457s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.280, REAL:0.077, MEM:4110.3M, EPOCH TIME: 1746605680.148115
[05/07 01:14:40   1457s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:14:40   1457s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:14:40   1457s] eee: pegSigSF=1.070000
[05/07 01:14:40   1457s] Initializing multi-corner capacitance tables ... 
[05/07 01:14:40   1458s] Initializing multi-corner resistance tables ...
[05/07 01:14:40   1458s] eee: Grid unit RC data computation started
[05/07 01:14:40   1458s] eee: Grid unit RC data computation completed
[05/07 01:14:40   1458s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:14:40   1458s] eee: l=2 avDens=0.120888 usedTrk=12561.571174 availTrk=103911.123359 sigTrk=12561.571174
[05/07 01:14:40   1458s] eee: l=3 avDens=0.337625 usedTrk=18138.371454 availTrk=53723.392651 sigTrk=18138.371454
[05/07 01:14:40   1458s] eee: l=4 avDens=0.167721 usedTrk=9274.079367 availTrk=55294.605138 sigTrk=9274.079367
[05/07 01:14:40   1458s] eee: l=5 avDens=0.339685 usedTrk=9746.751126 availTrk=28693.487667 sigTrk=9746.751126
[05/07 01:14:40   1458s] eee: l=6 avDens=0.109950 usedTrk=5714.640489 availTrk=51975.000000 sigTrk=5714.640489
[05/07 01:14:40   1458s] eee: l=7 avDens=0.327497 usedTrk=9109.745040 availTrk=27816.250000 sigTrk=9138.724766
[05/07 01:14:40   1458s] eee: l=8 avDens=0.075688 usedTrk=1103.157059 availTrk=14575.000000 sigTrk=1103.157059
[05/07 01:14:40   1458s] eee: l=9 avDens=0.132262 usedTrk=580.134511 availTrk=4386.250000 sigTrk=580.134511
[05/07 01:14:40   1458s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:14:40   1458s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:14:40   1458s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:14:40   1458s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.366582 uaWl=1.000000 uaWlH=0.429200 aWlH=0.000000 lMod=0 pMax=0.894700 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:14:40   1458s] eee: NetCapCache creation started. (Current Mem: 4110.324M) 
[05/07 01:14:40   1458s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4110.324M) 
[05/07 01:14:40   1458s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:14:40   1458s] eee: Metal Layers Info:
[05/07 01:14:40   1458s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:14:40   1458s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:14:40   1458s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:14:40   1458s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | H | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | V | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | V | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  4 |
[05/07 01:14:40   1458s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/07 01:14:40   1458s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/07 01:14:40   1458s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:14:40   1458s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:14:40   1458s] 
[05/07 01:14:40   1458s] Creating Lib Analyzer ...
[05/07 01:14:40   1458s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:14:40   1458s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:14:40   1458s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:14:40   1458s] 
[05/07 01:14:40   1458s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:14:42   1460s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:21 mem=4110.3M
[05/07 01:14:42   1460s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:21 mem=4110.3M
[05/07 01:14:42   1460s] Creating Lib Analyzer, finished. 
[05/07 01:14:42   1460s] AAE DB initialization (MEM=4104.75 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/07 01:14:42   1460s] #optDebug: fT-S <1 2 3 1 0>
[05/07 01:14:43   1460s] Info: IPO magic value 0x85B5BEEF.
[05/07 01:14:43   1460s] Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
[05/07 01:14:43   1460s]       SynthesisEngine workers will not check out additional licenses.
[05/07 01:15:04   1461s] OPERPROF: Starting DPlace-Init at level 1, MEM:4104.7M, EPOCH TIME: 1746605704.471325
[05/07 01:15:04   1461s] Processing tracks to init pin-track alignment.
[05/07 01:15:04   1461s] z: 2, totalTracks: 1
[05/07 01:15:04   1461s] z: 4, totalTracks: 1
[05/07 01:15:04   1461s] z: 6, totalTracks: 1
[05/07 01:15:04   1461s] z: 8, totalTracks: 1
[05/07 01:15:04   1461s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:15:04   1461s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:15:04   1461s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4104.7M, EPOCH TIME: 1746605704.541336
[05/07 01:15:04   1461s] Info: 98 insts are soft-fixed.
[05/07 01:15:04   1461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:04   1461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:04   1461s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:15:04   1461s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:15:04   1461s] 
[05/07 01:15:04   1461s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:04   1461s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:04   1461s] OPERPROF:     Starting CMU at level 3, MEM:4104.7M, EPOCH TIME: 1746605704.664909
[05/07 01:15:04   1461s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:4104.7M, EPOCH TIME: 1746605704.671612
[05/07 01:15:04   1461s] 
[05/07 01:15:04   1461s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:15:04   1461s] Info: 98 insts are soft-fixed.
[05/07 01:15:04   1461s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.145, MEM:4104.7M, EPOCH TIME: 1746605704.685914
[05/07 01:15:04   1461s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4104.7M, EPOCH TIME: 1746605704.686040
[05/07 01:15:04   1461s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4104.7M, EPOCH TIME: 1746605704.686521
[05/07 01:15:04   1461s] 
[05/07 01:15:04   1461s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4104.7MB).
[05/07 01:15:04   1461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.277, MEM:4104.7M, EPOCH TIME: 1746605704.748262
[05/07 01:15:04   1461s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4105.0M, EPOCH TIME: 1746605704.749594
[05/07 01:15:04   1461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:15:04   1461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:04   1461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:04   1461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:04   1461s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.310, REAL:0.097, MEM:4000.7M, EPOCH TIME: 1746605704.846931
[05/07 01:15:04   1461s] **INFO: Using Advanced Metric Collection system.
[05/07 01:15:06   1462s] **optDesign ... cpu = 0:00:06, real = 0:00:27, mem = 2803.2M, totSessionCpu=0:24:24 **
[05/07 01:15:06   1462s] #optDebug: { P: 90 W: 4195 FE: standard PE: none LDR: 1}
[05/07 01:15:06   1462s] *** optDesign -preCTS ***
[05/07 01:15:06   1462s] DRC Margin: user margin 0.0; extra margin 0.2
[05/07 01:15:06   1462s] Setup Target Slack: user slack 0; extra slack 0.0
[05/07 01:15:06   1462s] Hold Target Slack: user slack 0
[05/07 01:15:06   1463s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/07 01:15:06   1463s] Type 'man IMPOPT-3195' for more detail.
[05/07 01:15:06   1463s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4000.7M, EPOCH TIME: 1746605706.436211
[05/07 01:15:06   1463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:06   1463s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:06   1463s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.120, REAL:0.102, MEM:4000.7M, EPOCH TIME: 1746605706.538526
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:15:06   1463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:15:06   1463s] Deleting Lib Analyzer.
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Deleting Cell Server End ...
[05/07 01:15:06   1463s] Multi-VT timing optimization disabled based on library information.
[05/07 01:15:06   1463s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:15:06   1463s] Summary for sequential cells identification: 
[05/07 01:15:06   1463s]   Identified SBFF number: 126
[05/07 01:15:06   1463s]   Identified MBFF number: 0
[05/07 01:15:06   1463s]   Identified SB Latch number: 36
[05/07 01:15:06   1463s]   Identified MB Latch number: 0
[05/07 01:15:06   1463s]   Not identified SBFF number: 180
[05/07 01:15:06   1463s]   Not identified MBFF number: 0
[05/07 01:15:06   1463s]   Not identified SB Latch number: 0
[05/07 01:15:06   1463s]   Not identified MB Latch number: 0
[05/07 01:15:06   1463s]   Number of sequential cells which are not FFs: 42
[05/07 01:15:06   1463s]  Visiting view : test_worst_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]  Visiting view : func_worst_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]  Visiting view : test_best_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]  Visiting view : func_best_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s] TLC MultiMap info (StdDelay):
[05/07 01:15:06   1463s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:15:06   1463s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:15:06   1463s]  Setting StdDelay to: 11ps
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Deleting Cell Server End ...
[05/07 01:15:06   1463s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4000.7M, EPOCH TIME: 1746605706.846722
[05/07 01:15:06   1463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] Cell ORCA_TOP LLGs are deleted
[05/07 01:15:06   1463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:06   1463s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:3987.3M, EPOCH TIME: 1746605706.848796
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] Creating Lib Analyzer ...
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:15:06   1463s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:15:06   1463s] Summary for sequential cells identification: 
[05/07 01:15:06   1463s]   Identified SBFF number: 126
[05/07 01:15:06   1463s]   Identified MBFF number: 0
[05/07 01:15:06   1463s]   Identified SB Latch number: 36
[05/07 01:15:06   1463s]   Identified MB Latch number: 0
[05/07 01:15:06   1463s]   Not identified SBFF number: 180
[05/07 01:15:06   1463s]   Not identified MBFF number: 0
[05/07 01:15:06   1463s]   Not identified SB Latch number: 0
[05/07 01:15:06   1463s]   Not identified MB Latch number: 0
[05/07 01:15:06   1463s]   Number of sequential cells which are not FFs: 42
[05/07 01:15:06   1463s]  Visiting view : test_worst_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]  Visiting view : func_worst_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]  Visiting view : test_best_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]  Visiting view : func_best_scenario
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:15:06   1463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:15:06   1463s] TLC MultiMap info (StdDelay):
[05/07 01:15:06   1463s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:15:06   1463s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:15:06   1463s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:15:06   1463s]  Setting StdDelay to: 11ps
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:15:06   1463s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:15:06   1463s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:15:06   1463s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:15:06   1463s] 
[05/07 01:15:06   1464s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:15:07   1464s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:26 mem=3997.4M
[05/07 01:15:07   1464s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:26 mem=3997.4M
[05/07 01:15:07   1464s] Creating Lib Analyzer, finished. 
[05/07 01:15:07   1464s] #optDebug: Start CG creation (mem=3997.4M)
[05/07 01:15:07   1464s]  ...initializing CG 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:07   1464s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:07   1464s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:07   1464s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:07   1464s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:07   1464s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:07   1465s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:08   1465s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:08   1465s] ToF 807.5650um
[05/07 01:15:08   1465s] (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgPrt (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgEgp (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgPbk (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgNrb(cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgObs (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgCon (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s]  ...processing cgPdm (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=4158.3M)
[05/07 01:15:08   1465s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:08   1465s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:08   1465s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:08   1465s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:08   1465s] {MMLU 0 0 38298}
[05/07 01:15:08   1465s] [oiLAM] Zs 10, 11
[05/07 01:15:08   1465s] ### Creating LA Mngr. totSessionCpu=0:24:26 mem=4158.3M
[05/07 01:15:08   1465s] ### Creating LA Mngr, finished. totSessionCpu=0:24:26 mem=4158.3M
[05/07 01:15:08   1465s] Running pre-eGR process
[05/07 01:15:08   1465s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.85 MB )
[05/07 01:15:08   1465s] (I)      Initializing eGR engine (regular)
[05/07 01:15:08   1465s] Set min layer with default ( 2 )
[05/07 01:15:08   1465s] Set max layer with default ( 127 )
[05/07 01:15:08   1465s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:15:08   1465s] Min route layer (adjusted) = 2
[05/07 01:15:08   1465s] Max route layer (adjusted) = 10
[05/07 01:15:08   1465s] (I)      clean place blk overflow:
[05/07 01:15:08   1465s] (I)      H : enabled 1.00 0
[05/07 01:15:08   1465s] (I)      V : enabled 1.00 0
[05/07 01:15:08   1465s] (I)      Initializing eGR engine (regular)
[05/07 01:15:08   1465s] Set min layer with default ( 2 )
[05/07 01:15:08   1465s] Set max layer with default ( 127 )
[05/07 01:15:08   1465s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:15:08   1465s] Min route layer (adjusted) = 2
[05/07 01:15:08   1465s] Max route layer (adjusted) = 10
[05/07 01:15:08   1465s] (I)      clean place blk overflow:
[05/07 01:15:08   1465s] (I)      H : enabled 1.00 0
[05/07 01:15:08   1465s] (I)      V : enabled 1.00 0
[05/07 01:15:08   1465s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.85 MB )
[05/07 01:15:08   1465s] (I)      Running eGR Regular flow
[05/07 01:15:08   1465s] (I)      # wire layers (front) : 11
[05/07 01:15:08   1465s] (I)      # wire layers (back)  : 0
[05/07 01:15:08   1465s] (I)      min wire layer : 1
[05/07 01:15:08   1465s] (I)      max wire layer : 10
[05/07 01:15:08   1465s] (I)      # cut layers (front) : 10
[05/07 01:15:08   1465s] (I)      # cut layers (back)  : 0
[05/07 01:15:08   1465s] (I)      min cut layer : 1
[05/07 01:15:08   1465s] (I)      max cut layer : 9
[05/07 01:15:08   1465s] (I)      =================================== Layers ===================================
[05/07 01:15:08   1465s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:15:08   1465s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:15:08   1465s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:15:08   1465s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:15:08   1465s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:15:08   1465s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:15:08   1465s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:15:08   1465s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:15:08   1465s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:15:08   1465s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:15:08   1465s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:15:08   1465s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:15:08   1465s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:15:08   1465s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:15:08   1465s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:15:08   1465s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:15:08   1465s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:15:08   1465s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:15:08   1465s] (I)      Started Import and model ( Curr Mem: 3.85 MB )
[05/07 01:15:08   1465s] (I)      Number of ignored instance 0
[05/07 01:15:08   1465s] (I)      Number of inbound cells 40
[05/07 01:15:08   1465s] (I)      Number of opened ILM blockages 0
[05/07 01:15:08   1465s] (I)      Number of instances temporarily fixed by detailed placement 138
[05/07 01:15:08   1465s] (I)      numMoveCells=35598, numMacros=41  numPads=242  numMultiRowHeightInsts=0
[05/07 01:15:08   1465s] (I)      cell height: 1672, count: 35598
[05/07 01:15:08   1465s] (I)      Number of nets = 38282 ( 16 ignored )
[05/07 01:15:08   1465s] [NR-eGR] Read rows... (mem=3.9M)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 21736) - (9880, 23408) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 23408) - (9880, 25080) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 25080) - (9880, 26752) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 26752) - (9880, 28424) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 28424) - (9880, 30096) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 30096) - (9880, 31768) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[05/07 01:15:08   1465s] **WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[05/07 01:15:08   1465s] (I)      rowRegion is not equal to core box, resetting core box
[05/07 01:15:08   1465s] (I)      rowRegion : (0, 10032) - (982528, 583528)
[05/07 01:15:08   1465s] (I)      coreBox   : (10032, 10032) - (972496, 583680)
[05/07 01:15:08   1465s] [NR-eGR] Done Read rows (cpu=0.000s, mem=3.9M)
[05/07 01:15:08   1465s] 
[05/07 01:15:08   1465s] (I)      Identified Clock instances: Flop 5219, Clock buffer/inverter 37, Gate 10, Logic 37
[05/07 01:15:08   1465s] [NR-eGR] Read module constraints... (mem=3.9M)
[05/07 01:15:08   1465s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.9M)
[05/07 01:15:08   1465s] 
[05/07 01:15:08   1465s] (I)      == Non-default Options ==
[05/07 01:15:08   1465s] (I)      Maximum routing layer                              : 10
[05/07 01:15:08   1465s] (I)      Top routing layer                                  : 10
[05/07 01:15:08   1465s] (I)      Buffering-aware routing                            : true
[05/07 01:15:08   1465s] (I)      Spread congestion away from blockages              : true
[05/07 01:15:08   1465s] (I)      Number of threads                                  : 8
[05/07 01:15:08   1465s] (I)      Overflow penalty cost                              : 10
[05/07 01:15:08   1465s] (I)      Punch through distance                             : 905.880000
[05/07 01:15:08   1465s] (I)      Source-to-sink ratio                               : 0.300000
[05/07 01:15:08   1465s] (I)      Route tie net to shape                             : auto
[05/07 01:15:08   1465s] (I)      Method to set GCell size                           : row
[05/07 01:15:08   1465s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:15:08   1465s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:15:08   1465s] (I)      ============== Pin Summary ==============
[05/07 01:15:08   1465s] (I)      +-------+--------+---------+------------+
[05/07 01:15:08   1465s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:15:08   1465s] (I)      +-------+--------+---------+------------+
[05/07 01:15:08   1465s] (I)      |     1 | 151745 |  100.00 |        Pin |
[05/07 01:15:08   1465s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:15:08   1465s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:15:08   1465s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:15:08   1465s] (I)      +-------+--------+---------+------------+
[05/07 01:15:08   1465s] (I)      Use row-based GCell size
[05/07 01:15:08   1465s] (I)      Use row-based GCell align
[05/07 01:15:08   1465s] (I)      layer 0 area = 10000
[05/07 01:15:08   1465s] (I)      layer 1 area = 16000
[05/07 01:15:08   1465s] (I)      layer 2 area = 16000
[05/07 01:15:08   1465s] (I)      layer 3 area = 16000
[05/07 01:15:08   1465s] (I)      layer 4 area = 16000
[05/07 01:15:08   1465s] (I)      layer 5 area = 16000
[05/07 01:15:08   1465s] (I)      layer 6 area = 16000
[05/07 01:15:08   1465s] (I)      layer 7 area = 16000
[05/07 01:15:08   1465s] (I)      layer 8 area = 55000
[05/07 01:15:08   1465s] (I)      layer 9 area = 4000000
[05/07 01:15:08   1465s] (I)      GCell unit size   : 1672
[05/07 01:15:08   1465s] (I)      GCell multiplier  : 1
[05/07 01:15:08   1465s] (I)      GCell row height  : 1672
[05/07 01:15:08   1465s] (I)      Actual row height : 1672
[05/07 01:15:08   1465s] (I)      GCell align ref   : 0 10032
[05/07 01:15:08   1465s] [NR-eGR] Track table information for default rule: 
[05/07 01:15:08   1465s] [NR-eGR] M1 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M2 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M3 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M4 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M5 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M6 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M7 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M8 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] M9 has single uniform track structure
[05/07 01:15:08   1465s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:15:08   1465s] (I)      ============== Default via ===============
[05/07 01:15:08   1465s] (I)      +---+------------------+-----------------+
[05/07 01:15:08   1465s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:15:08   1465s] (I)      +---+------------------+-----------------+
[05/07 01:15:08   1465s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:15:08   1465s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:15:08   1465s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:15:08   1465s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:15:08   1465s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:15:08   1465s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:15:08   1465s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:15:08   1465s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:15:08   1465s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:15:08   1465s] (I)      +---+------------------+-----------------+
[05/07 01:15:08   1465s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:15:08   1465s] [NR-eGR] Read 99082 PG shapes
[05/07 01:15:08   1465s] [NR-eGR] Read 0 clock shapes
[05/07 01:15:08   1465s] [NR-eGR] Read 0 other shapes
[05/07 01:15:08   1465s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:15:08   1465s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:15:08   1465s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:15:08   1465s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:15:08   1465s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:15:08   1465s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:15:08   1465s] [NR-eGR] #Other Blockages    : 0
[05/07 01:15:08   1465s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:15:08   1465s] (I)      Custom ignore net properties:
[05/07 01:15:08   1465s] (I)      1 : NotLegal
[05/07 01:15:08   1465s] (I)      Default ignore net properties:
[05/07 01:15:08   1465s] (I)      1 : Special
[05/07 01:15:08   1465s] (I)      2 : Analog
[05/07 01:15:08   1465s] (I)      3 : Fixed
[05/07 01:15:08   1465s] (I)      4 : Skipped
[05/07 01:15:08   1465s] (I)      5 : MixedSignal
[05/07 01:15:08   1465s] (I)      Prerouted net properties:
[05/07 01:15:08   1465s] (I)      1 : NotLegal
[05/07 01:15:08   1465s] (I)      2 : Special
[05/07 01:15:08   1465s] (I)      3 : Analog
[05/07 01:15:08   1465s] (I)      4 : Fixed
[05/07 01:15:08   1465s] (I)      5 : Skipped
[05/07 01:15:08   1465s] (I)      6 : MixedSignal
[05/07 01:15:08   1465s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:15:08   1465s] [NR-eGR] #prerouted nets         : 0
[05/07 01:15:08   1465s] [NR-eGR] #prerouted special nets : 0
[05/07 01:15:08   1465s] [NR-eGR] #prerouted wires        : 0
[05/07 01:15:08   1465s] [NR-eGR] Read 38282 nets ( ignored 0 )
[05/07 01:15:08   1465s] (I)        Front-side 38282 ( ignored 0 )
[05/07 01:15:08   1465s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:15:08   1465s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:15:08   1465s] (I)      Reading macro buffers
[05/07 01:15:08   1465s] (I)      Number of macros with buffers: 0
[05/07 01:15:08   1465s] (I)      early_global_route_priority property id does not exist.
[05/07 01:15:08   1465s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:15:08   1465s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:15:08   1465s] (I)      Number of ignored nets                =      0
[05/07 01:15:08   1465s] (I)      Number of connected nets              =      0
[05/07 01:15:08   1465s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:15:08   1465s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:15:08   1465s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:15:08   1465s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:15:08   1465s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:15:08   1465s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:15:08   1465s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:15:08   1465s] (I)      Constructing bin map
[05/07 01:15:08   1465s] (I)      Initialize bin information with width=3344 height=3344
[05/07 01:15:08   1465s] (I)      Done constructing bin map
[05/07 01:15:08   1465s] [NR-eGR] There are 88 clock nets ( 0 with NDR ).
[05/07 01:15:08   1465s] (I)      Ndr track 0 does not exist
[05/07 01:15:08   1465s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:15:08   1465s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:15:08   1465s] (I)      Core area           : (0, 10032) - (982528, 583528)
[05/07 01:15:08   1465s] (I)      Site width          :   152  (dbu)
[05/07 01:15:08   1465s] (I)      Row height          :  1672  (dbu)
[05/07 01:15:08   1465s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:15:08   1465s] (I)      GCell width         :  1672  (dbu)
[05/07 01:15:08   1465s] (I)      GCell height        :  1672  (dbu)
[05/07 01:15:08   1465s] (I)      Grid                :   588   356    10
[05/07 01:15:08   1465s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:15:08   1465s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:15:08   1465s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:15:08   1465s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:15:08   1465s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:15:08   1465s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:15:08   1465s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:15:08   1465s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:15:08   1465s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:15:08   1465s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:15:08   1465s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:15:08   1465s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:15:08   1465s] (I)      --------------------------------------------------------
[05/07 01:15:08   1465s] 
[05/07 01:15:08   1465s] [NR-eGR] ============ Routing rule table ============
[05/07 01:15:08   1465s] [NR-eGR] Rule id: 0  Nets: 38282
[05/07 01:15:08   1465s] [NR-eGR] ========================================
[05/07 01:15:08   1465s] [NR-eGR] 
[05/07 01:15:08   1465s] (I)      ======== NDR :  =========
[05/07 01:15:08   1465s] (I)      +--------------+--------+
[05/07 01:15:08   1465s] (I)      |           ID |      0 |
[05/07 01:15:08   1465s] (I)      |         Name |        |
[05/07 01:15:08   1465s] (I)      |      Default |    yes |
[05/07 01:15:08   1465s] (I)      |  Clk Special |     no |
[05/07 01:15:08   1465s] (I)      | Hard spacing |     no |
[05/07 01:15:08   1465s] (I)      |    NDR track | (none) |
[05/07 01:15:08   1465s] (I)      |      NDR via | (none) |
[05/07 01:15:08   1465s] (I)      |  Extra space |      0 |
[05/07 01:15:08   1465s] (I)      |      Shields |      0 |
[05/07 01:15:08   1465s] (I)      |   Demand (H) |      1 |
[05/07 01:15:08   1465s] (I)      |   Demand (V) |      1 |
[05/07 01:15:08   1465s] (I)      |        #Nets |  38282 |
[05/07 01:15:08   1465s] (I)      +--------------+--------+
[05/07 01:15:08   1465s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:15:08   1465s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:15:08   1465s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:15:08   1465s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:15:08   1465s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:15:08   1465s] (I)      =============== Blocked Tracks ===============
[05/07 01:15:08   1465s] (I)      +-------+---------+----------+---------------+
[05/07 01:15:08   1465s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:15:08   1465s] (I)      +-------+---------+----------+---------------+
[05/07 01:15:08   1465s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:15:08   1465s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:15:08   1465s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:15:08   1465s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:15:08   1465s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:15:08   1465s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:15:08   1465s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:15:08   1465s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:15:08   1465s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:15:08   1465s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:15:08   1465s] (I)      +-------+---------+----------+---------------+
[05/07 01:15:08   1465s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.26 sec, Curr Mem: 3.89 MB )
[05/07 01:15:08   1465s] (I)      Delete wires for 38282 nets (async)
[05/07 01:15:08   1465s] (I)      Reset routing kernel
[05/07 01:15:08   1465s] (I)      Started Global Routing ( Curr Mem: 3.89 MB )
[05/07 01:15:08   1465s] (I)      totalPins=153784  totalGlobalPin=150049 (97.57%)
[05/07 01:15:08   1465s] (I)      ================= Net Group Info =================
[05/07 01:15:08   1465s] (I)      +----+----------------+--------------+-----------+
[05/07 01:15:08   1465s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:15:08   1465s] (I)      +----+----------------+--------------+-----------+
[05/07 01:15:08   1465s] (I)      |  1 |          38282 |        M2(2) |  MRDL(10) |
[05/07 01:15:08   1465s] (I)      +----+----------------+--------------+-----------+
[05/07 01:15:08   1466s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:15:08   1466s] (I)      total 2D Demand : 3604 = (0 H, 3604 V)
[05/07 01:15:08   1466s] (I)      #blocked GCells = 0
[05/07 01:15:08   1466s] (I)      #regions = 1
[05/07 01:15:08   1466s] (I)      Adjusted 0 GCells for pin access
[05/07 01:15:08   1466s] (I)      #blocked areas for congestion spreading : 88
[05/07 01:15:08   1466s] [NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[05/07 01:15:08   1466s] (I)      
[05/07 01:15:08   1466s] (I)      ============  Phase 1a Route ============
[05/07 01:15:09   1466s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:15:09   1466s] (I)      Usage: 515756 = (304043 H, 211713 V) = (21.61% H, 7.30% V) = (5.084e+05um H, 3.540e+05um V)
[05/07 01:15:09   1466s] (I)      
[05/07 01:15:09   1466s] (I)      ============  Phase 1b Route ============
[05/07 01:15:09   1467s] (I)      Usage: 516149 = (304106 H, 212043 V) = (21.62% H, 7.31% V) = (5.085e+05um H, 3.545e+05um V)
[05/07 01:15:09   1467s] (I)      Overflow of layer group 1: 2.57% H + 0.06% V. EstWL: 8.630011e+05um
[05/07 01:15:09   1467s] (I)      Congestion metric : 5.11%H 0.15%V, 5.26%HV
[05/07 01:15:09   1467s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:15:09   1467s] (I)      
[05/07 01:15:09   1467s] (I)      ============  Phase 1c Route ============
[05/07 01:15:09   1467s] (I)      Level2 Grid: 118 x 72
[05/07 01:15:09   1467s] (I)      Usage: 516799 = (304302 H, 212497 V) = (21.63% H, 7.33% V) = (5.088e+05um H, 3.553e+05um V)
[05/07 01:15:09   1467s] (I)      
[05/07 01:15:09   1467s] (I)      ============  Phase 1d Route ============
[05/07 01:15:09   1468s] (I)      Usage: 517823 = (304359 H, 213464 V) = (21.63% H, 7.36% V) = (5.089e+05um H, 3.569e+05um V)
[05/07 01:15:09   1468s] (I)      
[05/07 01:15:09   1468s] (I)      ============  Phase 1e Route ============
[05/07 01:15:09   1468s] (I)      Usage: 517823 = (304359 H, 213464 V) = (21.63% H, 7.36% V) = (5.089e+05um H, 3.569e+05um V)
[05/07 01:15:09   1468s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.02% V. EstWL: 8.658001e+05um
[05/07 01:15:09   1468s] (I)      
[05/07 01:15:09   1468s] (I)      ============  Phase 1l Route ============
[05/07 01:15:10   1469s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:15:10   1469s] (I)      Layer  2:    1347431    161483       300      905861     1390279    (39.45%) 
[05/07 01:15:10   1469s] (I)      Layer  3:     676010    199046      1689      458188      691158    (39.87%) 
[05/07 01:15:10   1469s] (I)      Layer  4:     663200     80176        33      454866      693204    (39.62%) 
[05/07 01:15:10   1469s] (I)      Layer  5:     331990     79470       413      225712      348961    (39.28%) 
[05/07 01:15:10   1469s] (I)      Layer  6:     558126     27422        63           0      574035    ( 0.00%) 
[05/07 01:15:10   1469s] (I)      Layer  7:     257120     37883       348       15438      271898    ( 5.37%) 
[05/07 01:15:10   1469s] (I)      Layer  8:     261861      1782         1       23418      263600    ( 8.16%) 
[05/07 01:15:10   1469s] (I)      Layer  9:     143228      6191        12       45199       98469    (31.46%) 
[05/07 01:15:10   1469s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:15:10   1469s] (I)      Total:       4310321    593453      2859     2175906     4356129    (33.31%) 
[05/07 01:15:10   1469s] (I)      
[05/07 01:15:10   1469s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:15:10   1469s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:15:10   1469s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:15:10   1469s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:15:10   1469s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:15:10   1469s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:15:10   1469s] [NR-eGR]      M2 ( 2)       184( 0.15%)        17( 0.01%)   ( 0.16%) 
[05/07 01:15:10   1469s] [NR-eGR]      M3 ( 3)      1247( 0.99%)        70( 0.06%)   ( 1.05%) 
[05/07 01:15:10   1469s] [NR-eGR]      M4 ( 4)        33( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/07 01:15:10   1469s] [NR-eGR]      M5 ( 5)       383( 0.30%)         5( 0.00%)   ( 0.31%) 
[05/07 01:15:10   1469s] [NR-eGR]      M6 ( 6)        49( 0.02%)         1( 0.00%)   ( 0.02%) 
[05/07 01:15:10   1469s] [NR-eGR]      M7 ( 7)       277( 0.14%)        10( 0.01%)   ( 0.15%) 
[05/07 01:15:10   1469s] [NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:15:10   1469s] [NR-eGR]      M9 ( 9)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/07 01:15:10   1469s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:15:10   1469s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:15:10   1469s] [NR-eGR]        Total      2186( 0.17%)       103( 0.01%)   ( 0.17%) 
[05/07 01:15:10   1469s] [NR-eGR] 
[05/07 01:15:10   1469s] (I)      Finished Global Routing ( CPU: 3.93 sec, Real: 1.72 sec, Curr Mem: 3.92 MB )
[05/07 01:15:10   1469s] (I)      Updating congestion map
[05/07 01:15:10   1469s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:15:10   1469s] [NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[05/07 01:15:10   1469s] (I)      Running track assignment and export wires
[05/07 01:15:10   1469s] (I)      ============= Track Assignment ============
[05/07 01:15:10   1469s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.90 MB )
[05/07 01:15:10   1469s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:15:10   1469s] (I)      Run Multi-thread track assignment
[05/07 01:15:10   1472s] (I)      Finished Track Assignment (8T) ( CPU: 2.25 sec, Real: 0.35 sec, Curr Mem: 3.97 MB )
[05/07 01:15:10   1472s] (I)      Started Export ( Curr Mem: 3.97 MB )
[05/07 01:15:11   1472s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:15:11   1472s] [NR-eGR] Total eGR-routed clock nets wire length: 25533um, number of vias: 11302
[05/07 01:15:11   1472s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:15:11   1472s] [NR-eGR]               Length (um)    Vias 
[05/07 01:15:11   1472s] [NR-eGR] ----------------------------------
[05/07 01:15:11   1472s] [NR-eGR]  M1    (1H)             0  153565 
[05/07 01:15:11   1472s] [NR-eGR]  M2    (2V)        215060  210689 
[05/07 01:15:11   1472s] [NR-eGR]  M3    (3H)        313821   62018 
[05/07 01:15:11   1472s] [NR-eGR]  M4    (4V)        125498   13866 
[05/07 01:15:11   1472s] [NR-eGR]  M5    (5H)        131465    3679 
[05/07 01:15:11   1472s] [NR-eGR]  M6    (6V)         44750    2021 
[05/07 01:15:11   1472s] [NR-eGR]  M7    (7H)         63377     371 
[05/07 01:15:11   1472s] [NR-eGR]  M8    (8V)          3003     140 
[05/07 01:15:11   1472s] [NR-eGR]  M9    (9H)         10416       0 
[05/07 01:15:11   1472s] [NR-eGR]  MRDL  (10V)            0       0 
[05/07 01:15:11   1472s] [NR-eGR] ----------------------------------
[05/07 01:15:11   1472s] [NR-eGR]        Total       907390  446349 
[05/07 01:15:11   1472s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:15:11   1472s] [NR-eGR] Total half perimeter of net bounding box: 719019um
[05/07 01:15:11   1472s] [NR-eGR] Total length: 907390um, number of vias: 446349
[05/07 01:15:11   1472s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:15:11   1472s] (I)      == Layer wire length by net rule ==
[05/07 01:15:11   1472s] (I)                     Default 
[05/07 01:15:11   1472s] (I)      -----------------------
[05/07 01:15:11   1472s] (I)       M1    (1H)        0um 
[05/07 01:15:11   1472s] (I)       M2    (2V)   215060um 
[05/07 01:15:11   1472s] (I)       M3    (3H)   313821um 
[05/07 01:15:11   1472s] (I)       M4    (4V)   125498um 
[05/07 01:15:11   1472s] (I)       M5    (5H)   131465um 
[05/07 01:15:11   1472s] (I)       M6    (6V)    44750um 
[05/07 01:15:11   1472s] (I)       M7    (7H)    63377um 
[05/07 01:15:11   1472s] (I)       M8    (8V)     3003um 
[05/07 01:15:11   1472s] (I)       M9    (9H)    10416um 
[05/07 01:15:11   1472s] (I)       MRDL  (10V)       0um 
[05/07 01:15:11   1472s] (I)      -----------------------
[05/07 01:15:11   1472s] (I)             Total  907390um 
[05/07 01:15:11   1472s] (I)      == Layer via count by net rule ==
[05/07 01:15:11   1472s] (I)                    Default 
[05/07 01:15:11   1472s] (I)      ----------------------
[05/07 01:15:11   1472s] (I)       M1    (1H)    153565 
[05/07 01:15:11   1472s] (I)       M2    (2V)    210689 
[05/07 01:15:11   1472s] (I)       M3    (3H)     62018 
[05/07 01:15:11   1472s] (I)       M4    (4V)     13866 
[05/07 01:15:11   1472s] (I)       M5    (5H)      3679 
[05/07 01:15:11   1472s] (I)       M6    (6V)      2021 
[05/07 01:15:11   1472s] (I)       M7    (7H)       371 
[05/07 01:15:11   1472s] (I)       M8    (8V)       140 
[05/07 01:15:11   1472s] (I)       M9    (9H)         0 
[05/07 01:15:11   1472s] (I)       MRDL  (10V)        0 
[05/07 01:15:11   1472s] (I)      ----------------------
[05/07 01:15:11   1472s] (I)             Total   446349 
[05/07 01:15:11   1473s] (I)      Finished Export ( CPU: 1.13 sec, Real: 0.37 sec, Curr Mem: 3.96 MB )
[05/07 01:15:11   1473s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:15:11   1473s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.69 sec, Real: 2.82 sec, Curr Mem: 3.96 MB )
[05/07 01:15:11   1473s] [NR-eGR] Finished Early Global Route ( CPU: 7.77 sec, Real: 2.89 sec, Curr Mem: 3.86 MB )
[05/07 01:15:11   1473s] (I)      ============================================ Runtime Summary =============================================
[05/07 01:15:11   1473s] (I)       Step                                                       %       Start      Finish      Real       CPU 
[05/07 01:15:11   1473s] (I)      ----------------------------------------------------------------------------------------------------------
[05/07 01:15:11   1473s] (I)       Early Global Route                                   100.00%  311.27 sec  314.16 sec  2.89 sec  7.77 sec 
[05/07 01:15:11   1473s] (I)       +-Early Global Route kernel                           97.50%  311.28 sec  314.09 sec  2.82 sec  7.69 sec 
[05/07 01:15:11   1473s] (I)       | +-Import and model                                   9.17%  311.28 sec  311.55 sec  0.26 sec  0.28 sec 
[05/07 01:15:11   1473s] (I)       | | +-Create place DB                                  3.98%  311.28 sec  311.40 sec  0.12 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Import place data                              3.97%  311.28 sec  311.40 sec  0.11 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read instances and placement                 0.80%  311.28 sec  311.31 sec  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read nets                                    2.58%  311.31 sec  311.38 sec  0.07 sec  0.08 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read rows                                    0.01%  311.38 sec  311.38 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read module constraints                      0.00%  311.40 sec  311.40 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | +-Create route DB                                  3.96%  311.40 sec  311.51 sec  0.11 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Import route data (8T)                         3.95%  311.40 sec  311.51 sec  0.11 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read blockages ( Layer 2-10 )                0.78%  311.41 sec  311.43 sec  0.02 sec  0.03 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read routing blockages                     0.00%  311.41 sec  311.41 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read instance blockages                    0.28%  311.41 sec  311.42 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read PG blockages                          0.45%  311.42 sec  311.43 sec  0.01 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)       | | | | | | +-Allocate memory for PG via list          0.11%  311.42 sec  311.42 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read clock blockages                       0.00%  311.43 sec  311.43 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read other blockages                       0.00%  311.43 sec  311.43 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read halo blockages                        0.01%  311.43 sec  311.43 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  311.43 sec  311.43 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read blackboxes                              0.00%  311.43 sec  311.43 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read prerouted                               0.28%  311.43 sec  311.44 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Read nets                                    0.43%  311.44 sec  311.45 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Set up via pillars                           0.02%  311.46 sec  311.46 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Initialize 3D grid graph                     0.20%  311.46 sec  311.47 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Model blockage capacity                      1.61%  311.47 sec  311.51 sec  0.05 sec  0.05 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Initialize 3D capacity                     1.45%  311.47 sec  311.51 sec  0.04 sec  0.04 sec 
[05/07 01:15:11   1473s] (I)       | | +-Read aux data                                    0.31%  311.51 sec  311.52 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | +-Others data preparation                          0.00%  311.52 sec  311.52 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | +-Create route kernel                              0.68%  311.52 sec  311.54 sec  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)       | +-Global Routing                                    59.51%  311.55 sec  313.27 sec  1.72 sec  3.93 sec 
[05/07 01:15:11   1473s] (I)       | | +-Initialization                                   0.56%  311.55 sec  311.57 sec  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)       | | +-Net group 1                                     55.75%  311.57 sec  313.18 sec  1.61 sec  3.82 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Generate topology (8T)                         3.52%  311.57 sec  311.67 sec  0.10 sec  0.25 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Phase 1a                                       8.56%  311.73 sec  311.98 sec  0.25 sec  0.69 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Pattern routing (8T)                         6.36%  311.73 sec  311.91 sec  0.18 sec  0.63 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Pattern Routing Avoiding Blockages           1.29%  311.92 sec  311.95 sec  0.04 sec  0.04 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Add via demand to 2D                         0.80%  311.95 sec  311.98 sec  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Phase 1b                                       6.33%  311.98 sec  312.16 sec  0.18 sec  0.36 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Monotonic routing (8T)                       2.57%  311.98 sec  312.05 sec  0.07 sec  0.25 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Phase 1c                                       5.36%  312.16 sec  312.32 sec  0.15 sec  0.15 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Two level Routing                            5.35%  312.16 sec  312.32 sec  0.15 sec  0.15 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Two Level Routing (Regular)                3.48%  312.16 sec  312.26 sec  0.10 sec  0.10 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Two Level Routing (Strong)                 1.47%  312.26 sec  312.31 sec  0.04 sec  0.05 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.28%  312.31 sec  312.32 sec  0.01 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Phase 1d                                      14.33%  312.32 sec  312.73 sec  0.41 sec  0.84 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Detoured routing (8T)                       14.28%  312.32 sec  312.73 sec  0.41 sec  0.84 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Phase 1e                                       1.93%  312.73 sec  312.79 sec  0.06 sec  0.06 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Route legalization                           1.84%  312.73 sec  312.78 sec  0.05 sec  0.05 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Legalize Blockage Violations               1.56%  312.73 sec  312.78 sec  0.05 sec  0.04 sec 
[05/07 01:15:11   1473s] (I)       | | | | | +-Legalize Reach Aware Violations            0.22%  312.78 sec  312.78 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Phase 1l                                      13.49%  312.79 sec  313.18 sec  0.39 sec  1.40 sec 
[05/07 01:15:11   1473s] (I)       | | | | +-Layer assignment (8T)                       12.68%  312.81 sec  313.18 sec  0.37 sec  1.38 sec 
[05/07 01:15:11   1473s] (I)       | +-Export cong map                                    2.38%  313.27 sec  313.34 sec  0.07 sec  0.07 sec 
[05/07 01:15:11   1473s] (I)       | | +-Export 2D cong map                               0.28%  313.33 sec  313.34 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | +-Extract Global 3D Wires                            0.95%  313.34 sec  313.37 sec  0.03 sec  0.03 sec 
[05/07 01:15:11   1473s] (I)       | +-Track Assignment (8T)                             12.01%  313.37 sec  313.72 sec  0.35 sec  2.25 sec 
[05/07 01:15:11   1473s] (I)       | | +-Initialization                                   0.22%  313.37 sec  313.38 sec  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)       | | +-Track Assignment Kernel                         11.39%  313.38 sec  313.71 sec  0.33 sec  2.23 sec 
[05/07 01:15:11   1473s] (I)       | | +-Free Memory                                      0.01%  313.72 sec  313.72 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | +-Export                                            12.90%  313.72 sec  314.09 sec  0.37 sec  1.13 sec 
[05/07 01:15:11   1473s] (I)       | | +-Export DB wires                                  6.21%  313.72 sec  313.90 sec  0.18 sec  0.67 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Export all nets (8T)                           5.00%  313.73 sec  313.87 sec  0.14 sec  0.51 sec 
[05/07 01:15:11   1473s] (I)       | | | +-Set wire vias (8T)                             0.75%  313.87 sec  313.90 sec  0.02 sec  0.14 sec 
[05/07 01:15:11   1473s] (I)       | | +-Report wirelength                                4.78%  313.90 sec  314.04 sec  0.14 sec  0.14 sec 
[05/07 01:15:11   1473s] (I)       | | +-Update net boxes                                 1.81%  314.04 sec  314.09 sec  0.05 sec  0.32 sec 
[05/07 01:15:11   1473s] (I)       | | +-Update timing                                    0.00%  314.09 sec  314.09 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)       | +-Postprocess design                                 0.10%  314.09 sec  314.09 sec  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)      ========================== Summary by functions ==========================
[05/07 01:15:11   1473s] (I)       Lv  Step                                           %      Real       CPU 
[05/07 01:15:11   1473s] (I)      --------------------------------------------------------------------------
[05/07 01:15:11   1473s] (I)        0  Early Global Route                       100.00%  2.89 sec  7.77 sec 
[05/07 01:15:11   1473s] (I)        1  Early Global Route kernel                 97.50%  2.82 sec  7.69 sec 
[05/07 01:15:11   1473s] (I)        2  Global Routing                            59.51%  1.72 sec  3.93 sec 
[05/07 01:15:11   1473s] (I)        2  Export                                    12.90%  0.37 sec  1.13 sec 
[05/07 01:15:11   1473s] (I)        2  Track Assignment (8T)                     12.01%  0.35 sec  2.25 sec 
[05/07 01:15:11   1473s] (I)        2  Import and model                           9.17%  0.26 sec  0.28 sec 
[05/07 01:15:11   1473s] (I)        2  Export cong map                            2.38%  0.07 sec  0.07 sec 
[05/07 01:15:11   1473s] (I)        2  Extract Global 3D Wires                    0.95%  0.03 sec  0.03 sec 
[05/07 01:15:11   1473s] (I)        2  Postprocess design                         0.10%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        3  Net group 1                               55.75%  1.61 sec  3.82 sec 
[05/07 01:15:11   1473s] (I)        3  Track Assignment Kernel                   11.39%  0.33 sec  2.23 sec 
[05/07 01:15:11   1473s] (I)        3  Export DB wires                            6.21%  0.18 sec  0.67 sec 
[05/07 01:15:11   1473s] (I)        3  Report wirelength                          4.78%  0.14 sec  0.14 sec 
[05/07 01:15:11   1473s] (I)        3  Create place DB                            3.98%  0.12 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)        3  Create route DB                            3.96%  0.11 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)        3  Update net boxes                           1.81%  0.05 sec  0.32 sec 
[05/07 01:15:11   1473s] (I)        3  Initialization                             0.78%  0.02 sec  0.03 sec 
[05/07 01:15:11   1473s] (I)        3  Create route kernel                        0.68%  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)        3  Read aux data                              0.31%  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)        3  Export 2D cong map                         0.28%  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)        3  Free Memory                                0.01%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        4  Phase 1d                                  14.33%  0.41 sec  0.84 sec 
[05/07 01:15:11   1473s] (I)        4  Phase 1l                                  13.49%  0.39 sec  1.40 sec 
[05/07 01:15:11   1473s] (I)        4  Phase 1a                                   8.56%  0.25 sec  0.69 sec 
[05/07 01:15:11   1473s] (I)        4  Phase 1b                                   6.33%  0.18 sec  0.36 sec 
[05/07 01:15:11   1473s] (I)        4  Phase 1c                                   5.36%  0.15 sec  0.15 sec 
[05/07 01:15:11   1473s] (I)        4  Export all nets (8T)                       5.00%  0.14 sec  0.51 sec 
[05/07 01:15:11   1473s] (I)        4  Import place data                          3.97%  0.11 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)        4  Import route data (8T)                     3.95%  0.11 sec  0.12 sec 
[05/07 01:15:11   1473s] (I)        4  Generate topology (8T)                     3.52%  0.10 sec  0.25 sec 
[05/07 01:15:11   1473s] (I)        4  Phase 1e                                   1.93%  0.06 sec  0.06 sec 
[05/07 01:15:11   1473s] (I)        4  Set wire vias (8T)                         0.75%  0.02 sec  0.14 sec 
[05/07 01:15:11   1473s] (I)        5  Detoured routing (8T)                     14.28%  0.41 sec  0.84 sec 
[05/07 01:15:11   1473s] (I)        5  Layer assignment (8T)                     12.68%  0.37 sec  1.38 sec 
[05/07 01:15:11   1473s] (I)        5  Pattern routing (8T)                       6.36%  0.18 sec  0.63 sec 
[05/07 01:15:11   1473s] (I)        5  Two level Routing                          5.35%  0.15 sec  0.15 sec 
[05/07 01:15:11   1473s] (I)        5  Read nets                                  3.01%  0.09 sec  0.09 sec 
[05/07 01:15:11   1473s] (I)        5  Monotonic routing (8T)                     2.57%  0.07 sec  0.25 sec 
[05/07 01:15:11   1473s] (I)        5  Route legalization                         1.84%  0.05 sec  0.05 sec 
[05/07 01:15:11   1473s] (I)        5  Model blockage capacity                    1.61%  0.05 sec  0.05 sec 
[05/07 01:15:11   1473s] (I)        5  Pattern Routing Avoiding Blockages         1.29%  0.04 sec  0.04 sec 
[05/07 01:15:11   1473s] (I)        5  Read instances and placement               0.80%  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)        5  Add via demand to 2D                       0.80%  0.02 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)        5  Read blockages ( Layer 2-10 )              0.78%  0.02 sec  0.03 sec 
[05/07 01:15:11   1473s] (I)        5  Read prerouted                             0.28%  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)        5  Initialize 3D grid graph                   0.20%  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)        5  Set up via pillars                         0.02%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        5  Read rows                                  0.01%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        6  Two Level Routing (Regular)                3.48%  0.10 sec  0.10 sec 
[05/07 01:15:11   1473s] (I)        6  Legalize Blockage Violations               1.56%  0.05 sec  0.04 sec 
[05/07 01:15:11   1473s] (I)        6  Two Level Routing (Strong)                 1.47%  0.04 sec  0.05 sec 
[05/07 01:15:11   1473s] (I)        6  Initialize 3D capacity                     1.45%  0.04 sec  0.04 sec 
[05/07 01:15:11   1473s] (I)        6  Read PG blockages                          0.45%  0.01 sec  0.02 sec 
[05/07 01:15:11   1473s] (I)        6  Read instance blockages                    0.28%  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.28%  0.01 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        6  Legalize Reach Aware Violations            0.22%  0.01 sec  0.01 sec 
[05/07 01:15:11   1473s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] (I)        7  Allocate memory for PG via list            0.11%  0.00 sec  0.00 sec 
[05/07 01:15:11   1473s] Running post-eGR process
[05/07 01:15:11   1473s] Extraction called for design 'ORCA_TOP' of instances=35736 and nets=39266 using extraction engine 'preRoute' .
[05/07 01:15:11   1473s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 01:15:11   1473s] Type 'man IMPEXT-3530' for more detail.
[05/07 01:15:11   1473s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:15:11   1473s] RC Extraction called in multi-corner(2) mode.
[05/07 01:15:11   1473s] RCMode: PreRoute
[05/07 01:15:11   1473s]       RC Corner Indexes            0       1   
[05/07 01:15:11   1473s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:15:11   1473s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:15:11   1473s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:15:11   1473s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:15:11   1473s] Shrink Factor                : 1.00000
[05/07 01:15:11   1473s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:15:11   1473s] Using capacitance table file ...
[05/07 01:15:11   1473s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:15:11   1473s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:15:11   1473s] eee: pegSigSF=1.070000
[05/07 01:15:11   1473s] Initializing multi-corner capacitance tables ... 
[05/07 01:15:11   1473s] Initializing multi-corner resistance tables ...
[05/07 01:15:11   1473s] eee: Grid unit RC data computation started
[05/07 01:15:11   1473s] eee: Grid unit RC data computation completed
[05/07 01:15:11   1473s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:15:11   1473s] eee: l=2 avDens=0.123298 usedTrk=12884.469069 availTrk=104498.355594 sigTrk=12884.469069
[05/07 01:15:11   1473s] eee: l=3 avDens=0.346433 usedTrk=18785.765430 availTrk=54226.325839 sigTrk=18785.765430
[05/07 01:15:11   1473s] eee: l=4 avDens=0.167707 usedTrk=9305.995673 availTrk=55489.651638 sigTrk=9305.995673
[05/07 01:15:11   1473s] eee: l=5 avDens=0.336352 usedTrk=9663.332366 availTrk=28729.808396 sigTrk=9663.332366
[05/07 01:15:11   1473s] eee: l=6 avDens=0.107123 usedTrk=5600.101374 availTrk=52277.500000 sigTrk=5600.101374
[05/07 01:15:11   1473s] eee: l=7 avDens=0.317760 usedTrk=8882.588396 availTrk=27953.750000 sigTrk=8899.684988
[05/07 01:15:11   1473s] eee: l=8 avDens=0.074666 usedTrk=1038.977393 availTrk=13915.000000 sigTrk=1038.977393
[05/07 01:15:11   1473s] eee: l=9 avDens=0.114567 usedTrk=623.031817 availTrk=5438.125000 sigTrk=623.031817
[05/07 01:15:11   1473s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:15:11   1473s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:15:11   1473s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:15:11   1473s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.363541 uaWl=1.000000 uaWlH=0.417100 aWlH=0.000000 lMod=0 pMax=0.891700 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:15:11   1473s] eee: NetCapCache creation started. (Current Mem: 4083.754M) 
[05/07 01:15:12   1473s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 4083.754M) 
[05/07 01:15:12   1473s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:15:12   1473s] eee: Metal Layers Info:
[05/07 01:15:12   1473s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:15:12   1473s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:15:12   1473s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:15:12   1473s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | H | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | V | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | V | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  4 |
[05/07 01:15:12   1473s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/07 01:15:12   1473s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/07 01:15:12   1473s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:15:12   1473s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:15:12   1474s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4083.754M)
[05/07 01:15:12   1474s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:15:12   1474s] Cell ORCA_TOP LLGs are deleted
[05/07 01:15:12   1474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:12   1474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:12   1474s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4083.8M, EPOCH TIME: 1746605712.320725
[05/07 01:15:12   1474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:12   1474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:12   1474s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4083.8M, EPOCH TIME: 1746605712.322850
[05/07 01:15:12   1474s] Max number of tech site patterns supported in site array is 256.
[05/07 01:15:12   1474s] Core basic site is unit
[05/07 01:15:12   1474s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:15:12   1474s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:15:12   1474s] Fast DP-INIT is on for default
[05/07 01:15:12   1474s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:15:12   1474s] SiteArray: use 1,466,368 bytes
[05/07 01:15:12   1474s] SiteArray: current memory after site array memory allocation 4085.2M
[05/07 01:15:12   1474s] SiteArray: FP blocked sites are writable
[05/07 01:15:12   1474s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4085.2M, EPOCH TIME: 1746605712.404573
[05/07 01:15:12   1474s] Process 988 wires and vias for routing blockage analysis
[05/07 01:15:12   1474s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.014, MEM:4085.2M, EPOCH TIME: 1746605712.418857
[05/07 01:15:12   1474s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:15:12   1474s] Atter site array init, number of instance map data is 0.
[05/07 01:15:12   1474s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.220, REAL:0.103, MEM:4085.2M, EPOCH TIME: 1746605712.425953
[05/07 01:15:12   1474s] 
[05/07 01:15:12   1474s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:12   1474s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:12   1474s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.150, MEM:4085.2M, EPOCH TIME: 1746605712.470318
[05/07 01:15:12   1474s] 
[05/07 01:15:12   1474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:15:12   1474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:12   1474s] Starting delay calculation for Setup views
[05/07 01:15:12   1474s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:15:12   1474s] #################################################################################
[05/07 01:15:12   1474s] # Design Stage: PreRoute
[05/07 01:15:12   1474s] # Design Name: ORCA_TOP
[05/07 01:15:12   1474s] # Design Mode: 90nm
[05/07 01:15:12   1474s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:15:12   1474s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:15:12   1474s] # Signoff Settings: SI Off 
[05/07 01:15:12   1474s] #################################################################################
[05/07 01:15:13   1478s] Topological Sorting (REAL = 0:00:00.0, MEM = 4169.3M, InitMEM = 4167.3M)
[05/07 01:15:14   1481s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/07 01:15:14   1481s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/07 01:15:14   1481s] Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 01:15:14   1482s] Calculate delays in BcWc mode...
[05/07 01:15:14   1482s] Calculate delays in BcWc mode...
[05/07 01:15:14   1482s] Start delay calculation (fullDC) (8 T). (MEM=3047.79)
[05/07 01:15:15   1482s] Start AAE Lib Loading. (MEM=4188.64)
[05/07 01:15:15   1482s] End AAE Lib Loading. (MEM=4408.72 CPU=0:00:00.2 Real=0:00:00.0)
[05/07 01:15:15   1482s] End AAE Lib Interpolated Model. (MEM=4408.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U307/A2 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1281/A2 (cell OR3X2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A1 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1124/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U120/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1010/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U820/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1220/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1025/A2 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U570/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A3 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN59_n170, driver I_RISC_CORE/FE_DBTC59_n170/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A2 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:15:16   1486s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN54_n835, driver I_RISC_CORE/FE_DBTC54_n835/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U541/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN60_n595, driver I_RISC_CORE/FE_DBTC60_n595/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U335/A2 (cell OAI22X2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN58_n328, driver I_RISC_CORE/FE_DBTC58_n328/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U597/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN57_n995, driver I_RISC_CORE/FE_DBTC57_n995/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U431/A1 (cell AND2X2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN49_n1029, driver I_RISC_CORE/FE_DBTC49_n1029/Y (cell INVX2_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1154/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN55_n304, driver I_RISC_CORE/FE_DBTC55_n304/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A2 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:15:16   1486s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:15:16   1486s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:15:16   1486s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:15:17   1497s] Total number of fetched objects 44861
[05/07 01:15:17   1497s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[05/07 01:15:17   1497s] End delay calculation. (MEM=3433.52 CPU=0:00:11.6 REAL=0:00:01.0)
[05/07 01:15:23   1500s] End delay calculation (fullDC). (MEM=3298.83 CPU=0:00:18.9 REAL=0:00:09.0)
[05/07 01:15:23   1500s] *** CDM Built up (cpu=0:00:26.2  real=0:00:11.0  mem= 4800.6M) ***
[05/07 01:15:25   1512s] *** Done Building Timing Graph (cpu=0:00:38.4 real=0:00:13.0 totSessionCpu=0:25:14 mem=4800.6M)
[05/07 01:15:26   1515s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.340 |
|           TNS (ns):|-815.046 |
|    Violating Paths:|   327   |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1635 (1635)    |   -8.392   |   1673 (1673)    |
|   max_tran     |   3989 (17044)   |  -52.509   |   3989 (17047)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.298%
------------------------------------------------------------------

[05/07 01:15:26   1515s] **optDesign ... cpu = 0:00:58, real = 0:00:47, mem = 3011.8M, totSessionCpu=0:25:16 **
[05/07 01:15:26   1515s] Begin: Collecting metrics
[05/07 01:15:26   1515s] 
 --------------------------------------------------------------------------------------- 
| Snapshot        | WNS     | TNS  | Density (%) | Resource               | DRVs        |
|                 | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------+---------+------+-------------+----------+-------------+------+------|
| initial_summary | -18.340 | -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
 --------------------------------------------------------------------------------------- 
[05/07 01:15:26   1515s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3440.7M, current mem=3011.9M)

[05/07 01:15:26   1515s] End: Collecting metrics
[05/07 01:15:26   1515s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:58.7/0:00:47.4 (1.2), totSession cpu/real = 0:25:16.6/0:11:57.3 (2.1), mem = 4239.6M
[05/07 01:15:26   1515s] 
[05/07 01:15:26   1515s] =============================================================================================
[05/07 01:15:26   1515s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/07 01:15:26   1515s] =============================================================================================
[05/07 01:15:26   1515s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:15:26   1515s] ---------------------------------------------------------------------------------------------
[05/07 01:15:26   1515s] [ ViewPruning            ]      2   0:00:00.5  (   1.0 % )     0:00:01.8 /  0:00:07.9    4.3
[05/07 01:15:26   1515s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.8 % )     0:00:14.5 /  0:00:41.3    2.8
[05/07 01:15:26   1515s] [ MetricReport           ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.2    0.9
[05/07 01:15:26   1515s] [ DrvReport              ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:02.0    3.6
[05/07 01:15:26   1515s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 01:15:26   1515s] [ LibAnalyzerInit        ]      2   0:00:02.4  (   5.0 % )     0:00:02.4 /  0:00:02.7    1.1
[05/07 01:15:26   1515s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:26   1515s] [ MetricInit             ]      1   0:00:01.2  (   2.6 % )     0:00:01.2 /  0:00:01.2    1.0
[05/07 01:15:26   1515s] [ DetailPlaceInit        ]      2   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.7    1.4
[05/07 01:15:26   1515s] [ EarlyGlobalRoute       ]      1   0:00:02.9  (   6.1 % )     0:00:02.9 /  0:00:07.8    2.7
[05/07 01:15:26   1515s] [ ExtractRC              ]      1   0:00:00.8  (   1.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/07 01:15:26   1515s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   1.0 % )     0:00:13.4 /  0:00:38.4    2.9
[05/07 01:15:26   1515s] [ FullDelayCalc          ]      1   0:00:10.4  (  22.0 % )     0:00:10.4 /  0:00:26.2    2.5
[05/07 01:15:26   1515s] [ TimingUpdate           ]      2   0:00:02.1  (   4.4 % )     0:00:02.1 /  0:00:09.6    4.6
[05/07 01:15:26   1515s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.4    2.9
[05/07 01:15:26   1515s] [ MISC                   ]          0:00:24.8  (  52.2 % )     0:00:24.8 /  0:00:03.9    0.2
[05/07 01:15:26   1515s] ---------------------------------------------------------------------------------------------
[05/07 01:15:26   1515s]  InitOpt #1 TOTAL                   0:00:47.4  ( 100.0 % )     0:00:47.4 /  0:00:58.7    1.2
[05/07 01:15:26   1515s] ---------------------------------------------------------------------------------------------
[05/07 01:15:26   1515s] 
[05/07 01:15:26   1515s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/07 01:15:26   1515s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:15:26   1515s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:17 mem=4239.6M
[05/07 01:15:26   1515s] OPERPROF: Starting DPlace-Init at level 1, MEM:4239.6M, EPOCH TIME: 1746605726.996020
[05/07 01:15:27   1515s] Processing tracks to init pin-track alignment.
[05/07 01:15:27   1515s] z: 2, totalTracks: 1
[05/07 01:15:27   1515s] z: 4, totalTracks: 1
[05/07 01:15:27   1515s] z: 6, totalTracks: 1
[05/07 01:15:27   1515s] z: 8, totalTracks: 1
[05/07 01:15:27   1515s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:15:27   1515s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:15:27   1515s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4239.6M, EPOCH TIME: 1746605727.042884
[05/07 01:15:27   1515s] Info: 98 insts are soft-fixed.
[05/07 01:15:27   1515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1515s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:15:27   1515s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:15:27   1515s] 
[05/07 01:15:27   1515s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:27   1515s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:27   1515s] OPERPROF:     Starting CMU at level 3, MEM:4239.6M, EPOCH TIME: 1746605727.143872
[05/07 01:15:27   1515s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4239.6M, EPOCH TIME: 1746605727.147567
[05/07 01:15:27   1515s] 
[05/07 01:15:27   1515s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:15:27   1515s] Info: 98 insts are soft-fixed.
[05/07 01:15:27   1515s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.114, MEM:4239.6M, EPOCH TIME: 1746605727.157254
[05/07 01:15:27   1515s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4239.6M, EPOCH TIME: 1746605727.157378
[05/07 01:15:27   1515s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.001, MEM:4239.6M, EPOCH TIME: 1746605727.158054
[05/07 01:15:27   1515s] 
[05/07 01:15:27   1515s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4239.6MB).
[05/07 01:15:27   1515s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.193, MEM:4239.6M, EPOCH TIME: 1746605727.189183
[05/07 01:15:27   1515s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:17 mem=4239.9M
[05/07 01:15:27   1515s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4239.9M, EPOCH TIME: 1746605727.256148
[05/07 01:15:27   1515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4051).
[05/07 01:15:27   1515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.340, REAL:0.082, MEM:4239.7M, EPOCH TIME: 1746605727.337926
[05/07 01:15:27   1516s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:15:27   1516s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:17 mem=4239.7M
[05/07 01:15:27   1516s] OPERPROF: Starting DPlace-Init at level 1, MEM:4239.7M, EPOCH TIME: 1746605727.339296
[05/07 01:15:27   1516s] Processing tracks to init pin-track alignment.
[05/07 01:15:27   1516s] z: 2, totalTracks: 1
[05/07 01:15:27   1516s] z: 4, totalTracks: 1
[05/07 01:15:27   1516s] z: 6, totalTracks: 1
[05/07 01:15:27   1516s] z: 8, totalTracks: 1
[05/07 01:15:27   1516s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:15:27   1516s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:15:27   1516s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4239.7M, EPOCH TIME: 1746605727.376540
[05/07 01:15:27   1516s] Info: 98 insts are soft-fixed.
[05/07 01:15:27   1516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:15:27   1516s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:15:27   1516s] 
[05/07 01:15:27   1516s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:27   1516s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:27   1516s] OPERPROF:     Starting CMU at level 3, MEM:4239.7M, EPOCH TIME: 1746605727.466695
[05/07 01:15:27   1516s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:4239.7M, EPOCH TIME: 1746605727.470673
[05/07 01:15:27   1516s] 
[05/07 01:15:27   1516s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:15:27   1516s] Info: 98 insts are soft-fixed.
[05/07 01:15:27   1516s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.130, REAL:0.104, MEM:4239.7M, EPOCH TIME: 1746605727.480540
[05/07 01:15:27   1516s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4239.7M, EPOCH TIME: 1746605727.480642
[05/07 01:15:27   1516s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4239.7M, EPOCH TIME: 1746605727.481308
[05/07 01:15:27   1516s] 
[05/07 01:15:27   1516s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4239.7MB).
[05/07 01:15:27   1516s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.173, MEM:4239.7M, EPOCH TIME: 1746605727.512020
[05/07 01:15:27   1516s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:18 mem=4239.9M
[05/07 01:15:27   1516s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4239.9M, EPOCH TIME: 1746605727.573323
[05/07 01:15:27   1516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4051).
[05/07 01:15:27   1516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:27   1516s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.330, REAL:0.075, MEM:4239.7M, EPOCH TIME: 1746605727.648342
[05/07 01:15:27   1516s] *** Starting optimizing excluded clock nets MEM= 4239.7M) ***
[05/07 01:15:27   1517s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.8  MEM= 4239.7M) ***
[05/07 01:15:27   1517s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -aggressiveCongestionMode
[05/07 01:15:27   1517s] Begin: GigaOpt Route Type Constraints Refinement
[05/07 01:15:27   1517s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:18.8/0:11:58.2 (2.1), mem = 4239.7M
[05/07 01:15:27   1517s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.1
[05/07 01:15:27   1517s] ### Creating RouteCongInterface, started
[05/07 01:15:28   1518s] 
[05/07 01:15:28   1518s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:15:28   1518s] 
[05/07 01:15:28   1518s] #optDebug: {0, 1.000}
[05/07 01:15:28   1518s] ### Creating RouteCongInterface, finished
[05/07 01:15:28   1518s] Updated routing constraints on 0 nets.
[05/07 01:15:28   1518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.1
[05/07 01:15:28   1518s] Bottom Preferred Layer:
[05/07 01:15:28   1518s]     None
[05/07 01:15:28   1518s] Via Pillar Rule:
[05/07 01:15:28   1518s]     None
[05/07 01:15:28   1518s] Finished writing unified metrics of routing constraints.
[05/07 01:15:28   1518s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.1), totSession cpu/real = 0:25:19.4/0:11:58.5 (2.1), mem = 4239.7M
[05/07 01:15:28   1518s] 
[05/07 01:15:28   1518s] =============================================================================================
[05/07 01:15:28   1518s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 23.10-p003_1
[05/07 01:15:28   1518s] =============================================================================================
[05/07 01:15:28   1518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:15:28   1518s] ---------------------------------------------------------------------------------------------
[05/07 01:15:28   1518s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  87.4 % )     0:00:00.3 /  0:00:00.4    1.7
[05/07 01:15:28   1518s] [ MISC                   ]          0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.2    4.6
[05/07 01:15:28   1518s] ---------------------------------------------------------------------------------------------
[05/07 01:15:28   1518s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    2.1
[05/07 01:15:28   1518s] ---------------------------------------------------------------------------------------------
[05/07 01:15:28   1518s] 
[05/07 01:15:28   1518s] End: GigaOpt Route Type Constraints Refinement
[05/07 01:15:28   1518s] Begin: Collecting metrics
[05/07 01:15:28   1518s] 
 --------------------------------------------------------------------------------------------- 
| Snapshot              | WNS     | TNS  | Density (%) | Resource               | DRVs        |
|                       | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------------+---------+------+-------------+----------+-------------+------+------|
| initial_summary       | -18.340 | -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement |         |      |             | 0:00:01  |        4240 |      |      |
 --------------------------------------------------------------------------------------------- 
[05/07 01:15:28   1518s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3012.2M, current mem=3012.2M)

[05/07 01:15:28   1518s] End: Collecting metrics
[05/07 01:15:30   1525s] The useful skew maximum allowed delay is: 0.3
[05/07 01:15:31   1528s] Deleting Lib Analyzer.
[05/07 01:15:31   1528s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:29.3/0:12:02.1 (2.1), mem = 4503.4M
[05/07 01:15:31   1528s] *info: Marking 98 level shifter instances dont touch
[05/07 01:15:31   1528s] *info: Marking 0 isolation instances dont touch
[05/07 01:15:31   1528s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:15:31   1528s] ### Creating LA Mngr. totSessionCpu=0:25:30 mem=4503.4M
[05/07 01:15:31   1528s] ### Creating LA Mngr, finished. totSessionCpu=0:25:30 mem=4503.4M
[05/07 01:15:31   1528s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/07 01:15:32   1528s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.2
[05/07 01:15:32   1528s] 
[05/07 01:15:32   1528s] Creating Lib Analyzer ...
[05/07 01:15:32   1528s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:15:32   1528s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:15:32   1528s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:15:32   1528s] 
[05/07 01:15:32   1528s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:15:33   1530s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:31 mem=4503.4M
[05/07 01:15:33   1530s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:31 mem=4503.4M
[05/07 01:15:33   1530s] Creating Lib Analyzer, finished. 
[05/07 01:15:33   1530s] 
[05/07 01:15:33   1530s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:15:33   1530s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4503.4M, EPOCH TIME: 1746605733.846280
[05/07 01:15:33   1530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:33   1530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:33   1530s] 
[05/07 01:15:33   1530s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:33   1530s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:33   1530s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.102, MEM:4503.4M, EPOCH TIME: 1746605733.947918
[05/07 01:15:33   1530s] 
[05/07 01:15:33   1530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:15:33   1530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:34   1530s] [oiPhyDebug] optDemand 366728793832.00, spDemand 134459966080.00.
[05/07 01:15:34   1530s] [LDM::Info] TotalInstCnt at InitDesignMc1: 35736
[05/07 01:15:34   1530s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:15:34   1530s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:32 mem=4503.4M
[05/07 01:15:34   1530s] OPERPROF: Starting DPlace-Init at level 1, MEM:4503.4M, EPOCH TIME: 1746605734.002019
[05/07 01:15:34   1530s] Processing tracks to init pin-track alignment.
[05/07 01:15:34   1530s] z: 2, totalTracks: 1
[05/07 01:15:34   1530s] z: 4, totalTracks: 1
[05/07 01:15:34   1530s] z: 6, totalTracks: 1
[05/07 01:15:34   1530s] z: 8, totalTracks: 1
[05/07 01:15:34   1530s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:15:34   1530s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:15:34   1530s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4503.4M, EPOCH TIME: 1746605734.045949
[05/07 01:15:34   1530s] Info: 98 insts are soft-fixed.
[05/07 01:15:34   1530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:34   1530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:34   1531s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:15:34   1531s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:15:34   1531s] 
[05/07 01:15:34   1531s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:34   1531s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:34   1531s] OPERPROF:     Starting CMU at level 3, MEM:4503.4M, EPOCH TIME: 1746605734.145218
[05/07 01:15:34   1531s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:4503.4M, EPOCH TIME: 1746605734.149459
[05/07 01:15:34   1531s] 
[05/07 01:15:34   1531s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:15:34   1531s] Info: 98 insts are soft-fixed.
[05/07 01:15:34   1531s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.114, MEM:4503.4M, EPOCH TIME: 1746605734.159988
[05/07 01:15:34   1531s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4503.4M, EPOCH TIME: 1746605734.160094
[05/07 01:15:34   1531s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4503.4M, EPOCH TIME: 1746605734.160764
[05/07 01:15:34   1531s] 
[05/07 01:15:34   1531s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4503.4MB).
[05/07 01:15:34   1531s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.198, MEM:4503.4M, EPOCH TIME: 1746605734.199712
[05/07 01:15:34   1531s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:15:34   1532s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 35736
[05/07 01:15:34   1532s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:33 mem=4503.6M
[05/07 01:15:34   1532s] 
[05/07 01:15:34   1532s] Footprint cell information for calculating maxBufDist
[05/07 01:15:34   1532s] *info: There are 18 candidate always on buffer/inverter cells
[05/07 01:15:34   1532s] *info: There are 23 candidate Buffer cells
[05/07 01:15:34   1532s] *info: There are 15 candidate Inverter cells
[05/07 01:15:34   1532s] Buffers found for each power domain:
[05/07 01:15:34   1532s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/07 01:15:34   1532s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/07 01:15:34   1532s] Always on buffers found for each power domain:
[05/07 01:15:34   1532s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/07 01:15:34   1532s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/07 01:15:34   1532s] 
[05/07 01:15:37   1535s] #optDebug: Start CG creation (mem=4503.6M)
[05/07 01:15:37   1535s]  ...initializing CG 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:37   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:37   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:37   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:37   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:37   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:37   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:38   1535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:38   1535s] ToF 807.5650um
[05/07 01:15:38   1535s] (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgPrt (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgEgp (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgPbk (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgNrb(cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgObs (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgCon (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s]  ...processing cgPdm (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=4572.4M)
[05/07 01:15:38   1535s] ### Creating RouteCongInterface, started
[05/07 01:15:38   1536s] 
[05/07 01:15:38   1536s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:15:38   1536s] 
[05/07 01:15:38   1536s] #optDebug: {0, 1.000}
[05/07 01:15:38   1536s] ### Creating RouteCongInterface, finished
[05/07 01:15:38   1536s] {MG  {9 0 19.6 1.78571} }
[05/07 01:15:38   1536s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4700.4M, EPOCH TIME: 1746605738.489824
[05/07 01:15:38   1536s] Found 1 hard placement blockage before merging.
[05/07 01:15:38   1536s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:15:38   1536s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:15:38   1536s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:15:38   1536s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:15:38   1536s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:4700.4M, EPOCH TIME: 1746605738.490732
[05/07 01:15:38   1536s] 
[05/07 01:15:38   1536s] Netlist preparation processing... 
[05/07 01:15:38   1536s] Removed 0 instance
[05/07 01:15:38   1536s] *info: Marking 0 isolation instances dont touch
[05/07 01:15:38   1536s] *info: Marking 98 level shifter instances dont touch
[05/07 01:15:38   1536s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:15:38   1536s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 35736
[05/07 01:15:38   1536s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4947.6M, EPOCH TIME: 1746605738.645346
[05/07 01:15:38   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39783).
[05/07 01:15:38   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:38   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:38   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:38   1536s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.280, REAL:0.069, MEM:4249.4M, EPOCH TIME: 1746605738.714470
[05/07 01:15:38   1536s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.2
[05/07 01:15:38   1536s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.4/0:00:07.0 (1.2), totSession cpu/real = 0:25:37.7/0:12:09.1 (2.1), mem = 4249.4M
[05/07 01:15:38   1536s] 
[05/07 01:15:38   1536s] =============================================================================================
[05/07 01:15:38   1536s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/07 01:15:38   1536s] =============================================================================================
[05/07 01:15:38   1536s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:15:38   1536s] ---------------------------------------------------------------------------------------------
[05/07 01:15:38   1536s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  21.9 % )     0:00:01.5 /  0:00:01.7    1.1
[05/07 01:15:38   1536s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:38   1536s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.6 % )     0:00:00.5 /  0:00:01.2    2.7
[05/07 01:15:38   1536s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:15:38   1536s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.3    2.0
[05/07 01:15:38   1536s] [ SteinerInterfaceInit   ]      1   0:00:03.9  (  55.6 % )     0:00:03.9 /  0:00:03.9    1.0
[05/07 01:15:38   1536s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[05/07 01:15:38   1536s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    3.6
[05/07 01:15:38   1536s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.2
[05/07 01:15:38   1536s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:38   1536s] [ MISC                   ]          0:00:00.9  (  13.0 % )     0:00:00.9 /  0:00:01.2    1.3
[05/07 01:15:38   1536s] ---------------------------------------------------------------------------------------------
[05/07 01:15:38   1536s]  SimplifyNetlist #1 TOTAL           0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:08.4    1.2
[05/07 01:15:38   1536s] ---------------------------------------------------------------------------------------------
[05/07 01:15:38   1536s] 
[05/07 01:15:38   1536s] Begin: Collecting metrics
[05/07 01:15:38   1536s] 
 --------------------------------------------------------------------------------------------- 
| Snapshot              | WNS     | TNS  | Density (%) | Resource               | DRVs        |
|                       | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------------+---------+------+-------------+----------+-------------+------+------|
| initial_summary       | -18.340 | -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement |         |      |             | 0:00:01  |        4240 |      |      |
| simplify_netlist      |         |      |             | 0:00:07  |        4249 |      |      |
 --------------------------------------------------------------------------------------------- 
[05/07 01:15:38   1536s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3068.0M, current mem=3068.0M)

[05/07 01:15:38   1536s] End: Collecting metrics
[05/07 01:15:38   1536s] Running new flow changes for HFN
[05/07 01:15:38   1536s] Begin: GigaOpt high fanout net optimization
[05/07 01:15:38   1536s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 01:15:38   1536s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 01:15:38   1536s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:37.8/0:12:09.2 (2.1), mem = 4249.4M
[05/07 01:15:38   1536s] *info: Marking 98 level shifter instances dont touch
[05/07 01:15:38   1536s] *info: Marking 0 isolation instances dont touch
[05/07 01:15:38   1536s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:15:38   1536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.3
[05/07 01:15:38   1536s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:15:39   1537s] 
[05/07 01:15:39   1537s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:15:39   1537s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4249.4M, EPOCH TIME: 1746605739.081788
[05/07 01:15:39   1537s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:39   1537s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:39   1537s] 
[05/07 01:15:39   1537s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:39   1537s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:39   1537s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.080, REAL:0.056, MEM:4249.4M, EPOCH TIME: 1746605739.137792
[05/07 01:15:39   1537s] 
[05/07 01:15:39   1537s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:15:39   1537s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:39   1537s] [oiPhyDebug] optDemand 366728793832.00, spDemand 134459966080.00.
[05/07 01:15:39   1537s] [LDM::Info] TotalInstCnt at InitDesignMc1: 35736
[05/07 01:15:39   1537s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:15:39   1537s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:38 mem=4249.4M
[05/07 01:15:39   1537s] OPERPROF: Starting DPlace-Init at level 1, MEM:4249.4M, EPOCH TIME: 1746605739.165098
[05/07 01:15:39   1537s] Processing tracks to init pin-track alignment.
[05/07 01:15:39   1537s] z: 2, totalTracks: 1
[05/07 01:15:39   1537s] z: 4, totalTracks: 1
[05/07 01:15:39   1537s] z: 6, totalTracks: 1
[05/07 01:15:39   1537s] z: 8, totalTracks: 1
[05/07 01:15:39   1537s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:15:39   1537s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:15:39   1537s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4249.4M, EPOCH TIME: 1746605739.187936
[05/07 01:15:39   1537s] Info: 98 insts are soft-fixed.
[05/07 01:15:39   1537s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:39   1537s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:39   1537s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:15:39   1537s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:15:39   1537s] 
[05/07 01:15:39   1537s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:39   1537s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:39   1537s] OPERPROF:     Starting CMU at level 3, MEM:4249.4M, EPOCH TIME: 1746605739.244158
[05/07 01:15:39   1537s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4249.4M, EPOCH TIME: 1746605739.246507
[05/07 01:15:39   1537s] 
[05/07 01:15:39   1537s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:15:39   1537s] Info: 98 insts are soft-fixed.
[05/07 01:15:39   1537s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.090, REAL:0.065, MEM:4249.4M, EPOCH TIME: 1746605739.252448
[05/07 01:15:39   1537s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4249.4M, EPOCH TIME: 1746605739.252500
[05/07 01:15:39   1537s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4249.4M, EPOCH TIME: 1746605739.252822
[05/07 01:15:39   1537s] 
[05/07 01:15:39   1537s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4249.4MB).
[05/07 01:15:39   1537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.109, MEM:4249.4M, EPOCH TIME: 1746605739.274028
[05/07 01:15:39   1537s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:15:39   1538s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 35736
[05/07 01:15:39   1538s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:39 mem=4249.6M
[05/07 01:15:39   1538s] ### Creating RouteCongInterface, started
[05/07 01:15:39   1538s] 
[05/07 01:15:39   1538s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:15:39   1538s] 
[05/07 01:15:39   1538s] #optDebug: {0, 1.000}
[05/07 01:15:39   1538s] ### Creating RouteCongInterface, finished
[05/07 01:15:39   1538s] {MG  {9 0 19.6 1.78571} }
[05/07 01:15:39   1538s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:15:39   1539s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:15:40   1539s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:40   1540s] AoF 930.9430um
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] Info: violation cost 24.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 24.000000, glitch 0.000000)
[05/07 01:15:40   1540s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:15:40   1540s] [GPS-DRV] drvFixingStage: Large Scale
[05/07 01:15:40   1540s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:15:40   1540s] [GPS-DRV] setupTNSCost  : 0
[05/07 01:15:40   1540s] [GPS-DRV] maxIter       : 1
[05/07 01:15:40   1540s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[05/07 01:15:40   1540s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:15:40   1540s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:15:40   1540s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:15:40   1540s] [GPS-DRV] maxLocalDensity: 1.2
[05/07 01:15:40   1540s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:15:40   1540s] [GPS-DRV] Dflt RT Characteristic Length 474.665um AoF 930.943um x 1
[05/07 01:15:40   1540s] [GPS-DRV] isCPECostingOn: false
[05/07 01:15:40   1540s] [GPS-DRV] All active and enabled setup views
[05/07 01:15:40   1540s] [GPS-DRV]     test_worst_scenario
[05/07 01:15:40   1540s] [GPS-DRV]     func_worst_scenario
[05/07 01:15:40   1540s] [GPS-DRV] maxTran off
[05/07 01:15:40   1540s] [GPS-DRV] maxCap off
[05/07 01:15:40   1540s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:15:40   1540s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/07 01:15:40   1540s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:15:40   1540s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4639.4M, EPOCH TIME: 1746605740.253165
[05/07 01:15:40   1540s] Found 1 hard placement blockage before merging.
[05/07 01:15:40   1540s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:15:40   1540s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:15:40   1540s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:15:40   1540s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:15:40   1540s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:4639.4M, EPOCH TIME: 1746605740.253946
[05/07 01:15:40   1540s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[05/07 01:15:40   1540s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:15:40   1540s] +---------+---------+--------+--------+------------+--------+
[05/07 01:15:40   1540s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 01:15:40   1540s] +---------+---------+--------+--------+------------+--------+
[05/07 01:15:40   1540s] |   39.40%|        -| -18.340|-815.047|   0:00:00.0| 4639.4M|
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] **WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[05/07 01:15:40   1540s] Info: violation cost 24.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 24.000000, glitch 0.000000)
[05/07 01:15:43   1550s] Info: violation cost 12.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 12.000000, glitch 0.000000)
[05/07 01:15:43   1550s] |   41.05%|     2761| -18.340|-10437.566|   0:00:03.0| 5096.2M|
[05/07 01:15:43   1550s] +---------+---------+--------+--------+------------+--------+
[05/07 01:15:43   1550s] 
[05/07 01:15:43   1550s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:10.4 real=0:00:03.0 mem=5096.2M) ***
[05/07 01:15:43   1550s] 
[05/07 01:15:43   1550s] ###############################################################################
[05/07 01:15:43   1550s] #
[05/07 01:15:43   1550s] #  Large fanout net report:  
[05/07 01:15:43   1550s] #     - there are 5 high fanout ( > 75) nets in the design. (excluding clock nets)
[05/07 01:15:43   1550s] #     - current density: 41.05
[05/07 01:15:43   1550s] #
[05/07 01:15:43   1550s] #  List of high fanout nets:
[05/07 01:15:43   1550s] #        Net(1):  I_BLENDER_0/FE_DBTN76_n529: (fanouts = 324)
[05/07 01:15:43   1550s] #        Net(2):  I_BLENDER_1/FE_RN_2: (fanouts = 324)
[05/07 01:15:43   1550s] #        Net(3):  I_BLENDER_0/FE_DBTN74_n621: (fanouts = 322)
[05/07 01:15:43   1550s] #        Net(4):  I_BLENDER_1/FE_RN_1: (fanouts = 322)
[05/07 01:15:43   1550s] #        Net(5):  I_BLENDER_1/n3: (fanouts = 95)
[05/07 01:15:43   1550s] #
[05/07 01:15:43   1550s] ###############################################################################
[05/07 01:15:43   1550s] Bottom Preferred Layer:
[05/07 01:15:43   1550s]     None
[05/07 01:15:43   1550s] Via Pillar Rule:
[05/07 01:15:43   1550s]     None
[05/07 01:15:43   1550s] Finished writing unified metrics of routing constraints.
[05/07 01:15:43   1550s] 
[05/07 01:15:43   1550s] 
[05/07 01:15:43   1550s] =======================================================================
[05/07 01:15:43   1550s]                 Reasons for remaining drv violations
[05/07 01:15:43   1550s] =======================================================================
[05/07 01:15:43   1550s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/07 01:15:43   1550s] 
[05/07 01:15:43   1550s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:15:43   1550s] Total-nets :: 41043, Stn-nets :: 2771, ratio :: 6.75146 %, Total-len 919760, Stn-len 83710.1
[05/07 01:15:43   1551s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38497
[05/07 01:15:43   1551s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4968.2M, EPOCH TIME: 1746605743.122778
[05/07 01:15:43   1551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42544).
[05/07 01:15:43   1551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:43   1551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:43   1551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:43   1551s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.350, REAL:0.105, MEM:4505.9M, EPOCH TIME: 1746605743.227973
[05/07 01:15:43   1551s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.3
[05/07 01:15:43   1551s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.5/0:00:04.4 (3.3), totSession cpu/real = 0:25:52.3/0:12:13.6 (2.1), mem = 4505.9M
[05/07 01:15:43   1551s] 
[05/07 01:15:43   1551s] =============================================================================================
[05/07 01:15:43   1551s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/07 01:15:43   1551s] =============================================================================================
[05/07 01:15:43   1551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:15:43   1551s] ---------------------------------------------------------------------------------------------
[05/07 01:15:43   1551s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.5
[05/07 01:15:43   1551s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:43   1551s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.7 % )     0:00:00.3 /  0:00:00.9    3.2
[05/07 01:15:43   1551s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:15:43   1551s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.3    1.8
[05/07 01:15:43   1551s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:43   1551s] [ OptimizationStep       ]      1   0:00:00.1  (   2.0 % )     0:00:02.7 /  0:00:10.4    3.9
[05/07 01:15:43   1551s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:02.5 /  0:00:10.1    4.0
[05/07 01:15:43   1551s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:43   1551s] [ OptEval                ]      1   0:00:00.5  (  12.4 % )     0:00:00.5 /  0:00:02.1    3.9
[05/07 01:15:43   1551s] [ OptCommit              ]      1   0:00:00.5  (  11.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/07 01:15:43   1551s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   4.4 % )     0:00:01.0 /  0:00:05.7    5.7
[05/07 01:15:43   1551s] [ IncrDelayCalc          ]     29   0:00:00.8  (  18.5 % )     0:00:00.8 /  0:00:05.3    6.6
[05/07 01:15:43   1551s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    4.2
[05/07 01:15:43   1551s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.3
[05/07 01:15:43   1551s] [ IncrTimingUpdate       ]      2   0:00:00.5  (  11.3 % )     0:00:00.5 /  0:00:01.8    3.6
[05/07 01:15:43   1551s] [ MISC                   ]          0:00:01.1  (  25.7 % )     0:00:01.1 /  0:00:02.7    2.4
[05/07 01:15:43   1551s] ---------------------------------------------------------------------------------------------
[05/07 01:15:43   1551s]  DrvOpt #1 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:14.5    3.3
[05/07 01:15:43   1551s] ---------------------------------------------------------------------------------------------
[05/07 01:15:43   1551s] 
[05/07 01:15:43   1551s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/07 01:15:43   1551s] End: GigaOpt high fanout net optimization
[05/07 01:15:43   1551s] Begin: Collecting metrics
[05/07 01:15:43   1551s] 
 -------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs        |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+------|
| initial_summary       |           |  -18.340 |           |     -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        4240 |      |      |
| simplify_netlist      |           |          |           |          |             | 0:00:07  |        4249 |      |      |
| drv_fixing            |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 | 0:00:05  |        4506 |      |      |
 -------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:15:43   1551s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3287.5M, current mem=3287.5M)

[05/07 01:15:43   1551s] End: Collecting metrics
[05/07 01:15:44   1552s] **INFO: Always on buffers available for drv fixing
[05/07 01:15:44   1552s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:15:44   1552s] Deleting Lib Analyzer.
[05/07 01:15:44   1552s] Begin: GigaOpt DRV Optimization
[05/07 01:15:44   1552s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 01:15:44   1552s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:53.8/0:12:14.4 (2.1), mem = 4505.9M
[05/07 01:15:44   1552s] *info: Marking 98 level shifter instances dont touch
[05/07 01:15:44   1552s] *info: Marking 0 isolation instances dont touch
[05/07 01:15:44   1552s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:15:44   1552s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.4
[05/07 01:15:44   1552s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:15:44   1552s] 
[05/07 01:15:44   1552s] Creating Lib Analyzer ...
[05/07 01:15:44   1553s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:15:44   1553s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:15:44   1553s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:15:44   1553s] 
[05/07 01:15:44   1553s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:15:45   1554s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:55 mem=4505.9M
[05/07 01:15:45   1554s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:55 mem=4505.9M
[05/07 01:15:45   1554s] Creating Lib Analyzer, finished. 
[05/07 01:15:45   1554s] 
[05/07 01:15:45   1554s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:15:45   1554s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4505.9M, EPOCH TIME: 1746605745.769863
[05/07 01:15:45   1554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:45   1554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:45   1554s] 
[05/07 01:15:45   1554s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:45   1554s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:45   1554s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.144, MEM:4505.9M, EPOCH TIME: 1746605745.913378
[05/07 01:15:45   1554s] 
[05/07 01:15:45   1554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:15:45   1554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:45   1554s] [oiPhyDebug] optDemand 372342326504.00, spDemand 140073498752.00.
[05/07 01:15:45   1554s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38497
[05/07 01:15:45   1554s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:15:45   1554s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:56 mem=4505.9M
[05/07 01:15:45   1554s] OPERPROF: Starting DPlace-Init at level 1, MEM:4505.9M, EPOCH TIME: 1746605745.968404
[05/07 01:15:45   1554s] Processing tracks to init pin-track alignment.
[05/07 01:15:45   1554s] z: 2, totalTracks: 1
[05/07 01:15:45   1554s] z: 4, totalTracks: 1
[05/07 01:15:45   1554s] z: 6, totalTracks: 1
[05/07 01:15:45   1554s] z: 8, totalTracks: 1
[05/07 01:15:45   1554s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:15:46   1554s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:15:46   1554s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4505.9M, EPOCH TIME: 1746605746.008518
[05/07 01:15:46   1555s] Info: 98 insts are soft-fixed.
[05/07 01:15:46   1555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:46   1555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:46   1555s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:15:46   1555s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:15:46   1555s] 
[05/07 01:15:46   1555s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:15:46   1555s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:15:46   1555s] OPERPROF:     Starting CMU at level 3, MEM:4505.9M, EPOCH TIME: 1746605746.098647
[05/07 01:15:46   1555s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:4505.9M, EPOCH TIME: 1746605746.104539
[05/07 01:15:46   1555s] 
[05/07 01:15:46   1555s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:15:46   1555s] Info: 98 insts are soft-fixed.
[05/07 01:15:46   1555s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.140, REAL:0.107, MEM:4505.9M, EPOCH TIME: 1746605746.115942
[05/07 01:15:46   1555s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4505.9M, EPOCH TIME: 1746605746.116043
[05/07 01:15:46   1555s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4505.9M, EPOCH TIME: 1746605746.116552
[05/07 01:15:46   1555s] 
[05/07 01:15:46   1555s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4505.9MB).
[05/07 01:15:46   1555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.187, MEM:4505.9M, EPOCH TIME: 1746605746.155056
[05/07 01:15:46   1555s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:15:46   1556s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38497
[05/07 01:15:46   1556s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:57 mem=4506.2M
[05/07 01:15:46   1556s] ### Creating RouteCongInterface, started
[05/07 01:15:46   1556s] 
[05/07 01:15:46   1556s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:15:46   1556s] 
[05/07 01:15:46   1556s] #optDebug: {0, 1.000}
[05/07 01:15:46   1556s] ### Creating RouteCongInterface, finished
[05/07 01:15:46   1556s] {MG  {9 0 19.6 1.78571} }
[05/07 01:15:46   1556s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:15:46   1557s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:15:47   1558s] AoF 930.9430um
[05/07 01:15:47   1558s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:15:47   1558s] [GPS-DRV] drvFixingStage: Large Scale
[05/07 01:15:47   1558s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:15:47   1558s] [GPS-DRV] setupTNSCost  : 0
[05/07 01:15:47   1558s] [GPS-DRV] maxIter       : 2
[05/07 01:15:47   1558s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[05/07 01:15:47   1558s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:15:47   1558s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:15:47   1558s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:15:47   1558s] [GPS-DRV] maxLocalDensity: 1.2
[05/07 01:15:47   1558s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:15:47   1558s] [GPS-DRV] Dflt RT Characteristic Length 474.665um AoF 930.943um x 1
[05/07 01:15:47   1558s] [GPS-DRV] isCPECostingOn: false
[05/07 01:15:47   1558s] [GPS-DRV] All active and enabled setup views
[05/07 01:15:47   1558s] [GPS-DRV]     test_worst_scenario
[05/07 01:15:47   1558s] [GPS-DRV]     func_worst_scenario
[05/07 01:15:47   1558s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:15:47   1558s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:15:47   1558s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:15:47   1558s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/07 01:15:47   1558s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:15:47   1558s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4895.9M, EPOCH TIME: 1746605747.528887
[05/07 01:15:47   1558s] Found 1 hard placement blockage before merging.
[05/07 01:15:47   1558s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:15:47   1558s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:15:47   1558s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:15:47   1558s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:15:47   1558s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:4895.9M, EPOCH TIME: 1746605747.530393
[05/07 01:15:47   1559s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[05/07 01:15:47   1559s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:15:47   1559s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:15:47   1559s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 01:15:47   1559s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:15:47   1559s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 01:15:47   1559s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:15:47   1560s] Info: violation cost 185701.187500 (cap = 10143.894531, tran = 175514.859375, len = 0.000000, fanout load = 0.000000, fanout count = 42.000000, glitch 0.000000)
[05/07 01:15:47   1560s] |  4544| 15047|   -21.05|  2054|  4108|    -0.58|     0|     0|     0|     0|   -18.34|-10437.57|       0|       0|       0| 41.05%|          |         |
[05/07 01:15:58   1602s] Info: violation cost 4.290593 (cap = 3.800710, tran = 0.489882, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:15:58   1602s] |     5|     5|    -0.04|    31|    62|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|    1630|     571|     639| 42.87%| 0:00:11.0|  5187.4M|
[05/07 01:15:59   1604s] Info: violation cost 1.147661 (cap = 1.147661, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:15:59   1604s] |     0|     0|     0.00|    10|    20|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|      11|       0|      19| 42.88%| 0:00:01.0|  5187.4M|
[05/07 01:15:59   1604s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:15:59   1604s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] ###############################################################################
[05/07 01:15:59   1604s] #
[05/07 01:15:59   1604s] #  Large fanout net report:  
[05/07 01:15:59   1604s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 01:15:59   1604s] #     - current density: 42.88
[05/07 01:15:59   1604s] #
[05/07 01:15:59   1604s] #  List of high fanout nets:
[05/07 01:15:59   1604s] #
[05/07 01:15:59   1604s] ###############################################################################
[05/07 01:15:59   1604s] Bottom Preferred Layer:
[05/07 01:15:59   1604s]     None
[05/07 01:15:59   1604s] Via Pillar Rule:
[05/07 01:15:59   1604s]     None
[05/07 01:15:59   1604s] Finished writing unified metrics of routing constraints.
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] =======================================================================
[05/07 01:15:59   1604s]                 Reasons for remaining drv violations
[05/07 01:15:59   1604s] =======================================================================
[05/07 01:15:59   1604s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] MultiBuffering failure reasons
[05/07 01:15:59   1604s] ------------------------------------------------
[05/07 01:15:59   1604s] *info:     1 net(s): Could not be fixed because the net has MSV violation, use  'reportPowerDomain -net <netname> -verbose' to check details.
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] *** Finish DRV Fixing (cpu=0:00:46.0 real=0:00:12.0 mem=5187.4M) ***
[05/07 01:15:59   1604s] 
[05/07 01:15:59   1604s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:15:59   1604s] Total-nets :: 43255, Stn-nets :: 3090, ratio :: 7.14368 %, Total-len 921398, Stn-len 137073
[05/07 01:15:59   1604s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40709
[05/07 01:15:59   1604s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5059.3M, EPOCH TIME: 1746605759.321428
[05/07 01:15:59   1604s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44756).
[05/07 01:15:59   1604s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:59   1605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:59   1605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:15:59   1605s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.390, REAL:0.127, MEM:4564.1M, EPOCH TIME: 1746605759.448580
[05/07 01:15:59   1605s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.4
[05/07 01:15:59   1605s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:52.5/0:00:15.4 (3.4), totSession cpu/real = 0:26:46.4/0:12:29.8 (2.1), mem = 4564.1M
[05/07 01:15:59   1605s] 
[05/07 01:15:59   1605s] =============================================================================================
[05/07 01:15:59   1605s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/07 01:15:59   1605s] =============================================================================================
[05/07 01:15:59   1605s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:15:59   1605s] ---------------------------------------------------------------------------------------------
[05/07 01:15:59   1605s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.6
[05/07 01:15:59   1605s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   8.5 % )     0:00:01.3 /  0:00:01.5    1.1
[05/07 01:15:59   1605s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:59   1605s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.5 % )     0:00:00.4 /  0:00:01.1    2.6
[05/07 01:15:59   1605s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 01:15:59   1605s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.7
[05/07 01:15:59   1605s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:59   1605s] [ OptimizationStep       ]      1   0:00:00.3  (   2.2 % )     0:00:11.4 /  0:00:45.5    4.0
[05/07 01:15:59   1605s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:10.5 /  0:00:41.9    4.0
[05/07 01:15:59   1605s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:15:59   1605s] [ OptEval                ]      9   0:00:01.8  (  11.9 % )     0:00:01.8 /  0:00:13.9    7.6
[05/07 01:15:59   1605s] [ OptCommit              ]      9   0:00:01.9  (  12.0 % )     0:00:01.9 /  0:00:01.8    1.0
[05/07 01:15:59   1605s] [ PostCommitDelayUpdate  ]      8   0:00:00.8  (   5.3 % )     0:00:03.9 /  0:00:17.1    4.4
[05/07 01:15:59   1605s] [ IncrDelayCalc          ]    111   0:00:03.1  (  20.1 % )     0:00:03.1 /  0:00:16.0    5.2
[05/07 01:15:59   1605s] [ DrvFindVioNets         ]      3   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:02.3    7.2
[05/07 01:15:59   1605s] [ DrvComputeSummary      ]      3   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:01.0    4.8
[05/07 01:15:59   1605s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.2
[05/07 01:15:59   1605s] [ IncrTimingUpdate       ]      9   0:00:02.9  (  18.9 % )     0:00:02.9 /  0:00:08.9    3.1
[05/07 01:15:59   1605s] [ MISC                   ]          0:00:01.8  (  11.9 % )     0:00:01.8 /  0:00:03.8    2.1
[05/07 01:15:59   1605s] ---------------------------------------------------------------------------------------------
[05/07 01:15:59   1605s]  DrvOpt #2 TOTAL                    0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:52.5    3.4
[05/07 01:15:59   1605s] ---------------------------------------------------------------------------------------------
[05/07 01:15:59   1605s] 
[05/07 01:15:59   1605s] End: GigaOpt DRV Optimization
[05/07 01:15:59   1605s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/07 01:15:59   1605s] **optDesign ... cpu = 0:02:28, real = 0:01:20, mem = 3312.0M, totSessionCpu=0:26:46 **
[05/07 01:15:59   1605s] Begin: Collecting metrics
[05/07 01:15:59   1605s] 
 -------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs        |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+------|
| initial_summary       |           |  -18.340 |           |     -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        4240 |      |      |
| simplify_netlist      |           |          |           |          |             | 0:00:07  |        4249 |      |      |
| drv_fixing            |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 | 0:00:05  |        4506 |      |      |
| drv_fixing_2          |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 | 0:00:15  |        4564 |    0 |   10 |
 -------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:15:59   1605s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3469.2M, current mem=3312.0M)

[05/07 01:15:59   1605s] End: Collecting metrics
[05/07 01:16:00   1607s] 
[05/07 01:16:00   1607s] Active setup views:
[05/07 01:16:00   1607s]  func_worst_scenario
[05/07 01:16:00   1607s]   Dominating endpoints: 6050
[05/07 01:16:00   1607s]   Dominating TNS: -1.819
[05/07 01:16:00   1607s] 
[05/07 01:16:00   1607s]  test_worst_scenario
[05/07 01:16:00   1607s]   Dominating endpoints: 2797
[05/07 01:16:00   1607s]   Dominating TNS: -4.899
[05/07 01:16:00   1607s] 
[05/07 01:16:00   1607s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:16:00   1607s] Deleting Lib Analyzer.
[05/07 01:16:00   1607s] Begin: GigaOpt Global Optimization
[05/07 01:16:00   1607s] *info: use new DP (enabled)
[05/07 01:16:00   1607s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/07 01:16:01   1607s] *info: Marking 98 level shifter instances dont touch
[05/07 01:16:01   1607s] *info: Marking 0 isolation instances dont touch
[05/07 01:16:01   1607s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:16:01   1607s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:26:49.0/0:12:31.4 (2.1), mem = 4825.8M
[05/07 01:16:01   1607s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.5
[05/07 01:16:01   1607s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:16:01   1607s] 
[05/07 01:16:01   1607s] Creating Lib Analyzer ...
[05/07 01:16:01   1608s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:16:01   1608s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:16:01   1608s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:16:01   1608s] 
[05/07 01:16:01   1608s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:16:02   1609s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:50 mem=4825.8M
[05/07 01:16:02   1609s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:50 mem=4825.8M
[05/07 01:16:02   1609s] Creating Lib Analyzer, finished. 
[05/07 01:16:02   1609s] 
[05/07 01:16:02   1609s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:16:02   1609s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4825.8M, EPOCH TIME: 1746605762.497112
[05/07 01:16:02   1609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:02   1609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:02   1609s] 
[05/07 01:16:02   1609s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:16:02   1609s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:16:02   1609s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.104, MEM:4825.8M, EPOCH TIME: 1746605762.600925
[05/07 01:16:02   1609s] 
[05/07 01:16:02   1609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:16:02   1609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:02   1609s] [oiPhyDebug] optDemand 378614346280.00, spDemand 146345518528.00.
[05/07 01:16:02   1609s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40709
[05/07 01:16:02   1609s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:16:02   1609s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:26:51 mem=4825.8M
[05/07 01:16:02   1609s] OPERPROF: Starting DPlace-Init at level 1, MEM:4825.8M, EPOCH TIME: 1746605762.644647
[05/07 01:16:02   1609s] Processing tracks to init pin-track alignment.
[05/07 01:16:02   1609s] z: 2, totalTracks: 1
[05/07 01:16:02   1609s] z: 4, totalTracks: 1
[05/07 01:16:02   1609s] z: 6, totalTracks: 1
[05/07 01:16:02   1609s] z: 8, totalTracks: 1
[05/07 01:16:02   1609s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:16:02   1609s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:16:02   1609s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4825.8M, EPOCH TIME: 1746605762.688664
[05/07 01:16:02   1609s] Info: 98 insts are soft-fixed.
[05/07 01:16:02   1609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:02   1609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:02   1609s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:16:02   1609s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:16:02   1609s] 
[05/07 01:16:02   1609s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:16:02   1609s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:16:02   1609s] OPERPROF:     Starting CMU at level 3, MEM:4825.8M, EPOCH TIME: 1746605762.775307
[05/07 01:16:02   1609s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.006, MEM:4825.8M, EPOCH TIME: 1746605762.781440
[05/07 01:16:02   1609s] 
[05/07 01:16:02   1609s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:16:02   1609s] Info: 98 insts are soft-fixed.
[05/07 01:16:02   1609s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.104, MEM:4825.8M, EPOCH TIME: 1746605762.792249
[05/07 01:16:02   1609s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4825.8M, EPOCH TIME: 1746605762.792382
[05/07 01:16:02   1609s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4825.8M, EPOCH TIME: 1746605762.792940
[05/07 01:16:02   1609s] 
[05/07 01:16:02   1609s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4825.8MB).
[05/07 01:16:02   1609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.186, MEM:4825.8M, EPOCH TIME: 1746605762.830678
[05/07 01:16:02   1610s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:16:03   1610s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40709
[05/07 01:16:03   1610s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:26:52 mem=4826.0M
[05/07 01:16:03   1610s] ### Creating RouteCongInterface, started
[05/07 01:16:03   1611s] 
[05/07 01:16:03   1611s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:16:03   1611s] 
[05/07 01:16:03   1611s] #optDebug: {0, 1.000}
[05/07 01:16:03   1611s] ### Creating RouteCongInterface, finished
[05/07 01:16:03   1611s] {MG  {9 0 19.6 1.78571} }
[05/07 01:16:03   1611s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:16:03   1611s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:16:03   1611s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:16:04   1611s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:16:04   1612s] *info: 88 clock nets excluded
[05/07 01:16:04   1612s] *info: Marking 98 level shifter instances dont touch
[05/07 01:16:04   1612s] *info: Marking 0 isolation instances dont touch
[05/07 01:16:04   1612s] *info: 1008 no-driver nets excluded.
[05/07 01:16:04   1612s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:16:04   1612s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:16:04   1612s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:16:04   1612s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:16:04   1612s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:16:04   1612s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4954.1M, EPOCH TIME: 1746605764.426915
[05/07 01:16:04   1612s] Found 1 hard placement blockage before merging.
[05/07 01:16:04   1612s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:16:04   1612s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:16:04   1612s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:16:04   1612s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:16:04   1612s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:4954.1M, EPOCH TIME: 1746605764.428283
[05/07 01:16:04   1613s] ** GigaOpt Global Opt WNS Slack -0.457  TNS Slack -6.545 
[05/07 01:16:04   1613s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:16:04   1613s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:16:04   1613s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:16:04   1613s] |  -0.457|  -6.545|   42.88%|   0:00:00.0| 4954.1M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
[05/07 01:16:04   1613s] |        |        |         |            |        |                   |         | y_int_reg/D                                        |
[05/07 01:16:06   1617s] |  -0.245|  -4.990|   42.89%|   0:00:02.0| 5145.8M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
[05/07 01:16:06   1617s] |        |        |         |            |        |                   |         | y_int_reg/D                                        |
[05/07 01:16:06   1617s] |  -0.245|  -4.990|   42.89%|   0:00:00.0| 5154.9M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
[05/07 01:16:06   1617s] |        |        |         |            |        |                   |         | y_int_reg/D                                        |
[05/07 01:16:06   1617s] |  -0.245|  -4.990|   42.89%|   0:00:00.0| 5154.9M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
[05/07 01:16:06   1617s] |        |        |         |            |        |                   |         | y_int_reg/D                                        |
[05/07 01:16:06   1617s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5157.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:07   1620s] |  -0.172|  -4.652|   42.89%|   0:00:01.0| 5157.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:07   1620s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:07   1620s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:07   1620s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:08   1623s] |  -0.172|  -4.652|   42.89%|   0:00:01.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:08   1623s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:08   1623s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:08   1623s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:09   1626s] |  -0.172|  -4.652|   42.89%|   0:00:01.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:09   1626s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:09   1626s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:10   1626s] |  -0.172|  -4.652|   42.89%|   0:00:01.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:11   1629s] |  -0.172|  -4.652|   42.89%|   0:00:01.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:11   1629s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:11   1629s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:11   1629s] |  -0.172|  -4.652|   42.89%|   0:00:00.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:12   1632s] |  -0.172|  -4.652|   42.89%|   0:00:01.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
[05/07 01:16:12   1632s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:16:12   1632s] 
[05/07 01:16:12   1632s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.7 real=0:00:08.0 mem=5159.9M) ***
[05/07 01:16:12   1632s] 
[05/07 01:16:12   1632s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.7 real=0:00:08.0 mem=5159.9M) ***
[05/07 01:16:12   1632s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:16:12   1632s] Bottom Preferred Layer:
[05/07 01:16:12   1632s]     None
[05/07 01:16:12   1632s] Via Pillar Rule:
[05/07 01:16:12   1632s]     None
[05/07 01:16:12   1632s] Finished writing unified metrics of routing constraints.
[05/07 01:16:12   1632s] ** GigaOpt Global Opt End WNS Slack -0.172  TNS Slack -4.652 
[05/07 01:16:12   1632s] Total-nets :: 43257, Stn-nets :: 3091, ratio :: 7.14566 %, Total-len 921393, Stn-len 137077
[05/07 01:16:12   1632s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40711
[05/07 01:16:12   1632s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5031.8M, EPOCH TIME: 1746605772.713419
[05/07 01:16:12   1632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44758).
[05/07 01:16:12   1632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:12   1632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:12   1632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:12   1632s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.380, REAL:0.113, MEM:4586.6M, EPOCH TIME: 1746605772.826746
[05/07 01:16:12   1632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.5
[05/07 01:16:12   1632s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:25.0/0:00:11.8 (2.1), totSession cpu/real = 0:27:14.0/0:12:43.2 (2.1), mem = 4586.6M
[05/07 01:16:12   1632s] 
[05/07 01:16:12   1632s] =============================================================================================
[05/07 01:16:12   1632s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/07 01:16:12   1632s] =============================================================================================
[05/07 01:16:12   1632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:16:12   1632s] ---------------------------------------------------------------------------------------------
[05/07 01:16:12   1632s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.5
[05/07 01:16:12   1632s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  10.1 % )     0:00:01.2 /  0:00:01.3    1.1
[05/07 01:16:12   1632s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:16:12   1632s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.1 % )     0:00:00.4 /  0:00:01.2    2.7
[05/07 01:16:12   1632s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:16:12   1632s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.4    1.5
[05/07 01:16:12   1632s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:16:12   1632s] [ BottleneckAnalyzerInit ]      6   0:00:04.9  (  41.7 % )     0:00:04.9 /  0:00:14.7    3.0
[05/07 01:16:12   1632s] [ TransformInit          ]      1   0:00:01.1  (   9.3 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 01:16:12   1632s] [ OptSingleIteration     ]     21   0:00:00.1  (   1.0 % )     0:00:01.9 /  0:00:03.3    1.8
[05/07 01:16:12   1632s] [ OptGetWeight           ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:16:12   1632s] [ OptEval                ]     21   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.5    4.8
[05/07 01:16:12   1632s] [ OptCommit              ]     21   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/07 01:16:12   1632s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.8
[05/07 01:16:12   1632s] [ IncrDelayCalc          ]     13   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.3    1.8
[05/07 01:16:12   1632s] [ SetupOptGetWorkingSet  ]     21   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:00.9    1.5
[05/07 01:16:12   1632s] [ SetupOptGetActiveNode  ]     21   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.0
[05/07 01:16:12   1632s] [ SetupOptSlackGraph     ]     21   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.8    1.6
[05/07 01:16:12   1632s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.2
[05/07 01:16:12   1632s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.6    2.0
[05/07 01:16:12   1632s] [ MISC                   ]          0:00:01.8  (  15.2 % )     0:00:01.8 /  0:00:02.8    1.6
[05/07 01:16:12   1632s] ---------------------------------------------------------------------------------------------
[05/07 01:16:12   1632s]  GlobalOpt #1 TOTAL                 0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:25.0    2.1
[05/07 01:16:12   1632s] ---------------------------------------------------------------------------------------------
[05/07 01:16:12   1632s] 
[05/07 01:16:12   1632s] End: GigaOpt Global Optimization
[05/07 01:16:12   1632s] Begin: Collecting metrics
[05/07 01:16:13   1633s] 
 -------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs        |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+------|
| initial_summary       |           |  -18.340 |           |     -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        4240 |      |      |
| simplify_netlist      |           |          |           |          |             | 0:00:07  |        4249 |      |      |
| drv_fixing            |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 | 0:00:05  |        4506 |      |      |
| drv_fixing_2          |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 | 0:00:15  |        4564 |    0 |   10 |
| global_opt            |           |   -0.172 |           |       -5 |       42.88 | 0:00:13  |        4587 |      |      |
 -------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:16:13   1633s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3343.7M, current mem=3343.7M)

[05/07 01:16:13   1633s] End: Collecting metrics
[05/07 01:16:13   1634s] *** Timing NOT met, worst failing slack is -0.172
[05/07 01:16:13   1634s] *** Check timing (0:00:00.0)
[05/07 01:16:13   1634s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:16:13   1634s] Deleting Lib Analyzer.
[05/07 01:16:13   1634s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/07 01:16:13   1634s] *info: Marking 98 level shifter instances dont touch
[05/07 01:16:13   1634s] *info: Marking 0 isolation instances dont touch
[05/07 01:16:13   1634s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:16:13   1634s] ### Creating LA Mngr. totSessionCpu=0:27:15 mem=4848.3M
[05/07 01:16:13   1634s] ### Creating LA Mngr, finished. totSessionCpu=0:27:15 mem=4848.3M
[05/07 01:16:13   1634s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/07 01:16:13   1634s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4944.3M, EPOCH TIME: 1746605773.896074
[05/07 01:16:13   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:13   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:13   1634s] 
[05/07 01:16:13   1634s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:16:13   1634s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:16:14   1634s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.108, MEM:4944.3M, EPOCH TIME: 1746605774.004239
[05/07 01:16:14   1634s] 
[05/07 01:16:14   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:16:14   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:14   1634s] [oiPhyDebug] optDemand 378621716456.00, spDemand 146352888704.00.
[05/07 01:16:14   1634s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40711
[05/07 01:16:14   1634s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:16:14   1634s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:27:16 mem=4944.3M
[05/07 01:16:14   1634s] OPERPROF: Starting DPlace-Init at level 1, MEM:4944.3M, EPOCH TIME: 1746605774.057077
[05/07 01:16:14   1634s] Processing tracks to init pin-track alignment.
[05/07 01:16:14   1634s] z: 2, totalTracks: 1
[05/07 01:16:14   1634s] z: 4, totalTracks: 1
[05/07 01:16:14   1634s] z: 6, totalTracks: 1
[05/07 01:16:14   1634s] z: 8, totalTracks: 1
[05/07 01:16:14   1634s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:16:14   1634s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:16:14   1634s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4944.3M, EPOCH TIME: 1746605774.115554
[05/07 01:16:14   1634s] Info: 98 insts are soft-fixed.
[05/07 01:16:14   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:14   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:14   1634s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:16:14   1634s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:16:14   1634s] 
[05/07 01:16:14   1634s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:16:14   1634s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:16:14   1634s] OPERPROF:     Starting CMU at level 3, MEM:4944.3M, EPOCH TIME: 1746605774.234355
[05/07 01:16:14   1634s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:4944.3M, EPOCH TIME: 1746605774.240467
[05/07 01:16:14   1634s] 
[05/07 01:16:14   1634s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:16:14   1634s] Info: 98 insts are soft-fixed.
[05/07 01:16:14   1634s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.136, MEM:4944.3M, EPOCH TIME: 1746605774.251223
[05/07 01:16:14   1634s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4944.3M, EPOCH TIME: 1746605774.251340
[05/07 01:16:14   1634s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4944.3M, EPOCH TIME: 1746605774.251975
[05/07 01:16:14   1634s] 
[05/07 01:16:14   1634s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4944.3MB).
[05/07 01:16:14   1634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.228, MEM:4944.3M, EPOCH TIME: 1746605774.284649
[05/07 01:16:14   1634s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:16:14   1635s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40711
[05/07 01:16:14   1635s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:27:17 mem=4976.6M
[05/07 01:16:14   1635s] Begin: Area Reclaim Optimization
[05/07 01:16:14   1635s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:27:16.8/0:12:44.9 (2.1), mem = 4976.6M
[05/07 01:16:14   1635s] 
[05/07 01:16:14   1635s] Creating Lib Analyzer ...
[05/07 01:16:14   1636s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:16:14   1636s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:16:14   1636s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:16:14   1636s] 
[05/07 01:16:14   1636s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:16:15   1637s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:18 mem=4978.6M
[05/07 01:16:15   1637s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:18 mem=4978.6M
[05/07 01:16:15   1637s] Creating Lib Analyzer, finished. 
[05/07 01:16:15   1637s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.6
[05/07 01:16:15   1637s] 
[05/07 01:16:15   1637s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:16:15   1637s] [LDM::Info] TotalInstCnt at InitDesignMc2: 40711
[05/07 01:16:15   1637s] ### Creating RouteCongInterface, started
[05/07 01:16:16   1637s] 
[05/07 01:16:16   1637s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:16:16   1637s] 
[05/07 01:16:16   1637s] #optDebug: {0, 1.000}
[05/07 01:16:16   1637s] ### Creating RouteCongInterface, finished
[05/07 01:16:16   1637s] {MG  {9 0 19.6 1.78571} }
[05/07 01:16:16   1637s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4978.6M, EPOCH TIME: 1746605776.186234
[05/07 01:16:16   1637s] Found 1 hard placement blockage before merging.
[05/07 01:16:16   1637s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:16:16   1637s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:16:16   1637s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:16:16   1637s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:16:16   1637s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.010, REAL:0.001, MEM:4978.6M, EPOCH TIME: 1746605776.187552
[05/07 01:16:16   1638s] Reclaim Optimization WNS Slack -0.172  TNS Slack -4.652 Density 42.89
[05/07 01:16:16   1638s] +---------+---------+--------+--------+------------+--------+
[05/07 01:16:16   1638s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 01:16:16   1638s] +---------+---------+--------+--------+------------+--------+
[05/07 01:16:16   1638s] |   42.89%|        -|  -0.172|  -4.652|   0:00:00.0| 4978.6M|
[05/07 01:16:19   1647s] |   42.88%|       51|  -0.172|  -4.652|   0:00:03.0| 5168.9M|
[05/07 01:16:19   1648s] |   42.88%|        1|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
[05/07 01:16:19   1648s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:16:19   1648s] |   42.88%|        0|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
[05/07 01:16:23   1661s] |   42.80%|      127|  -0.172|  -4.652|   0:00:04.0| 5170.4M|
[05/07 01:16:36   1701s] |   42.53%|     1819|  -0.172|  -4.652|   0:00:13.0| 5170.4M|
[05/07 01:16:37   1704s] |   42.52%|       30|  -0.172|  -4.652|   0:00:01.0| 5170.4M|
[05/07 01:16:38   1705s] |   42.52%|        2|  -0.172|  -4.652|   0:00:01.0| 5170.4M|
[05/07 01:16:38   1705s] |   42.52%|        0|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
[05/07 01:16:38   1705s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:16:38   1705s] |   42.52%|        0|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
[05/07 01:16:38   1705s] +---------+---------+--------+--------+------------+--------+
[05/07 01:16:38   1705s] Reclaim Optimization End WNS Slack -0.172  TNS Slack -4.652 Density 42.52
[05/07 01:16:38   1705s] 
[05/07 01:16:38   1705s] ** Summary: Restruct = 52 Buffer Deletion = 65 Declone = 67 Resize = 1835 **
[05/07 01:16:38   1705s] --------------------------------------------------------------
[05/07 01:16:38   1705s] |                                   | Total     | Sequential |
[05/07 01:16:38   1705s] --------------------------------------------------------------
[05/07 01:16:38   1705s] | Num insts resized                 |    1816  |     479    |
[05/07 01:16:38   1705s] | Num insts undone                  |      16  |       2    |
[05/07 01:16:38   1705s] | Num insts Downsized               |    1816  |     479    |
[05/07 01:16:38   1705s] | Num insts Samesized               |       0  |       0    |
[05/07 01:16:38   1705s] | Num insts Upsized                 |       0  |       0    |
[05/07 01:16:38   1705s] | Num multiple commits+uncommits    |      19  |       -    |
[05/07 01:16:38   1705s] --------------------------------------------------------------
[05/07 01:16:38   1706s] Bottom Preferred Layer:
[05/07 01:16:38   1706s]     None
[05/07 01:16:38   1706s] Via Pillar Rule:
[05/07 01:16:38   1706s]     None
[05/07 01:16:38   1706s] Finished writing unified metrics of routing constraints.
[05/07 01:16:38   1706s] 
[05/07 01:16:38   1706s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/07 01:16:38   1706s] End: Core Area Reclaim Optimization (cpu = 0:01:10) (real = 0:00:24.0) **
[05/07 01:16:38   1706s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:16:38   1706s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 40524
[05/07 01:16:38   1706s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.6
[05/07 01:16:38   1706s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:10.2/0:00:24.4 (2.9), totSession cpu/real = 0:28:27.0/0:13:09.3 (2.2), mem = 5170.4M
[05/07 01:16:38   1706s] 
[05/07 01:16:38   1706s] =============================================================================================
[05/07 01:16:38   1706s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/07 01:16:38   1706s] =============================================================================================
[05/07 01:16:38   1706s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:16:38   1706s] ---------------------------------------------------------------------------------------------
[05/07 01:16:38   1706s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.7
[05/07 01:16:38   1706s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   4.8 % )     0:00:01.2 /  0:00:01.4    1.2
[05/07 01:16:38   1706s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:16:38   1706s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:16:38   1706s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.4    1.6
[05/07 01:16:38   1706s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:16:38   1706s] [ OptimizationStep       ]      1   0:00:01.5  (   6.0 % )     0:00:22.5 /  0:01:07.9    3.0
[05/07 01:16:38   1706s] [ OptSingleIteration     ]      9   0:00:00.9  (   3.8 % )     0:00:21.1 /  0:01:06.4    3.2
[05/07 01:16:38   1706s] [ OptGetWeight           ]    591   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[05/07 01:16:38   1706s] [ OptEval                ]    591   0:00:04.1  (  16.7 % )     0:00:04.1 /  0:00:25.1    6.1
[05/07 01:16:38   1706s] [ OptCommit              ]    591   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/07 01:16:38   1706s] [ PostCommitDelayUpdate  ]    596   0:00:01.3  (   5.2 % )     0:00:09.1 /  0:00:23.2    2.6
[05/07 01:16:38   1706s] [ IncrDelayCalc          ]    540   0:00:07.8  (  31.9 % )     0:00:07.8 /  0:00:21.4    2.7
[05/07 01:16:38   1706s] [ IncrTimingUpdate       ]    122   0:00:06.5  (  26.7 % )     0:00:06.5 /  0:00:16.2    2.5
[05/07 01:16:38   1706s] [ MISC                   ]          0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.2
[05/07 01:16:38   1706s] ---------------------------------------------------------------------------------------------
[05/07 01:16:38   1706s]  AreaOpt #1 TOTAL                   0:00:24.4  ( 100.0 % )     0:00:24.4 /  0:01:10.2    2.9
[05/07 01:16:38   1706s] ---------------------------------------------------------------------------------------------
[05/07 01:16:38   1706s] 
[05/07 01:16:38   1706s] Executing incremental physical updates
[05/07 01:16:38   1706s] Executing incremental physical updates
[05/07 01:16:39   1706s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40524
[05/07 01:16:39   1706s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5042.4M, EPOCH TIME: 1746605799.000859
[05/07 01:16:39   1706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44571).
[05/07 01:16:39   1706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:39   1706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:39   1706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:39   1706s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.370, REAL:0.117, MEM:4595.1M, EPOCH TIME: 1746605799.117556
[05/07 01:16:39   1706s] End: Area Reclaim Optimization (cpu=0:01:11, real=0:00:25, mem=4595.09M, totSessionCpu=0:28:27).
[05/07 01:16:39   1706s] Begin: Collecting metrics
[05/07 01:16:39   1706s] 
 -------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs        |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap  |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+------|
| initial_summary       |           |  -18.340 |           |     -815 |       39.30 | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        4240 |      |      |
| simplify_netlist      |           |          |           |          |             | 0:00:07  |        4249 |      |      |
| drv_fixing            |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 | 0:00:05  |        4506 |      |      |
| drv_fixing_2          |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 | 0:00:15  |        4564 |    0 |   10 |
| global_opt            |           |   -0.172 |           |       -5 |       42.88 | 0:00:13  |        4587 |      |      |
| area_reclaiming       |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 | 0:00:26  |        4595 |      |      |
 -------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:16:39   1706s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3425.7M, current mem=3383.6M)

[05/07 01:16:39   1706s] End: Collecting metrics
[05/07 01:16:39   1707s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4595.1M, EPOCH TIME: 1746605799.745708
[05/07 01:16:39   1707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:39   1707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:39   1707s] 
[05/07 01:16:39   1707s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:16:39   1707s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:16:39   1707s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.110, REAL:0.088, MEM:4595.1M, EPOCH TIME: 1746605799.833866
[05/07 01:16:39   1707s] 
[05/07 01:16:39   1707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:16:39   1707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:39   1707s] **INFO: Flow update: Design is easy to close.
[05/07 01:16:39   1707s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:28:28.2/0:13:10.2 (2.2), mem = 4595.1M
[05/07 01:16:39   1707s] 
[05/07 01:16:39   1707s] *** Start incrementalPlace ***
[05/07 01:16:39   1707s] User Input Parameters:
[05/07 01:16:39   1707s] - Congestion Driven    : On
[05/07 01:16:39   1707s] - Timing Driven        : On
[05/07 01:16:39   1707s] - Area-Violation Based : On
[05/07 01:16:39   1707s] - Start Rollback Level : -5
[05/07 01:16:39   1707s] - Legalized            : On
[05/07 01:16:39   1707s] - Window Based         : Off
[05/07 01:16:39   1707s] - eDen incr mode       : Off
[05/07 01:16:39   1707s] - Small incr mode      : Off
[05/07 01:16:39   1707s] 
[05/07 01:16:39   1707s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4595.1M, EPOCH TIME: 1746605799.901301
[05/07 01:16:39   1707s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4595.1M, EPOCH TIME: 1746605799.901418
[05/07 01:16:39   1707s] no activity file in design. spp won't run.
[05/07 01:16:40   1707s] Active views:
[05/07 01:16:40   1707s]   func_worst_scenario
[05/07 01:16:40   1707s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4595.1M, EPOCH TIME: 1746605800.200102
[05/07 01:16:40   1707s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.016, MEM:4595.1M, EPOCH TIME: 1746605800.216527
[05/07 01:16:40   1707s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4595.1M, EPOCH TIME: 1746605800.216727
[05/07 01:16:40   1707s] Starting Early Global Route congestion estimation: mem = 4595.1M
[05/07 01:16:40   1707s] (I)      Initializing eGR engine (regular)
[05/07 01:16:40   1707s] Set min layer with default ( 2 )
[05/07 01:16:40   1707s] Set max layer with default ( 127 )
[05/07 01:16:40   1707s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:16:40   1707s] Min route layer (adjusted) = 2
[05/07 01:16:40   1707s] Max route layer (adjusted) = 10
[05/07 01:16:40   1707s] (I)      clean place blk overflow:
[05/07 01:16:40   1707s] (I)      H : enabled 1.00 0
[05/07 01:16:40   1707s] (I)      V : enabled 1.00 0
[05/07 01:16:40   1707s] (I)      Initializing eGR engine (regular)
[05/07 01:16:40   1707s] Set min layer with default ( 2 )
[05/07 01:16:40   1707s] Set max layer with default ( 127 )
[05/07 01:16:40   1707s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:16:40   1707s] Min route layer (adjusted) = 2
[05/07 01:16:40   1707s] Max route layer (adjusted) = 10
[05/07 01:16:40   1707s] (I)      clean place blk overflow:
[05/07 01:16:40   1707s] (I)      H : enabled 1.00 0
[05/07 01:16:40   1707s] (I)      V : enabled 1.00 0
[05/07 01:16:40   1707s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.39 MB )
[05/07 01:16:40   1707s] (I)      Running eGR Regular flow
[05/07 01:16:40   1707s] (I)      # wire layers (front) : 11
[05/07 01:16:40   1707s] (I)      # wire layers (back)  : 0
[05/07 01:16:40   1707s] (I)      min wire layer : 1
[05/07 01:16:40   1707s] (I)      max wire layer : 10
[05/07 01:16:40   1707s] (I)      # cut layers (front) : 10
[05/07 01:16:40   1707s] (I)      # cut layers (back)  : 0
[05/07 01:16:40   1707s] (I)      min cut layer : 1
[05/07 01:16:40   1707s] (I)      max cut layer : 9
[05/07 01:16:40   1707s] (I)      =================================== Layers ===================================
[05/07 01:16:40   1707s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:16:40   1707s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:16:40   1707s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:16:40   1707s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:16:40   1707s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:16:40   1707s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:16:40   1707s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:16:40   1707s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:16:40   1707s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:16:40   1707s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:16:40   1707s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:16:40   1707s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:16:40   1707s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:16:40   1707s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:16:40   1707s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:16:40   1707s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:16:40   1707s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:16:40   1707s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:16:40   1707s] (I)      Started Import and model ( Curr Mem: 4.39 MB )
[05/07 01:16:40   1707s] (I)      == Non-default Options ==
[05/07 01:16:40   1707s] (I)      Maximum routing layer                              : 10
[05/07 01:16:40   1707s] (I)      Top routing layer                                  : 10
[05/07 01:16:40   1707s] (I)      Number of threads                                  : 8
[05/07 01:16:40   1707s] (I)      Route tie net to shape                             : auto
[05/07 01:16:40   1707s] (I)      Use non-blocking free Dbs wires                    : false
[05/07 01:16:40   1707s] (I)      Method to set GCell size                           : row
[05/07 01:16:40   1707s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:16:40   1707s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:16:40   1707s] (I)      ============== Pin Summary ==============
[05/07 01:16:40   1707s] (I)      +-------+--------+---------+------------+
[05/07 01:16:40   1707s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:16:40   1707s] (I)      +-------+--------+---------+------------+
[05/07 01:16:40   1707s] (I)      |     1 | 161238 |  100.00 |        Pin |
[05/07 01:16:40   1707s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:16:40   1707s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:16:40   1707s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:16:40   1707s] (I)      +-------+--------+---------+------------+
[05/07 01:16:40   1707s] (I)      Use row-based GCell size
[05/07 01:16:40   1707s] (I)      Use row-based GCell align
[05/07 01:16:40   1707s] (I)      layer 0 area = 10000
[05/07 01:16:40   1707s] (I)      layer 1 area = 16000
[05/07 01:16:40   1707s] (I)      layer 2 area = 16000
[05/07 01:16:40   1707s] (I)      layer 3 area = 16000
[05/07 01:16:40   1707s] (I)      layer 4 area = 16000
[05/07 01:16:40   1707s] (I)      layer 5 area = 16000
[05/07 01:16:40   1707s] (I)      layer 6 area = 16000
[05/07 01:16:40   1707s] (I)      layer 7 area = 16000
[05/07 01:16:40   1707s] (I)      layer 8 area = 55000
[05/07 01:16:40   1707s] (I)      layer 9 area = 4000000
[05/07 01:16:40   1707s] (I)      GCell unit size   : 1672
[05/07 01:16:40   1707s] (I)      GCell multiplier  : 1
[05/07 01:16:40   1707s] (I)      GCell row height  : 1672
[05/07 01:16:40   1707s] (I)      Actual row height : 1672
[05/07 01:16:40   1707s] (I)      GCell align ref   : 10032 10032
[05/07 01:16:40   1707s] [NR-eGR] Track table information for default rule: 
[05/07 01:16:40   1707s] [NR-eGR] M1 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M2 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M3 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M4 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M5 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M6 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M7 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M8 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] M9 has single uniform track structure
[05/07 01:16:40   1707s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:16:40   1707s] (I)      ============== Default via ===============
[05/07 01:16:40   1707s] (I)      +---+------------------+-----------------+
[05/07 01:16:40   1707s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:16:40   1707s] (I)      +---+------------------+-----------------+
[05/07 01:16:40   1707s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:16:40   1707s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:16:40   1707s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:16:40   1707s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:16:40   1707s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:16:40   1707s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:16:40   1707s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:16:40   1707s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:16:40   1707s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:16:40   1707s] (I)      +---+------------------+-----------------+
[05/07 01:16:40   1707s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:16:40   1707s] [NR-eGR] Read 99082 PG shapes
[05/07 01:16:40   1707s] [NR-eGR] Read 0 clock shapes
[05/07 01:16:40   1707s] [NR-eGR] Read 0 other shapes
[05/07 01:16:40   1707s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:16:40   1707s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:16:40   1707s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:16:40   1707s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:16:40   1707s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:16:40   1707s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:16:40   1707s] [NR-eGR] #Other Blockages    : 0
[05/07 01:16:40   1707s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:16:40   1707s] (I)      Custom ignore net properties:
[05/07 01:16:40   1707s] (I)      1 : NotLegal
[05/07 01:16:40   1707s] (I)      Default ignore net properties:
[05/07 01:16:40   1707s] (I)      1 : Special
[05/07 01:16:40   1707s] (I)      2 : Analog
[05/07 01:16:40   1707s] (I)      3 : Fixed
[05/07 01:16:40   1707s] (I)      4 : Skipped
[05/07 01:16:40   1707s] (I)      5 : MixedSignal
[05/07 01:16:40   1707s] (I)      Prerouted net properties:
[05/07 01:16:40   1707s] (I)      1 : NotLegal
[05/07 01:16:40   1707s] (I)      2 : Special
[05/07 01:16:40   1707s] (I)      3 : Analog
[05/07 01:16:40   1707s] (I)      4 : Fixed
[05/07 01:16:40   1707s] (I)      5 : Skipped
[05/07 01:16:40   1707s] (I)      6 : MixedSignal
[05/07 01:16:40   1707s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:16:40   1707s] [NR-eGR] #prerouted nets         : 0
[05/07 01:16:40   1707s] [NR-eGR] #prerouted special nets : 0
[05/07 01:16:40   1707s] [NR-eGR] #prerouted wires        : 0
[05/07 01:16:40   1707s] [NR-eGR] Read 43070 nets ( ignored 0 )
[05/07 01:16:40   1707s] (I)        Front-side 43070 ( ignored 0 )
[05/07 01:16:40   1707s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:16:40   1707s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:16:40   1707s] (I)      Reading macro buffers
[05/07 01:16:40   1707s] (I)      Number of macros with buffers: 0
[05/07 01:16:40   1707s] (I)      early_global_route_priority property id does not exist.
[05/07 01:16:40   1707s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:16:40   1707s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:16:40   1707s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:16:40   1707s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:16:40   1707s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:16:40   1708s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:16:40   1708s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:16:40   1708s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:16:40   1708s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:16:40   1708s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:16:40   1708s] (I)      Number of ignored nets                =      0
[05/07 01:16:40   1708s] (I)      Number of connected nets              =      0
[05/07 01:16:40   1708s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:16:40   1708s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:16:40   1708s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:16:40   1708s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:16:40   1708s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:16:40   1708s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:16:40   1708s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:16:40   1708s] [NR-eGR] There are 88 clock nets ( 0 with NDR ).
[05/07 01:16:40   1708s] (I)      Ndr track 0 does not exist
[05/07 01:16:40   1708s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:16:40   1708s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:16:40   1708s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:16:40   1708s] (I)      Site width          :   152  (dbu)
[05/07 01:16:40   1708s] (I)      Row height          :  1672  (dbu)
[05/07 01:16:40   1708s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:16:40   1708s] (I)      GCell width         :  1672  (dbu)
[05/07 01:16:40   1708s] (I)      GCell height        :  1672  (dbu)
[05/07 01:16:40   1708s] (I)      Grid                :   588   356    10
[05/07 01:16:40   1708s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:16:40   1708s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:16:40   1708s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:16:40   1708s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:16:40   1708s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:16:40   1708s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:16:40   1708s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:16:40   1708s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:16:40   1708s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:16:40   1708s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:16:40   1708s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:16:40   1708s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:16:40   1708s] (I)      --------------------------------------------------------
[05/07 01:16:40   1708s] 
[05/07 01:16:40   1708s] [NR-eGR] ============ Routing rule table ============
[05/07 01:16:40   1708s] [NR-eGR] Rule id: 0  Nets: 43070
[05/07 01:16:40   1708s] [NR-eGR] ========================================
[05/07 01:16:40   1708s] [NR-eGR] 
[05/07 01:16:40   1708s] (I)      ======== NDR :  =========
[05/07 01:16:40   1708s] (I)      +--------------+--------+
[05/07 01:16:40   1708s] (I)      |           ID |      0 |
[05/07 01:16:40   1708s] (I)      |         Name |        |
[05/07 01:16:40   1708s] (I)      |      Default |    yes |
[05/07 01:16:40   1708s] (I)      |  Clk Special |     no |
[05/07 01:16:40   1708s] (I)      | Hard spacing |     no |
[05/07 01:16:40   1708s] (I)      |    NDR track | (none) |
[05/07 01:16:40   1708s] (I)      |      NDR via | (none) |
[05/07 01:16:40   1708s] (I)      |  Extra space |      0 |
[05/07 01:16:40   1708s] (I)      |      Shields |      0 |
[05/07 01:16:40   1708s] (I)      |   Demand (H) |      1 |
[05/07 01:16:40   1708s] (I)      |   Demand (V) |      1 |
[05/07 01:16:40   1708s] (I)      |        #Nets |  43070 |
[05/07 01:16:40   1708s] (I)      +--------------+--------+
[05/07 01:16:40   1708s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:16:40   1708s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:16:40   1708s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:16:40   1708s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:16:40   1708s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:16:40   1708s] (I)      =============== Blocked Tracks ===============
[05/07 01:16:40   1708s] (I)      +-------+---------+----------+---------------+
[05/07 01:16:40   1708s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:16:40   1708s] (I)      +-------+---------+----------+---------------+
[05/07 01:16:40   1708s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:16:40   1708s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:16:40   1708s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:16:40   1708s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:16:40   1708s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:16:40   1708s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:16:40   1708s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:16:40   1708s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:16:40   1708s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:16:40   1708s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:16:40   1708s] (I)      +-------+---------+----------+---------------+
[05/07 01:16:40   1708s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.55 sec, Curr Mem: 4.43 MB )
[05/07 01:16:40   1708s] (I)      Reset routing kernel
[05/07 01:16:40   1708s] (I)      Started Global Routing ( Curr Mem: 4.43 MB )
[05/07 01:16:40   1708s] (I)      totalPins=163277  totalGlobalPin=156924 (96.11%)
[05/07 01:16:40   1708s] (I)      ================= Net Group Info =================
[05/07 01:16:40   1708s] (I)      +----+----------------+--------------+-----------+
[05/07 01:16:40   1708s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:16:40   1708s] (I)      +----+----------------+--------------+-----------+
[05/07 01:16:40   1708s] (I)      |  1 |          43070 |        M2(2) |  MRDL(10) |
[05/07 01:16:40   1708s] (I)      +----+----------------+--------------+-----------+
[05/07 01:16:40   1708s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:16:40   1708s] (I)      total 2D Demand : 6186 = (0 H, 6186 V)
[05/07 01:16:40   1708s] (I)      #blocked GCells = 0
[05/07 01:16:40   1708s] (I)      #regions = 1
[05/07 01:16:40   1708s] (I)      Adjusted 0 GCells for pin access
[05/07 01:16:40   1708s] [NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[05/07 01:16:40   1708s] (I)      
[05/07 01:16:40   1708s] (I)      ============  Phase 1a Route ============
[05/07 01:16:41   1709s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 6
[05/07 01:16:41   1709s] (I)      Usage: 527519 = (309280 H, 218239 V) = (21.98% H, 7.53% V) = (5.171e+05um H, 3.649e+05um V)
[05/07 01:16:41   1709s] (I)      
[05/07 01:16:41   1709s] (I)      ============  Phase 1b Route ============
[05/07 01:16:41   1709s] (I)      Usage: 527908 = (309365 H, 218543 V) = (21.99% H, 7.54% V) = (5.173e+05um H, 3.654e+05um V)
[05/07 01:16:41   1709s] (I)      Overflow of layer group 1: 1.50% H + 0.03% V. EstWL: 8.826622e+05um
[05/07 01:16:41   1709s] (I)      Congestion metric : 2.90%H 0.08%V, 2.98%HV
[05/07 01:16:41   1709s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:16:41   1709s] (I)      
[05/07 01:16:41   1709s] (I)      ============  Phase 1c Route ============
[05/07 01:16:41   1709s] (I)      Level2 Grid: 118 x 72
[05/07 01:16:41   1710s] (I)      Usage: 528288 = (309449 H, 218839 V) = (22.00% H, 7.55% V) = (5.174e+05um H, 3.659e+05um V)
[05/07 01:16:41   1710s] (I)      
[05/07 01:16:41   1710s] (I)      ============  Phase 1d Route ============
[05/07 01:16:41   1710s] (I)      Usage: 529517 = (309528 H, 219989 V) = (22.00% H, 7.59% V) = (5.175e+05um H, 3.678e+05um V)
[05/07 01:16:41   1710s] (I)      
[05/07 01:16:41   1710s] (I)      ============  Phase 1e Route ============
[05/07 01:16:41   1710s] (I)      Usage: 529517 = (309528 H, 219989 V) = (22.00% H, 7.59% V) = (5.175e+05um H, 3.678e+05um V)
[05/07 01:16:41   1710s] [NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.03% V. EstWL: 8.853524e+05um
[05/07 01:16:41   1710s] (I)      
[05/07 01:16:41   1710s] (I)      ============  Phase 1l Route ============
[05/07 01:16:42   1712s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:16:42   1712s] (I)      Layer  2:    1347431    173324       307      905861     1390279    (39.45%) 
[05/07 01:16:42   1712s] (I)      Layer  3:     676010    201382      1529      458188      691158    (39.87%) 
[05/07 01:16:42   1712s] (I)      Layer  4:     663200     81130        40      454866      693204    (39.62%) 
[05/07 01:16:42   1712s] (I)      Layer  5:     331990     83737       529      225712      348961    (39.28%) 
[05/07 01:16:42   1712s] (I)      Layer  6:     558126     26560        52           0      574035    ( 0.00%) 
[05/07 01:16:42   1712s] (I)      Layer  7:     257120     39155       402       15438      271898    ( 5.37%) 
[05/07 01:16:42   1712s] (I)      Layer  8:     261861      1795         3       23418      263600    ( 8.16%) 
[05/07 01:16:42   1712s] (I)      Layer  9:     143228      4698         0       45199       98469    (31.46%) 
[05/07 01:16:42   1712s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:16:42   1712s] (I)      Total:       4310321    611781      2862     2175906     4356129    (33.31%) 
[05/07 01:16:42   1712s] (I)      
[05/07 01:16:42   1712s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:16:42   1712s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:16:42   1712s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:16:42   1712s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:16:42   1712s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:16:42   1712s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:16:42   1712s] [NR-eGR]      M2 ( 2)       201( 0.16%)        16( 0.01%)   ( 0.17%) 
[05/07 01:16:42   1712s] [NR-eGR]      M3 ( 3)      1209( 0.96%)        23( 0.02%)   ( 0.98%) 
[05/07 01:16:42   1712s] [NR-eGR]      M4 ( 4)        33( 0.03%)         1( 0.00%)   ( 0.03%) 
[05/07 01:16:42   1712s] [NR-eGR]      M5 ( 5)       486( 0.38%)         6( 0.00%)   ( 0.39%) 
[05/07 01:16:42   1712s] [NR-eGR]      M6 ( 6)        39( 0.02%)         1( 0.00%)   ( 0.02%) 
[05/07 01:16:42   1712s] [NR-eGR]      M7 ( 7)       323( 0.16%)         8( 0.00%)   ( 0.17%) 
[05/07 01:16:42   1712s] [NR-eGR]      M8 ( 8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:16:42   1712s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:16:42   1712s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:16:42   1712s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:16:42   1712s] [NR-eGR]        Total      2294( 0.17%)        55( 0.00%)   ( 0.18%) 
[05/07 01:16:42   1712s] [NR-eGR] 
[05/07 01:16:42   1712s] (I)      Finished Global Routing ( CPU: 4.07 sec, Real: 1.50 sec, Curr Mem: 4.44 MB )
[05/07 01:16:42   1712s] (I)      Updating congestion map
[05/07 01:16:42   1712s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:16:42   1712s] [NR-eGR] Overflow after Early Global Route 0.14% H + 0.00% V
[05/07 01:16:42   1712s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.71 sec, Real: 2.12 sec, Curr Mem: 4.43 MB )
[05/07 01:16:42   1712s] Early Global Route congestion estimation runtime: 2.15 seconds, mem = 4632.8M
[05/07 01:16:42   1712s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.720, REAL:2.146, MEM:4632.8M, EPOCH TIME: 1746605802.362906
[05/07 01:16:42   1712s] OPERPROF: Starting HotSpotCal at level 1, MEM:4632.8M, EPOCH TIME: 1746605802.362971
[05/07 01:16:42   1712s] [hotspot] +------------+---------------+---------------+
[05/07 01:16:42   1712s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:16:42   1712s] [hotspot] +------------+---------------+---------------+
[05/07 01:16:42   1712s] [hotspot] | normalized |          0.26 |          0.26 |
[05/07 01:16:42   1712s] [hotspot] +------------+---------------+---------------+
[05/07 01:16:42   1712s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[05/07 01:16:42   1712s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[05/07 01:16:42   1712s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:16:42   1712s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:16:42   1712s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:16:42   1712s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:16:42   1712s] [hotspot] |  1  |     0.00   347.78    26.75   374.53 |        0.26   | I_PCI_TOP                     |
[05/07 01:16:42   1712s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:16:42   1712s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.022, MEM:4632.8M, EPOCH TIME: 1746605802.385418
[05/07 01:16:42   1712s] 
[05/07 01:16:42   1712s] === incrementalPlace Internal Loop 1 ===
[05/07 01:16:42   1712s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:16:42   1712s] UM:*                                                                   incrNP_iter_start
[05/07 01:16:42   1712s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/07 01:16:42   1712s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4632.8M, EPOCH TIME: 1746605802.530998
[05/07 01:16:42   1712s] Processing tracks to init pin-track alignment.
[05/07 01:16:42   1712s] z: 2, totalTracks: 1
[05/07 01:16:42   1712s] z: 4, totalTracks: 1
[05/07 01:16:42   1712s] z: 6, totalTracks: 1
[05/07 01:16:42   1712s] z: 8, totalTracks: 1
[05/07 01:16:42   1712s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:16:42   1712s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:16:42   1712s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4632.8M, EPOCH TIME: 1746605802.577603
[05/07 01:16:42   1712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:42   1712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:16:42   1712s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:16:42   1712s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:16:42   1712s] 
[05/07 01:16:42   1712s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:16:42   1712s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:16:42   1712s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.130, REAL:0.098, MEM:4632.8M, EPOCH TIME: 1746605802.675780
[05/07 01:16:42   1712s] OPERPROF:   Starting post-place ADS at level 2, MEM:4632.8M, EPOCH TIME: 1746605802.676041
[05/07 01:16:42   1712s] 
[05/07 01:16:42   1712s] ADSU 0.609 -> 0.614. site 938227.800 -> 929337.100. GS 13.376
[05/07 01:16:42   1712s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.210, REAL:0.202, MEM:4632.8M, EPOCH TIME: 1746605802.878168
[05/07 01:16:42   1712s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4632.8M, EPOCH TIME: 1746605802.879173
[05/07 01:16:42   1712s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4632.8M, EPOCH TIME: 1746605802.881423
[05/07 01:16:42   1712s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4632.8M, EPOCH TIME: 1746605802.881533
[05/07 01:16:42   1712s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.050, REAL:0.029, MEM:4632.8M, EPOCH TIME: 1746605802.908066
[05/07 01:16:42   1712s] 
[05/07 01:16:42   1712s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4632.8M, EPOCH TIME: 1746605802.938890
[05/07 01:16:42   1712s] Identified 419 spare or floating instances, with no clusters.
[05/07 01:16:42   1712s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.003, MEM:4632.8M, EPOCH TIME: 1746605802.941467
[05/07 01:16:42   1712s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4632.8M, EPOCH TIME: 1746605802.946796
[05/07 01:16:42   1712s] no activity file in design. spp won't run.
[05/07 01:16:42   1712s] [spp] 0
[05/07 01:16:42   1712s] [adp] 0:1:1:3
[05/07 01:16:42   1712s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.010, REAL:0.013, MEM:4632.8M, EPOCH TIME: 1746605802.960129
[05/07 01:16:42   1712s] SP #FI/SF FL/PI 98/15 39967/0
[05/07 01:16:42   1712s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.510, REAL:0.435, MEM:4632.8M, EPOCH TIME: 1746605802.966081
[05/07 01:16:42   1712s] PP off. flexM 0
[05/07 01:16:43   1713s] OPERPROF: Starting CDPad at level 1, MEM:4638.0M, EPOCH TIME: 1746605803.025456
[05/07 01:16:43   1713s] 3DP is on.
[05/07 01:16:43   1713s] 3DP OF M2 0.006, M4 0.001. Diff 0, Offset 0
[05/07 01:16:43   1713s] design sh 0.043. rd 0.200
[05/07 01:16:43   1713s] design sh 0.040. rd 0.200
[05/07 01:16:43   1713s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/07 01:16:43   1713s] design sh 0.034. rd 0.200
[05/07 01:16:43   1716s] CDPadU 0.731 -> 0.707. R=0.613, N=39967, GS=1.672
[05/07 01:16:43   1716s] OPERPROF: Finished CDPad at level 1, CPU:3.320, REAL:0.602, MEM:4670.4M, EPOCH TIME: 1746605803.627117
[05/07 01:16:43   1716s] OPERPROF: Starting InitSKP at level 1, MEM:4670.4M, EPOCH TIME: 1746605803.627486
[05/07 01:16:43   1716s] no activity file in design. spp won't run.
[05/07 01:16:46   1726s] no activity file in design. spp won't run.
[05/07 01:16:48   1731s] *** Finished SKP initialization (cpu=0:00:15.2, real=0:00:05.0)***
[05/07 01:16:48   1731s] OPERPROF: Finished InitSKP at level 1, CPU:15.190, REAL:4.585, MEM:4846.5M, EPOCH TIME: 1746605808.212045
[05/07 01:16:48   1731s] NP #FI/FS/SF FL/PI: 557/0/419 39967/0
[05/07 01:16:48   1732s] no activity file in design. spp won't run.
[05/07 01:16:48   1732s] 
[05/07 01:16:48   1732s] AB Est...
[05/07 01:16:48   1732s] OPERPROF: Starting NP-Place at level 1, MEM:4846.5M, EPOCH TIME: 1746605808.469868
[05/07 01:16:48   1733s] OPERPROF: Finished NP-Place at level 1, CPU:0.750, REAL:0.426, MEM:4927.8M, EPOCH TIME: 1746605808.896333
[05/07 01:16:48   1733s] Iteration  5: Skipped, with CDP Off
[05/07 01:16:48   1733s] 
[05/07 01:16:48   1733s] AB Est...
[05/07 01:16:48   1733s] OPERPROF: Starting NP-Place at level 1, MEM:4959.8M, EPOCH TIME: 1746605808.994521
[05/07 01:16:49   1734s] OPERPROF: Finished NP-Place at level 1, CPU:0.640, REAL:0.293, MEM:4986.4M, EPOCH TIME: 1746605809.287861
[05/07 01:16:49   1734s] Iteration  6: Skipped, with CDP Off
[05/07 01:16:49   1734s] 
[05/07 01:16:49   1734s] AB Est...
[05/07 01:16:49   1734s] OPERPROF: Starting NP-Place at level 1, MEM:5018.4M, EPOCH TIME: 1746605809.369572
[05/07 01:16:49   1735s] OPERPROF: Finished NP-Place at level 1, CPU:0.420, REAL:0.128, MEM:4986.4M, EPOCH TIME: 1746605809.498030
[05/07 01:16:49   1735s] Iteration  7: Skipped, with CDP Off
[05/07 01:16:49   1736s] OPERPROF: Starting NP-Place at level 1, MEM:5114.4M, EPOCH TIME: 1746605809.823334
[05/07 01:16:50   1739s] SKP will use view:
[05/07 01:16:50   1739s]   func_worst_scenario
[05/07 01:17:17   1901s] Iteration  8: Total net bbox = 8.020e+05 (4.86e+05 3.16e+05)
[05/07 01:17:17   1901s]               Est.  stn bbox = 9.346e+05 (5.59e+05 3.75e+05)
[05/07 01:17:17   1901s]               cpu = 0:02:45 real = 0:00:28.0 mem = 5155.7M
[05/07 01:17:17   1901s] OPERPROF: Finished NP-Place at level 1, CPU:165.020, REAL:27.909, MEM:5059.6M, EPOCH TIME: 1746605837.731840
[05/07 01:17:17   1901s] no activity file in design. spp won't run.
[05/07 01:17:17   1901s] NP #FI/FS/SF FL/PI: 557/0/419 39967/0
[05/07 01:17:18   1902s] no activity file in design. spp won't run.
[05/07 01:17:18   1903s] OPERPROF: Starting NP-Place at level 1, MEM:5027.6M, EPOCH TIME: 1746605838.373313
[05/07 01:17:49   2088s] Iteration  9: Total net bbox = 8.247e+05 (5.02e+05 3.23e+05)
[05/07 01:17:49   2088s]               Est.  stn bbox = 9.591e+05 (5.77e+05 3.83e+05)
[05/07 01:17:49   2088s]               cpu = 0:03:04 real = 0:00:31.0 mem = 5155.5M
[05/07 01:17:49   2088s] OPERPROF: Finished NP-Place at level 1, CPU:184.240, REAL:30.853, MEM:5059.5M, EPOCH TIME: 1746605869.226604
[05/07 01:17:49   2088s] Legalizing MH Cells... 0 / 0 (level 7) on ORCA_TOP
[05/07 01:17:49   2088s] MH packer: No MH instances from GP
[05/07 01:17:49   2088s] 0 (out of 0) MH cells were successfully legalized.
[05/07 01:17:49   2088s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4931.4M, DRC: 0)
[05/07 01:17:49   2088s] no activity file in design. spp won't run.
[05/07 01:17:49   2088s] NP #FI/FS/SF FL/PI: 557/0/419 39967/0
[05/07 01:17:49   2089s] no activity file in design. spp won't run.
[05/07 01:17:49   2090s] OPERPROF: Starting NP-Place at level 1, MEM:5027.5M, EPOCH TIME: 1746605869.850714
[05/07 01:17:50   2090s] Starting Early Global Route supply map. mem = 5042.1M
[05/07 01:17:50   2090s] (I)      Initializing eGR engine (regular)
[05/07 01:17:50   2090s] Set min layer with default ( 2 )
[05/07 01:17:50   2090s] Set max layer with default ( 127 )
[05/07 01:17:50   2090s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:17:50   2090s] Min route layer (adjusted) = 2
[05/07 01:17:50   2090s] Max route layer (adjusted) = 10
[05/07 01:17:50   2090s] (I)      clean place blk overflow:
[05/07 01:17:50   2090s] (I)      H : enabled 1.00 0
[05/07 01:17:50   2090s] (I)      V : enabled 1.00 0
[05/07 01:17:50   2090s] (I)      Initializing eGR engine (regular)
[05/07 01:17:50   2090s] Set min layer with default ( 2 )
[05/07 01:17:50   2090s] Set max layer with default ( 127 )
[05/07 01:17:50   2090s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:17:50   2090s] Min route layer (adjusted) = 2
[05/07 01:17:50   2090s] Max route layer (adjusted) = 10
[05/07 01:17:50   2090s] (I)      clean place blk overflow:
[05/07 01:17:50   2090s] (I)      H : enabled 1.00 0
[05/07 01:17:50   2090s] (I)      V : enabled 1.00 0
[05/07 01:17:50   2090s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.85 MB )
[05/07 01:17:50   2090s] (I)      Running eGR Regular flow
[05/07 01:17:50   2090s] (I)      # wire layers (front) : 11
[05/07 01:17:50   2090s] (I)      # wire layers (back)  : 0
[05/07 01:17:50   2090s] (I)      min wire layer : 1
[05/07 01:17:50   2090s] (I)      max wire layer : 10
[05/07 01:17:50   2090s] (I)      # cut layers (front) : 10
[05/07 01:17:50   2090s] (I)      # cut layers (back)  : 0
[05/07 01:17:50   2090s] (I)      min cut layer : 1
[05/07 01:17:50   2090s] (I)      max cut layer : 9
[05/07 01:17:50   2090s] (I)      =================================== Layers ===================================
[05/07 01:17:50   2090s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:17:50   2090s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:17:50   2090s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:17:50   2090s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:17:50   2090s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:17:50   2090s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:17:50   2090s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:17:50   2090s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:17:50   2090s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:17:50   2090s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:17:50   2090s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:17:50   2090s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:17:50   2090s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:17:50   2090s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:17:50   2090s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:17:50   2090s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:17:50   2090s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:17:50   2090s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:17:50   2091s] Finished Early Global Route supply map. mem = 5074.4M
[05/07 01:18:28   2332s] Iteration 10: Total net bbox = 8.224e+05 (5.01e+05 3.21e+05)
[05/07 01:18:28   2332s]               Est.  stn bbox = 9.555e+05 (5.75e+05 3.80e+05)
[05/07 01:18:28   2332s]               cpu = 0:04:02 real = 0:00:39.0 mem = 5160.7M
[05/07 01:18:28   2332s] OPERPROF: Finished NP-Place at level 1, CPU:242.270, REAL:38.468, MEM:5064.6M, EPOCH TIME: 1746605908.319153
[05/07 01:18:28   2332s] Legalizing MH Cells... 0 / 0 (level 8) on ORCA_TOP
[05/07 01:18:28   2332s] MH packer: No MH instances from GP
[05/07 01:18:28   2332s] 0 (out of 0) MH cells were successfully legalized.
[05/07 01:18:28   2332s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4936.6M, DRC: 0)
[05/07 01:18:28   2333s] no activity file in design. spp won't run.
[05/07 01:18:28   2333s] NP #FI/FS/SF FL/PI: 557/0/419 39967/0
[05/07 01:18:28   2333s] no activity file in design. spp won't run.
[05/07 01:18:28   2334s] OPERPROF: Starting NP-Place at level 1, MEM:5032.6M, EPOCH TIME: 1746605908.885624
[05/07 01:19:19   2641s] Iteration 11: Total net bbox = 8.455e+05 (5.14e+05 3.32e+05)
[05/07 01:19:19   2641s]               Est.  stn bbox = 9.789e+05 (5.88e+05 3.90e+05)
[05/07 01:19:19   2641s]               cpu = 0:05:06 real = 0:00:51.0 mem = 5263.0M
[05/07 01:19:19   2641s] OPERPROF: Finished NP-Place at level 1, CPU:306.420, REAL:50.512, MEM:5167.0M, EPOCH TIME: 1746605959.397684
[05/07 01:19:19   2641s] Legalizing MH Cells... 0 / 0 (level 9) on ORCA_TOP
[05/07 01:19:19   2641s] MH packer: No MH instances from GP
[05/07 01:19:19   2641s] 0 (out of 0) MH cells were successfully legalized.
[05/07 01:19:19   2641s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5039.0M, DRC: 0)
[05/07 01:19:19   2641s] no activity file in design. spp won't run.
[05/07 01:19:19   2641s] NP #FI/FS/SF FL/PI: 557/0/419 39967/0
[05/07 01:19:19   2642s] no activity file in design. spp won't run.
[05/07 01:19:19   2643s] OPERPROF: Starting NP-Place at level 1, MEM:5135.0M, EPOCH TIME: 1746605959.971558
[05/07 01:19:20   2643s] GP RA stats: MHOnly 0 nrInst 39967 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/07 01:19:30   2704s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:5297.1M, EPOCH TIME: 1746605970.465008
[05/07 01:19:30   2704s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.060, REAL:0.054, MEM:5309.1M, EPOCH TIME: 1746605970.519133
[05/07 01:19:30   2704s] Iteration 12: Total net bbox = 8.403e+05 (5.13e+05 3.27e+05)
[05/07 01:19:30   2704s]               Est.  stn bbox = 9.723e+05 (5.87e+05 3.86e+05)
[05/07 01:19:30   2704s]               cpu = 0:01:01 real = 0:00:10.0 mem = 5201.0M
[05/07 01:19:30   2704s] OPERPROF: Finished NP-Place at level 1, CPU:61.490, REAL:10.569, MEM:5073.0M, EPOCH TIME: 1746605970.541045
[05/07 01:19:30   2705s] Legalizing MH Cells... 0 / 0 (level 10) on ORCA_TOP
[05/07 01:19:30   2705s] MH packer: No MH instances from GP
[05/07 01:19:30   2705s] 0 (out of 0) MH cells were successfully legalized.
[05/07 01:19:30   2705s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4945.0M, DRC: 0)
[05/07 01:19:30   2705s] Move report: Timing Driven Placement moves 39967 insts, mean move: 14.59 um, max move: 197.59 um 
[05/07 01:19:30   2705s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC3094_sd_DQ_in_16): (1.37, 421.34) --> (147.10, 369.49)
[05/07 01:19:30   2705s] no activity file in design. spp won't run.
[05/07 01:19:30   2705s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4945.0M, EPOCH TIME: 1746605970.677049
[05/07 01:19:30   2705s] Saved padding area to DB
[05/07 01:19:30   2705s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4945.0M, EPOCH TIME: 1746605970.680733
[05/07 01:19:30   2705s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.020, REAL:0.022, MEM:4945.0M, EPOCH TIME: 1746605970.703049
[05/07 01:19:30   2705s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4945.0M, EPOCH TIME: 1746605970.721730
[05/07 01:19:30   2705s] *Info(CAP): clkGateAware moves 11 insts, mean move: 14.38 um, max move: 30.47 um
[05/07 01:19:30   2705s] *Info(CAP): max move on inst (occ_int2/fast_clk_0_clkgt/u_icg): (24.10, 332.73) --> (50.52, 336.77)
[05/07 01:19:30   2705s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.020, REAL:0.020, MEM:4945.0M, EPOCH TIME: 1746605970.741517
[05/07 01:19:30   2705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2238).
[05/07 01:19:30   2705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:30   2705s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.130, REAL:0.097, MEM:4943.6M, EPOCH TIME: 1746605970.774049
[05/07 01:19:30   2705s] 
[05/07 01:19:30   2705s] Finished Incremental Placement (cpu=0:16:33, real=0:02:48, mem=4943.6M)
[05/07 01:19:30   2705s] Begin: Reorder Scan Chains
[05/07 01:19:30   2705s] INFO: Running scanReorder auto flow in preCTS
[05/07 01:19:30   2705s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:19:30   2705s] Type 'man IMPSC-1001' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:19:30   2705s] Type 'man IMPSC-1001' for more detail.
[05/07 01:19:30   2705s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:19:30   2705s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:19:30   2705s] Start applying DEF ordered sections ...
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/07 01:19:30   2705s] Type 'man IMPSC-1138' for more detail.
[05/07 01:19:30   2705s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/07 01:19:30   2705s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:19:30   2705s] *** Scan Sanity Check Summary:
[05/07 01:19:30   2705s] *** 3 scan chains passed sanity check.
[05/07 01:19:30   2705s] INFO: Auto effort scan reorder.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:19:30   2705s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:19:31   2707s] *** Summary: Scan Reorder within scan chain
[05/07 01:19:31   2707s]         Total scan reorder time: cpu: 0:00:01.6 , real: 0:00:01.0
[05/07 01:19:31   2707s] Successfully reordered 3 scan chains.
[05/07 01:19:31   2707s] Unable to reorder 2 scan chains.
[05/07 01:19:31   2707s] Initial total scan wire length:    44406.296 (floating:    34914.776)
[05/07 01:19:31   2707s] Final   total scan wire length:    42360.926 (floating:    32869.406)
[05/07 01:19:31   2707s] Improvement:     2045.370   percent  4.61 (floating improvement:     2045.370   percent  5.86)
[05/07 01:19:31   2707s] Current max long connection 481.214
[05/07 01:19:31   2707s] *** End of ScanReorder (cpu=0:00:01.8, real=0:00:01.0, mem=5103.6M) ***
[05/07 01:19:31   2707s] *** Summary: Scan Reorder within scan chain
[05/07 01:19:31   2707s] Initial total scan wire length:    44406.296 (floating:    34914.776)
[05/07 01:19:31   2707s] Final   total scan wire length:    42360.926 (floating:    32869.406)
[05/07 01:19:31   2707s] Improvement:     2045.370   percent  4.61 (floating improvement:     2045.370   percent  5.86)
[05/07 01:19:31   2707s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[05/07 01:19:31   2707s] Final   scan reorder max long connection:      481.214
[05/07 01:19:31   2707s] Total net length = 1.454e+06 (9.211e+05 5.330e+05) (ext = 1.762e+04)
[05/07 01:19:31   2707s] *** End of ScanReorder (cpu=0:00:01.8, real=0:00:01.0, mem=5103.6M) ***
[05/07 01:19:31   2707s] End: Reorder Scan Chains
[05/07 01:19:31   2707s] CongRepair sets shifter mode to gplace
[05/07 01:19:31   2707s] TDRefine: refinePlace mode is spiral
[05/07 01:19:31   2707s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5103.6M, EPOCH TIME: 1746605971.640019
[05/07 01:19:31   2707s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5103.6M, EPOCH TIME: 1746605971.640170
[05/07 01:19:31   2707s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5103.6M, EPOCH TIME: 1746605971.640262
[05/07 01:19:31   2707s] Processing tracks to init pin-track alignment.
[05/07 01:19:31   2707s] z: 2, totalTracks: 1
[05/07 01:19:31   2707s] z: 4, totalTracks: 1
[05/07 01:19:31   2707s] z: 6, totalTracks: 1
[05/07 01:19:31   2707s] z: 8, totalTracks: 1
[05/07 01:19:31   2707s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:19:31   2707s] Cell ORCA_TOP LLGs are deleted
[05/07 01:19:31   2707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:31   2707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:31   2707s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:19:31   2707s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:19:31   2707s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5103.6M, EPOCH TIME: 1746605971.690068
[05/07 01:19:31   2707s] Info: 98 insts are soft-fixed.
[05/07 01:19:31   2707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:31   2707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:31   2707s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5103.6M, EPOCH TIME: 1746605971.692721
[05/07 01:19:31   2707s] Max number of tech site patterns supported in site array is 256.
[05/07 01:19:31   2707s] Core basic site is unit
[05/07 01:19:31   2707s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:19:31   2707s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:19:31   2707s] Fast DP-INIT is on for default
[05/07 01:19:31   2707s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:19:31   2707s] SiteArray: use 1,466,368 bytes
[05/07 01:19:31   2707s] SiteArray: current memory after site array memory allocation 5137.0M
[05/07 01:19:31   2707s] SiteArray: FP blocked sites are writable
[05/07 01:19:31   2707s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:19:31   2707s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:19:31   2707s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:19:31   2707s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5137.0M, EPOCH TIME: 1746605971.803091
[05/07 01:19:31   2707s] Process 988 wires and vias for routing blockage analysis
[05/07 01:19:31   2707s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.030, REAL:0.019, MEM:5137.0M, EPOCH TIME: 1746605971.821836
[05/07 01:19:31   2707s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:19:31   2707s] Atter site array init, number of instance map data is 0.
[05/07 01:19:31   2707s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.260, REAL:0.142, MEM:5137.0M, EPOCH TIME: 1746605971.834842
[05/07 01:19:31   2707s] 
[05/07 01:19:31   2707s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:19:31   2707s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:19:31   2707s] OPERPROF:         Starting CMU at level 5, MEM:5137.0M, EPOCH TIME: 1746605971.896967
[05/07 01:19:31   2707s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.009, MEM:5137.0M, EPOCH TIME: 1746605971.905633
[05/07 01:19:31   2707s] 
[05/07 01:19:31   2707s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:19:31   2707s] Info: 98 insts are soft-fixed.
[05/07 01:19:31   2707s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.370, REAL:0.233, MEM:5137.0M, EPOCH TIME: 1746605971.922724
[05/07 01:19:31   2707s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5137.0M, EPOCH TIME: 1746605971.922869
[05/07 01:19:31   2707s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:5137.0M, EPOCH TIME: 1746605971.923533
[05/07 01:19:31   2707s] 
[05/07 01:19:31   2707s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=5137.0MB).
[05/07 01:19:31   2707s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.470, REAL:0.336, MEM:5137.0M, EPOCH TIME: 1746605971.976250
[05/07 01:19:31   2707s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.470, REAL:0.336, MEM:5137.0M, EPOCH TIME: 1746605971.976330
[05/07 01:19:31   2707s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.3
[05/07 01:19:31   2707s] OPERPROF:   Starting Refine-Place at level 2, MEM:5137.0M, EPOCH TIME: 1746605971.984866
[05/07 01:19:31   2707s] *** Starting refinePlace (0:45:09 mem=5137.0M) ***
[05/07 01:19:32   2707s] Total net bbox length = 8.712e+05 (5.373e+05 3.340e+05) (ext = 1.258e+04)
[05/07 01:19:32   2707s] 
[05/07 01:19:32   2707s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:19:32   2707s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:19:32   2707s] Info: 98 insts are soft-fixed.
[05/07 01:19:32   2707s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:19:32   2707s] 
[05/07 01:19:32   2707s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:19:32   2707s] 
[05/07 01:19:32   2707s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:19:32   2707s] 
[05/07 01:19:32   2707s]  === Spiral for Logical I: (movable: 36) ===
[05/07 01:19:32   2707s] 
[05/07 01:19:32   2707s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:19:32   2707s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:19:32   2707s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/07 01:19:32   2707s] Found at least one Level-Shifter 'ls_out_61_test_so1' to be placed in gplace mode
[05/07 01:19:32   2707s] Found 1 hard placement blockage before merging.
[05/07 01:19:32   2707s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:19:32   2707s] Zone map added 1 placement blockage(s) after merging.
[05/07 01:19:32   2707s]   [CPU] ZoneMap creation: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:32   2707s]   floorplan box (0.000 0.000)(982.528 593.712) regBox (10.032 10.032)(972.496 583.680)
[05/07 01:19:32   2707s]     [CPU] spiCollectShifters: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:32   2707s]     [CPU] spiCollectConnects: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:32   2707s]     [CPU] spiCollectAttracts: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:32   2707s]   [CPU] NetListStuff: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:32   2707s]   [CPU] ProcessDomains: (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:32   2707s] 98 shifters were already placed.
[05/07 01:19:32   2707s] 98 shifters have been successfully placed.
[05/07 01:19:32   2707s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:19:32   2707s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:19:32   2707s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:5137.0M, EPOCH TIME: 1746605972.164878
[05/07 01:19:32   2707s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.002, MEM:5137.0M, EPOCH TIME: 1746605972.166852
[05/07 01:19:32   2707s] Set min layer with default ( 2 )
[05/07 01:19:32   2707s] Set max layer with default ( 127 )
[05/07 01:19:32   2707s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:32   2707s] Min route layer (adjusted) = 2
[05/07 01:19:32   2707s] Max route layer (adjusted) = 10
[05/07 01:19:32   2707s] Set min layer with default ( 2 )
[05/07 01:19:32   2707s] Set max layer with default ( 127 )
[05/07 01:19:32   2707s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:32   2707s] Min route layer (adjusted) = 2
[05/07 01:19:32   2707s] Max route layer (adjusted) = 10
[05/07 01:19:32   2707s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:5137.0M, EPOCH TIME: 1746605972.187919
[05/07 01:19:32   2707s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.002, MEM:5137.0M, EPOCH TIME: 1746605972.189679
[05/07 01:19:32   2707s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5137.0M, EPOCH TIME: 1746605972.189815
[05/07 01:19:32   2707s] Starting refinePlace ...
[05/07 01:19:32   2707s] Set min layer with default ( 2 )
[05/07 01:19:32   2707s] Set max layer with default ( 127 )
[05/07 01:19:32   2707s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:32   2707s] Min route layer (adjusted) = 2
[05/07 01:19:32   2707s] Max route layer (adjusted) = 10
[05/07 01:19:32   2708s] Set min layer with default ( 2 )
[05/07 01:19:32   2708s] Set max layer with default ( 127 )
[05/07 01:19:32   2708s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:32   2708s] Min route layer (adjusted) = 2
[05/07 01:19:32   2708s] Max route layer (adjusted) = 10
[05/07 01:19:32   2708s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:19:32   2708s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:19:32   2708s] DDP markSite nrRow 104 nrJob 104
[05/07 01:19:32   2708s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:19:32   2708s] ** Cut row section cpu time 0:00:00.0.
[05/07 01:19:32   2708s]  ** Cut row section real time 0:00:00.0.
[05/07 01:19:32   2708s]  DDP initSite1 nrRow 355 nrJob 355
[05/07 01:19:32   2708s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:19:32   2708s] DDP markSite nrRow 355 nrJob 355
[05/07 01:19:32   2708s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:19:32   2708s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:19:32   2708s]  ** Cut row section real time 0:00:00.0.
[05/07 01:19:32   2708s]    Spread Effort: high, pre-route mode, useDDP on.
[05/07 01:19:33   2711s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:01.0, mem=5105.0MB) @(0:45:09 - 0:45:12).
[05/07 01:19:33   2711s] Move report: preRPlace moves 40059 insts, mean move: 0.11 um, max move: 6.88 um 
[05/07 01:19:33   2711s] 	Max move on inst (I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_): (400.36, 183.37) --> (399.61, 177.23)
[05/07 01:19:33   2711s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFARX1_RVT, constraint:Fence
[05/07 01:19:33   2711s] 	Violation at original loc: Placement Blockage Violation
[05/07 01:19:33   2711s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5105.0M, EPOCH TIME: 1746605973.020923
[05/07 01:19:33   2711s] Tweakage: fix icg 0, fix clk 0.
[05/07 01:19:33   2711s] Tweakage: density cost 0, scale 0.4.
[05/07 01:19:33   2711s] Tweakage: activity cost 0, scale 1.0.
[05/07 01:19:33   2711s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5233.0M, EPOCH TIME: 1746605973.164569
[05/07 01:19:33   2711s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:5233.0M, EPOCH TIME: 1746605973.219891
[05/07 01:19:33   2711s] Tweakage perm 2332 insts, flip 17637 insts.
[05/07 01:19:33   2712s] Tweakage perm 1349 insts, flip 1984 insts.
[05/07 01:19:34   2713s] Tweakage perm 370 insts, flip 266 insts.
[05/07 01:19:34   2714s] Tweakage perm 57 insts, flip 56 insts.
[05/07 01:19:35   2715s] Tweakage perm 683 insts, flip 2339 insts.
[05/07 01:19:36   2716s] Tweakage perm 80 insts, flip 148 insts.
[05/07 01:19:36   2716s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:5.580, REAL:2.919, MEM:5233.0M, EPOCH TIME: 1746605976.138470
[05/07 01:19:36   2716s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:5233.0M, EPOCH TIME: 1746605976.180168
[05/07 01:19:36   2716s] Tweakage perm 104 insts, flip 744 insts.
[05/07 01:19:36   2716s] Tweakage perm 31 insts, flip 48 insts.
[05/07 01:19:36   2716s] Tweakage perm 10 insts, flip 6 insts.
[05/07 01:19:36   2717s] Tweakage perm 3 insts, flip 1 insts.
[05/07 01:19:36   2717s] Tweakage perm 27 insts, flip 88 insts.
[05/07 01:19:36   2717s] Tweakage perm 4 insts, flip 7 insts.
[05/07 01:19:36   2717s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.710, REAL:0.342, MEM:5233.0M, EPOCH TIME: 1746605976.522448
[05/07 01:19:36   2717s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:6.400, REAL:3.359, MEM:5233.0M, EPOCH TIME: 1746605976.523976
[05/07 01:19:36   2717s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:6.590, REAL:3.555, MEM:5137.0M, EPOCH TIME: 1746605976.576136
[05/07 01:19:36   2717s] Move report: Congestion aware Tweak moves 5229 insts, mean move: 2.36 um, max move: 42.56 um 
[05/07 01:19:36   2717s] 	Max move on inst (I_CONTEXT_MEM/icc_clock31): (412.68, 499.93) --> (455.24, 499.93)
[05/07 01:19:36   2717s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:06.6, real=0:00:03.0, mem=5137.0mb) @(0:45:12 - 0:45:19).
[05/07 01:19:36   2717s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:19:36   2717s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:19:36   2717s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:19:36   2717s] 
[05/07 01:19:36   2717s]  === Spiral for Logical I: (movable: 2158) ===
[05/07 01:19:36   2717s] 
[05/07 01:19:36   2717s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:19:36   2717s] 
[05/07 01:19:36   2717s]  === Spiral for Logical I: (movable: 161) ===
[05/07 01:19:36   2717s] 
[05/07 01:19:36   2717s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:19:36   2718s] 
[05/07 01:19:36   2718s]  === Spiral for Logical I: (movable: 38067) ===
[05/07 01:19:36   2718s] 
[05/07 01:19:36   2718s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:19:37   2721s] 
[05/07 01:19:37   2721s]  Info: 0 filler has been deleted!
[05/07 01:19:37   2721s] Move report: legalization moves 6 insts, mean move: 2.10 um, max move: 5.02 um spiral
[05/07 01:19:37   2721s] 	Max move on inst (I_RISC_CORE/xoendcap_DCAP_HVT_134): (419.22, 172.22) --> (417.54, 168.87)
[05/07 01:19:37   2721s] [CPU] RefinePlace/Spiral (cpu=0:00:01.6, real=0:00:01.0)
[05/07 01:19:37   2721s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:19:37   2721s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:01.0, mem=5105.0MB) @(0:45:19 - 0:45:22).
[05/07 01:19:37   2721s] Move report: Detail placement moves 40065 insts, mean move: 0.41 um, max move: 42.56 um 
[05/07 01:19:37   2721s] 	Max move on inst (I_CONTEXT_MEM/icc_clock31): (412.69, 499.92) --> (455.24, 499.93)
[05/07 01:19:37   2721s] 	Runtime: CPU: 0:00:13.2 REAL: 0:00:05.0 MEM: 5105.0MB
[05/07 01:19:37   2721s] Statistics of distance of Instance movement in refine placement:
[05/07 01:19:37   2721s]   maximum (X+Y) =        42.56 um
[05/07 01:19:37   2721s]   inst (I_CONTEXT_MEM/icc_clock31) with max move: (412.686, 499.923) -> (455.24, 499.928)
[05/07 01:19:37   2721s]   mean    (X+Y) =         0.41 um
[05/07 01:19:37   2721s] Total instances flipped for legalization: 4
[05/07 01:19:37   2721s] Summary Report:
[05/07 01:19:37   2721s] Instances move: 40065 (out of 40484 movable)
[05/07 01:19:37   2721s] Instances flipped: 4
[05/07 01:19:37   2721s] Mean displacement: 0.41 um
[05/07 01:19:37   2721s] Max displacement: 42.56 um (Instance: I_CONTEXT_MEM/icc_clock31) (412.686, 499.923) -> (455.24, 499.928)
[05/07 01:19:37   2721s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: TIEH_HVT
[05/07 01:19:37   2721s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:19:37   2721s] Total instances moved : 40065
[05/07 01:19:37   2721s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:13.200, REAL:5.788, MEM:5105.0M, EPOCH TIME: 1746605977.977417
[05/07 01:19:38   2721s] Total net bbox length = 8.269e+05 (4.932e+05 3.338e+05) (ext = 1.273e+04)
[05/07 01:19:38   2721s] Runtime: CPU: 0:00:13.4 REAL: 0:00:06.0 MEM: 5105.0MB
[05/07 01:19:38   2721s] [CPU] RefinePlace/total (cpu=0:00:13.4, real=0:00:06.0, mem=5105.0MB) @(0:45:09 - 0:45:22).
[05/07 01:19:38   2721s] *** Finished refinePlace (0:45:22 mem=5105.0M) ***
[05/07 01:19:38   2721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.3
[05/07 01:19:38   2721s] OPERPROF:   Finished Refine-Place at level 2, CPU:13.450, REAL:6.026, MEM:5105.0M, EPOCH TIME: 1746605978.010972
[05/07 01:19:38   2721s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5105.0M, EPOCH TIME: 1746605978.011101
[05/07 01:19:38   2721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42624).
[05/07 01:19:38   2721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:38   2721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:38   2721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:38   2721s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.460, REAL:0.193, MEM:4883.0M, EPOCH TIME: 1746605978.203801
[05/07 01:19:38   2721s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:14.390, REAL:6.564, MEM:4883.0M, EPOCH TIME: 1746605978.204046
[05/07 01:19:38   2721s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4883.0M, EPOCH TIME: 1746605978.204321
[05/07 01:19:38   2721s] Starting Early Global Route congestion estimation: mem = 4883.0M
[05/07 01:19:38   2721s] (I)      Initializing eGR engine (regular)
[05/07 01:19:38   2721s] Set min layer with default ( 2 )
[05/07 01:19:38   2721s] Set max layer with default ( 127 )
[05/07 01:19:38   2721s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:38   2721s] Min route layer (adjusted) = 2
[05/07 01:19:38   2721s] Max route layer (adjusted) = 10
[05/07 01:19:38   2721s] (I)      clean place blk overflow:
[05/07 01:19:38   2721s] (I)      H : enabled 1.00 0
[05/07 01:19:38   2721s] (I)      V : enabled 1.00 0
[05/07 01:19:38   2721s] (I)      Initializing eGR engine (regular)
[05/07 01:19:38   2721s] Set min layer with default ( 2 )
[05/07 01:19:38   2721s] Set max layer with default ( 127 )
[05/07 01:19:38   2721s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:38   2721s] Min route layer (adjusted) = 2
[05/07 01:19:38   2721s] Max route layer (adjusted) = 10
[05/07 01:19:38   2721s] (I)      clean place blk overflow:
[05/07 01:19:38   2721s] (I)      H : enabled 1.00 0
[05/07 01:19:38   2721s] (I)      V : enabled 1.00 0
[05/07 01:19:38   2721s] (I)      Started Early Global Route kernel ( Curr Mem: 4.60 MB )
[05/07 01:19:38   2721s] (I)      Running eGR Regular flow
[05/07 01:19:38   2721s] (I)      # wire layers (front) : 11
[05/07 01:19:38   2721s] (I)      # wire layers (back)  : 0
[05/07 01:19:38   2721s] (I)      min wire layer : 1
[05/07 01:19:38   2721s] (I)      max wire layer : 10
[05/07 01:19:38   2721s] (I)      # cut layers (front) : 10
[05/07 01:19:38   2721s] (I)      # cut layers (back)  : 0
[05/07 01:19:38   2721s] (I)      min cut layer : 1
[05/07 01:19:38   2721s] (I)      max cut layer : 9
[05/07 01:19:38   2721s] (I)      =================================== Layers ===================================
[05/07 01:19:38   2721s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:19:38   2721s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:19:38   2721s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:19:38   2721s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:19:38   2721s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:19:38   2721s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:19:38   2721s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:19:38   2721s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:19:38   2721s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:19:38   2721s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:19:38   2721s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:19:38   2721s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:19:38   2721s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:19:38   2721s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:19:38   2721s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:19:38   2721s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:19:38   2721s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:19:38   2721s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:19:38   2721s] (I)      Started Import and model ( Curr Mem: 4.60 MB )
[05/07 01:19:38   2721s] (I)      == Non-default Options ==
[05/07 01:19:38   2721s] (I)      Maximum routing layer                              : 10
[05/07 01:19:38   2721s] (I)      Top routing layer                                  : 10
[05/07 01:19:38   2721s] (I)      Number of threads                                  : 8
[05/07 01:19:38   2721s] (I)      Route tie net to shape                             : auto
[05/07 01:19:38   2721s] (I)      Use non-blocking free Dbs wires                    : false
[05/07 01:19:38   2721s] (I)      Method to set GCell size                           : row
[05/07 01:19:38   2721s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:19:38   2721s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:19:38   2722s] (I)      ============== Pin Summary ==============
[05/07 01:19:38   2722s] (I)      +-------+--------+---------+------------+
[05/07 01:19:38   2722s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:19:38   2722s] (I)      +-------+--------+---------+------------+
[05/07 01:19:38   2722s] (I)      |     1 | 161238 |  100.00 |        Pin |
[05/07 01:19:38   2722s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:19:38   2722s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:19:38   2722s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:19:38   2722s] (I)      +-------+--------+---------+------------+
[05/07 01:19:38   2722s] (I)      Use row-based GCell size
[05/07 01:19:38   2722s] (I)      Use row-based GCell align
[05/07 01:19:38   2722s] (I)      layer 0 area = 10000
[05/07 01:19:38   2722s] (I)      layer 1 area = 16000
[05/07 01:19:38   2722s] (I)      layer 2 area = 16000
[05/07 01:19:38   2722s] (I)      layer 3 area = 16000
[05/07 01:19:38   2722s] (I)      layer 4 area = 16000
[05/07 01:19:38   2722s] (I)      layer 5 area = 16000
[05/07 01:19:38   2722s] (I)      layer 6 area = 16000
[05/07 01:19:38   2722s] (I)      layer 7 area = 16000
[05/07 01:19:38   2722s] (I)      layer 8 area = 55000
[05/07 01:19:38   2722s] (I)      layer 9 area = 4000000
[05/07 01:19:38   2722s] (I)      GCell unit size   : 1672
[05/07 01:19:38   2722s] (I)      GCell multiplier  : 1
[05/07 01:19:38   2722s] (I)      GCell row height  : 1672
[05/07 01:19:38   2722s] (I)      Actual row height : 1672
[05/07 01:19:38   2722s] (I)      GCell align ref   : 10032 10032
[05/07 01:19:38   2722s] [NR-eGR] Track table information for default rule: 
[05/07 01:19:38   2722s] [NR-eGR] M1 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M2 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M3 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M4 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M5 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M6 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M7 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M8 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] M9 has single uniform track structure
[05/07 01:19:38   2722s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:19:38   2722s] (I)      ============== Default via ===============
[05/07 01:19:38   2722s] (I)      +---+------------------+-----------------+
[05/07 01:19:38   2722s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:19:38   2722s] (I)      +---+------------------+-----------------+
[05/07 01:19:38   2722s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:19:38   2722s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:19:38   2722s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:19:38   2722s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:19:38   2722s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:19:38   2722s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:19:38   2722s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:19:38   2722s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:19:38   2722s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:19:38   2722s] (I)      +---+------------------+-----------------+
[05/07 01:19:38   2722s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:19:38   2722s] [NR-eGR] Read 99082 PG shapes
[05/07 01:19:38   2722s] [NR-eGR] Read 0 clock shapes
[05/07 01:19:38   2722s] [NR-eGR] Read 0 other shapes
[05/07 01:19:38   2722s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:19:38   2722s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:19:38   2722s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:19:38   2722s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:19:38   2722s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:19:38   2722s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:19:38   2722s] [NR-eGR] #Other Blockages    : 0
[05/07 01:19:38   2722s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:19:38   2722s] (I)      Custom ignore net properties:
[05/07 01:19:38   2722s] (I)      1 : NotLegal
[05/07 01:19:38   2722s] (I)      Default ignore net properties:
[05/07 01:19:38   2722s] (I)      1 : Special
[05/07 01:19:38   2722s] (I)      2 : Analog
[05/07 01:19:38   2722s] (I)      3 : Fixed
[05/07 01:19:38   2722s] (I)      4 : Skipped
[05/07 01:19:38   2722s] (I)      5 : MixedSignal
[05/07 01:19:38   2722s] (I)      Prerouted net properties:
[05/07 01:19:38   2722s] (I)      1 : NotLegal
[05/07 01:19:38   2722s] (I)      2 : Special
[05/07 01:19:38   2722s] (I)      3 : Analog
[05/07 01:19:38   2722s] (I)      4 : Fixed
[05/07 01:19:38   2722s] (I)      5 : Skipped
[05/07 01:19:38   2722s] (I)      6 : MixedSignal
[05/07 01:19:38   2722s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:19:38   2722s] [NR-eGR] #prerouted nets         : 0
[05/07 01:19:38   2722s] [NR-eGR] #prerouted special nets : 0
[05/07 01:19:38   2722s] [NR-eGR] #prerouted wires        : 0
[05/07 01:19:38   2722s] [NR-eGR] Read 43070 nets ( ignored 0 )
[05/07 01:19:38   2722s] (I)        Front-side 43070 ( ignored 0 )
[05/07 01:19:38   2722s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:19:38   2722s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:19:38   2722s] (I)      Reading macro buffers
[05/07 01:19:38   2722s] (I)      Number of macros with buffers: 0
[05/07 01:19:38   2722s] (I)      early_global_route_priority property id does not exist.
[05/07 01:19:38   2722s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:19:38   2722s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:19:38   2722s] (I)      Number of ignored nets                =      0
[05/07 01:19:38   2722s] (I)      Number of connected nets              =      0
[05/07 01:19:38   2722s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:19:38   2722s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:19:38   2722s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:19:38   2722s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:19:38   2722s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:19:38   2722s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:19:38   2722s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:19:38   2722s] [NR-eGR] There are 88 clock nets ( 0 with NDR ).
[05/07 01:19:38   2722s] (I)      Ndr track 0 does not exist
[05/07 01:19:38   2722s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:19:38   2722s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:19:38   2722s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:19:38   2722s] (I)      Site width          :   152  (dbu)
[05/07 01:19:38   2722s] (I)      Row height          :  1672  (dbu)
[05/07 01:19:38   2722s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:19:38   2722s] (I)      GCell width         :  1672  (dbu)
[05/07 01:19:38   2722s] (I)      GCell height        :  1672  (dbu)
[05/07 01:19:38   2722s] (I)      Grid                :   588   356    10
[05/07 01:19:38   2722s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:19:38   2722s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:19:38   2722s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:19:38   2722s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:19:38   2722s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:19:38   2722s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:19:38   2722s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:19:38   2722s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:19:38   2722s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:19:38   2722s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:19:38   2722s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:19:38   2722s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:19:38   2722s] (I)      --------------------------------------------------------
[05/07 01:19:38   2722s] 
[05/07 01:19:38   2722s] [NR-eGR] ============ Routing rule table ============
[05/07 01:19:38   2722s] [NR-eGR] Rule id: 0  Nets: 43070
[05/07 01:19:38   2722s] [NR-eGR] ========================================
[05/07 01:19:38   2722s] [NR-eGR] 
[05/07 01:19:38   2722s] (I)      ======== NDR :  =========
[05/07 01:19:38   2722s] (I)      +--------------+--------+
[05/07 01:19:38   2722s] (I)      |           ID |      0 |
[05/07 01:19:38   2722s] (I)      |         Name |        |
[05/07 01:19:38   2722s] (I)      |      Default |    yes |
[05/07 01:19:38   2722s] (I)      |  Clk Special |     no |
[05/07 01:19:38   2722s] (I)      | Hard spacing |     no |
[05/07 01:19:38   2722s] (I)      |    NDR track | (none) |
[05/07 01:19:38   2722s] (I)      |      NDR via | (none) |
[05/07 01:19:38   2722s] (I)      |  Extra space |      0 |
[05/07 01:19:38   2722s] (I)      |      Shields |      0 |
[05/07 01:19:38   2722s] (I)      |   Demand (H) |      1 |
[05/07 01:19:38   2722s] (I)      |   Demand (V) |      1 |
[05/07 01:19:38   2722s] (I)      |        #Nets |  43070 |
[05/07 01:19:38   2722s] (I)      +--------------+--------+
[05/07 01:19:38   2722s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:19:38   2722s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:19:38   2722s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:19:38   2722s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:19:38   2722s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:19:38   2722s] (I)      =============== Blocked Tracks ===============
[05/07 01:19:38   2722s] (I)      +-------+---------+----------+---------------+
[05/07 01:19:38   2722s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:19:38   2722s] (I)      +-------+---------+----------+---------------+
[05/07 01:19:38   2722s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:19:38   2722s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:19:38   2722s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:19:38   2722s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:19:38   2722s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:19:38   2722s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:19:38   2722s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:19:38   2722s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:19:38   2722s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:19:38   2722s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:19:38   2722s] (I)      +-------+---------+----------+---------------+
[05/07 01:19:38   2722s] (I)      Finished Import and model ( CPU: 0.67 sec, Real: 0.65 sec, Curr Mem: 4.63 MB )
[05/07 01:19:38   2722s] (I)      Reset routing kernel
[05/07 01:19:38   2722s] (I)      Started Global Routing ( Curr Mem: 4.63 MB )
[05/07 01:19:38   2722s] (I)      totalPins=163277  totalGlobalPin=159681 (97.80%)
[05/07 01:19:38   2722s] (I)      ================= Net Group Info =================
[05/07 01:19:38   2722s] (I)      +----+----------------+--------------+-----------+
[05/07 01:19:38   2722s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:19:38   2722s] (I)      +----+----------------+--------------+-----------+
[05/07 01:19:38   2722s] (I)      |  1 |          43070 |        M2(2) |  MRDL(10) |
[05/07 01:19:38   2722s] (I)      +----+----------------+--------------+-----------+
[05/07 01:19:39   2722s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:19:39   2722s] (I)      total 2D Demand : 3465 = (0 H, 3465 V)
[05/07 01:19:39   2722s] (I)      #blocked GCells = 0
[05/07 01:19:39   2722s] (I)      #regions = 1
[05/07 01:19:39   2722s] (I)      Adjusted 0 GCells for pin access
[05/07 01:19:39   2722s] [NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[05/07 01:19:39   2722s] (I)      
[05/07 01:19:39   2722s] (I)      ============  Phase 1a Route ============
[05/07 01:19:39   2724s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:19:39   2724s] (I)      Usage: 543203 = (319230 H, 223973 V) = (22.69% H, 7.72% V) = (5.338e+05um H, 3.745e+05um V)
[05/07 01:19:39   2724s] (I)      
[05/07 01:19:39   2724s] (I)      ============  Phase 1b Route ============
[05/07 01:19:39   2724s] (I)      Usage: 543621 = (319336 H, 224285 V) = (22.70% H, 7.73% V) = (5.339e+05um H, 3.750e+05um V)
[05/07 01:19:39   2724s] (I)      Overflow of layer group 1: 1.50% H + 0.03% V. EstWL: 9.089343e+05um
[05/07 01:19:39   2724s] (I)      Congestion metric : 2.82%H 0.07%V, 2.89%HV
[05/07 01:19:39   2724s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:19:39   2724s] (I)      
[05/07 01:19:39   2724s] (I)      ============  Phase 1c Route ============
[05/07 01:19:39   2724s] (I)      Level2 Grid: 118 x 72
[05/07 01:19:39   2724s] (I)      Usage: 543964 = (319346 H, 224618 V) = (22.70% H, 7.75% V) = (5.339e+05um H, 3.756e+05um V)
[05/07 01:19:39   2724s] (I)      
[05/07 01:19:39   2724s] (I)      ============  Phase 1d Route ============
[05/07 01:19:40   2725s] (I)      Usage: 545041 = (319424 H, 225617 V) = (22.70% H, 7.78% V) = (5.341e+05um H, 3.772e+05um V)
[05/07 01:19:40   2725s] (I)      
[05/07 01:19:40   2725s] (I)      ============  Phase 1e Route ============
[05/07 01:19:40   2725s] (I)      Usage: 545041 = (319424 H, 225617 V) = (22.70% H, 7.78% V) = (5.341e+05um H, 3.772e+05um V)
[05/07 01:19:40   2725s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.113086e+05um
[05/07 01:19:40   2725s] (I)      
[05/07 01:19:40   2725s] (I)      ============  Phase 1l Route ============
[05/07 01:19:40   2726s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:19:40   2726s] (I)      Layer  2:    1347431    172358       303      905861     1390279    (39.45%) 
[05/07 01:19:40   2726s] (I)      Layer  3:     676010    214978      1373      458188      691158    (39.87%) 
[05/07 01:19:40   2726s] (I)      Layer  4:     663200     88437        39      454866      693204    (39.62%) 
[05/07 01:19:40   2726s] (I)      Layer  5:     331990     84847       340      225712      348961    (39.28%) 
[05/07 01:19:40   2726s] (I)      Layer  6:     558126     26521        45           0      574035    ( 0.00%) 
[05/07 01:19:40   2726s] (I)      Layer  7:     257120     36103       364       15438      271898    ( 5.37%) 
[05/07 01:19:40   2726s] (I)      Layer  8:     261861      1458         2       23418      263600    ( 8.16%) 
[05/07 01:19:40   2726s] (I)      Layer  9:     143228      3576         2       45199       98469    (31.46%) 
[05/07 01:19:40   2726s] (I)      Layer 10:      71355         3         0       47226       24528    (65.82%) 
[05/07 01:19:40   2726s] (I)      Total:       4310321    628281      2468     2175906     4356129    (33.31%) 
[05/07 01:19:40   2726s] (I)      
[05/07 01:19:40   2726s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:19:40   2726s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:19:40   2726s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:19:40   2726s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:19:40   2726s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:19:40   2726s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:19:40   2726s] [NR-eGR]      M2 ( 2)       190( 0.15%)        18( 0.01%)   ( 0.16%) 
[05/07 01:19:40   2726s] [NR-eGR]      M3 ( 3)      1086( 0.86%)        30( 0.02%)   ( 0.89%) 
[05/07 01:19:40   2726s] [NR-eGR]      M4 ( 4)        31( 0.02%)         2( 0.00%)   ( 0.03%) 
[05/07 01:19:40   2726s] [NR-eGR]      M5 ( 5)       313( 0.25%)         4( 0.00%)   ( 0.25%) 
[05/07 01:19:40   2726s] [NR-eGR]      M6 ( 6)        35( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/07 01:19:40   2726s] [NR-eGR]      M7 ( 7)       270( 0.14%)        21( 0.01%)   ( 0.15%) 
[05/07 01:19:40   2726s] [NR-eGR]      M8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:19:40   2726s] [NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:19:40   2726s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:19:40   2726s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:19:40   2726s] [NR-eGR]        Total      1929( 0.15%)        75( 0.01%)   ( 0.15%) 
[05/07 01:19:40   2726s] [NR-eGR] 
[05/07 01:19:40   2726s] (I)      Finished Global Routing ( CPU: 4.33 sec, Real: 1.66 sec, Curr Mem: 4.64 MB )
[05/07 01:19:40   2726s] (I)      Updating congestion map
[05/07 01:19:40   2726s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:19:40   2726s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[05/07 01:19:40   2726s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.08 sec, Real: 2.38 sec, Curr Mem: 4.63 MB )
[05/07 01:19:40   2726s] Early Global Route congestion estimation runtime: 2.46 seconds, mem = 4895.2M
[05/07 01:19:40   2726s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.150, REAL:2.458, MEM:4895.2M, EPOCH TIME: 1746605980.662368
[05/07 01:19:40   2726s] OPERPROF: Starting HotSpotCal at level 1, MEM:4895.2M, EPOCH TIME: 1746605980.662439
[05/07 01:19:40   2726s] [hotspot] +------------+---------------+---------------+
[05/07 01:19:40   2726s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:19:40   2726s] [hotspot] +------------+---------------+---------------+
[05/07 01:19:40   2726s] [hotspot] | normalized |          0.26 |          0.26 |
[05/07 01:19:40   2726s] [hotspot] +------------+---------------+---------------+
[05/07 01:19:40   2726s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[05/07 01:19:40   2726s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[05/07 01:19:40   2726s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:19:40   2726s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:19:40   2726s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:19:40   2726s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:19:40   2726s] [hotspot] |  1  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[05/07 01:19:40   2726s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:19:40   2726s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.022, MEM:4895.2M, EPOCH TIME: 1746605980.684291
[05/07 01:19:40   2726s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4895.2M, EPOCH TIME: 1746605980.688495
[05/07 01:19:40   2726s] Starting Early Global Route wiring: mem = 4895.2M
[05/07 01:19:40   2726s] (I)      Running track assignment and export wires
[05/07 01:19:40   2726s] (I)      Delete wires for 43070 nets 
[05/07 01:19:40   2726s] (I)      ============= Track Assignment ============
[05/07 01:19:40   2726s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.63 MB )
[05/07 01:19:40   2726s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:19:40   2727s] (I)      Run Multi-thread track assignment
[05/07 01:19:41   2729s] (I)      Finished Track Assignment (8T) ( CPU: 2.29 sec, Real: 0.36 sec, Curr Mem: 4.66 MB )
[05/07 01:19:41   2729s] (I)      Started Export ( Curr Mem: 4.66 MB )
[05/07 01:19:41   2729s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:19:41   2730s] [NR-eGR] Total eGR-routed clock nets wire length: 23996um, number of vias: 11195
[05/07 01:19:41   2730s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:19:41   2730s] [NR-eGR]               Length (um)    Vias 
[05/07 01:19:41   2730s] [NR-eGR] ----------------------------------
[05/07 01:19:41   2730s] [NR-eGR]  M1    (1H)             0  163058 
[05/07 01:19:41   2730s] [NR-eGR]  M2    (2V)        228388  219834 
[05/07 01:19:41   2730s] [NR-eGR]  M3    (3H)        337875   67725 
[05/07 01:19:41   2730s] [NR-eGR]  M4    (4V)        138680   15212 
[05/07 01:19:41   2730s] [NR-eGR]  M5    (5H)        140088    3880 
[05/07 01:19:41   2730s] [NR-eGR]  M6    (6V)         43194    2106 
[05/07 01:19:41   2730s] [NR-eGR]  M7    (7H)         60433     351 
[05/07 01:19:41   2730s] [NR-eGR]  M8    (8V)          2511     127 
[05/07 01:19:41   2730s] [NR-eGR]  M9    (9H)          6022       2 
[05/07 01:19:41   2730s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:19:41   2730s] [NR-eGR] ----------------------------------
[05/07 01:19:41   2730s] [NR-eGR]        Total       957195  472295 
[05/07 01:19:41   2730s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:19:41   2730s] [NR-eGR] Total half perimeter of net bounding box: 826941um
[05/07 01:19:41   2730s] [NR-eGR] Total length: 957195um, number of vias: 472295
[05/07 01:19:41   2730s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:19:41   2730s] (I)      == Layer wire length by net rule ==
[05/07 01:19:41   2730s] (I)                     Default 
[05/07 01:19:41   2730s] (I)      -----------------------
[05/07 01:19:41   2730s] (I)       M1    (1H)        0um 
[05/07 01:19:41   2730s] (I)       M2    (2V)   228388um 
[05/07 01:19:41   2730s] (I)       M3    (3H)   337875um 
[05/07 01:19:41   2730s] (I)       M4    (4V)   138680um 
[05/07 01:19:41   2730s] (I)       M5    (5H)   140088um 
[05/07 01:19:41   2730s] (I)       M6    (6V)    43194um 
[05/07 01:19:41   2730s] (I)       M7    (7H)    60433um 
[05/07 01:19:41   2730s] (I)       M8    (8V)     2511um 
[05/07 01:19:41   2730s] (I)       M9    (9H)     6022um 
[05/07 01:19:41   2730s] (I)       MRDL  (10V)       5um 
[05/07 01:19:41   2730s] (I)      -----------------------
[05/07 01:19:41   2730s] (I)             Total  957195um 
[05/07 01:19:41   2730s] (I)      == Layer via count by net rule ==
[05/07 01:19:41   2730s] (I)                    Default 
[05/07 01:19:41   2730s] (I)      ----------------------
[05/07 01:19:41   2730s] (I)       M1    (1H)    163058 
[05/07 01:19:41   2730s] (I)       M2    (2V)    219834 
[05/07 01:19:41   2730s] (I)       M3    (3H)     67725 
[05/07 01:19:41   2730s] (I)       M4    (4V)     15212 
[05/07 01:19:41   2730s] (I)       M5    (5H)      3880 
[05/07 01:19:41   2730s] (I)       M6    (6V)      2106 
[05/07 01:19:41   2730s] (I)       M7    (7H)       351 
[05/07 01:19:41   2730s] (I)       M8    (8V)       127 
[05/07 01:19:41   2730s] (I)       M9    (9H)         2 
[05/07 01:19:41   2730s] (I)       MRDL  (10V)        0 
[05/07 01:19:41   2730s] (I)      ----------------------
[05/07 01:19:41   2730s] (I)             Total   472295 
[05/07 01:19:41   2730s] (I)      Finished Export ( CPU: 1.40 sec, Real: 0.55 sec, Curr Mem: 4.66 MB )
[05/07 01:19:41   2730s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:19:41   2730s] (I)      Global routing data unavailable, rerun eGR
[05/07 01:19:41   2730s] (I)      Initializing eGR engine (regular)
[05/07 01:19:41   2730s] Set min layer with default ( 2 )
[05/07 01:19:41   2730s] Set max layer with default ( 127 )
[05/07 01:19:41   2730s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:19:41   2730s] Min route layer (adjusted) = 2
[05/07 01:19:41   2730s] Max route layer (adjusted) = 10
[05/07 01:19:41   2730s] (I)      clean place blk overflow:
[05/07 01:19:41   2730s] (I)      H : enabled 1.00 0
[05/07 01:19:41   2730s] (I)      V : enabled 1.00 0
[05/07 01:19:41   2730s] Early Global Route wiring runtime: 1.11 seconds, mem = 4927.3M
[05/07 01:19:41   2730s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.890, REAL:1.110, MEM:4927.3M, EPOCH TIME: 1746605981.798035
[05/07 01:19:41   2730s] 0 delay mode for cte disabled.
[05/07 01:19:41   2730s] SKP cleared!
[05/07 01:19:41   2730s] 
[05/07 01:19:41   2730s] *** Finished incrementalPlace (cpu=0:17:04, real=0:03:02)***
[05/07 01:19:41   2730s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4719.2M, EPOCH TIME: 1746605981.880820
[05/07 01:19:41   2730s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4719.2M, EPOCH TIME: 1746605981.881016
[05/07 01:19:41   2730s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4719.2M, EPOCH TIME: 1746605981.892126
[05/07 01:19:41   2730s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:41   2730s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:41   2730s] Cell ORCA_TOP LLGs are deleted
[05/07 01:19:41   2730s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:41   2730s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:41   2730s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.030, REAL:0.033, MEM:4598.8M, EPOCH TIME: 1746605981.924665
[05/07 01:19:41   2730s] Start to check current routing status for nets...
[05/07 01:19:42   2731s] All nets are already routed correctly.
[05/07 01:19:42   2731s] End to check current routing status for nets (mem=4598.8M)
[05/07 01:19:42   2731s] Extraction called for design 'ORCA_TOP' of instances=40524 and nets=44123 using extraction engine 'preRoute' .
[05/07 01:19:42   2731s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 01:19:42   2731s] Type 'man IMPEXT-3530' for more detail.
[05/07 01:19:42   2731s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:19:42   2731s] RC Extraction called in multi-corner(2) mode.
[05/07 01:19:42   2731s] RCMode: PreRoute
[05/07 01:19:42   2731s]       RC Corner Indexes            0       1   
[05/07 01:19:42   2731s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:19:42   2731s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:19:42   2731s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:19:42   2731s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:19:42   2731s] Shrink Factor                : 1.00000
[05/07 01:19:42   2731s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:19:42   2731s] Using capacitance table file ...
[05/07 01:19:42   2731s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:19:42   2731s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:19:42   2731s] eee: pegSigSF=1.070000
[05/07 01:19:42   2731s] Initializing multi-corner capacitance tables ... 
[05/07 01:19:42   2731s] Initializing multi-corner resistance tables ...
[05/07 01:19:42   2731s] eee: Grid unit RC data computation started
[05/07 01:19:42   2731s] eee: Grid unit RC data computation completed
[05/07 01:19:42   2731s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:19:42   2731s] eee: l=2 avDens=0.125678 usedTrk=13689.681888 availTrk=108926.960642 sigTrk=13689.681888
[05/07 01:19:42   2731s] eee: l=3 avDens=0.367391 usedTrk=20227.641511 availTrk=55057.499880 sigTrk=20227.641511
[05/07 01:19:42   2731s] eee: l=4 avDens=0.181388 usedTrk=10094.388521 availTrk=55650.696082 sigTrk=10094.388521
[05/07 01:19:42   2731s] eee: l=5 avDens=0.352489 usedTrk=10181.645989 availTrk=28884.993732 sigTrk=10181.645989
[05/07 01:19:42   2731s] eee: l=6 avDens=0.105302 usedTrk=5504.915785 availTrk=52277.500000 sigTrk=5504.915785
[05/07 01:19:42   2731s] eee: l=7 avDens=0.313288 usedTrk=8701.585402 availTrk=27775.000000 sigTrk=8723.670031
[05/07 01:19:42   2731s] eee: l=8 avDens=0.074704 usedTrk=1009.720336 availTrk=13516.250000 sigTrk=1009.720336
[05/07 01:19:42   2731s] eee: l=9 avDens=0.087327 usedTrk=360.223623 availTrk=4125.000000 sigTrk=360.223623
[05/07 01:19:42   2731s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:19:42   2731s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:19:42   2731s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:19:42   2731s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.358697 uaWl=1.000000 uaWlH=0.408400 aWlH=0.000000 lMod=0 pMax=0.889600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:19:42   2731s] eee: NetCapCache creation started. (Current Mem: 4598.785M) 
[05/07 01:19:42   2731s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4601.793M) 
[05/07 01:19:42   2731s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:19:42   2731s] eee: Metal Layers Info:
[05/07 01:19:42   2731s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:19:42   2731s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:19:42   2731s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:19:42   2731s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | H | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | V | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | V | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  4 |
[05/07 01:19:42   2731s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/07 01:19:42   2731s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/07 01:19:42   2731s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:19:42   2731s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:19:43   2732s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4601.793M)
[05/07 01:19:44   2733s] Compute RC Scale Done ...
[05/07 01:19:44   2733s] **optDesign ... cpu = 0:21:16, real = 0:05:05, mem = 3142.3M, totSessionCpu=0:45:34 **
[05/07 01:19:44   2733s] Starting delay calculation for Setup views
[05/07 01:19:44   2733s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:19:44   2733s] #################################################################################
[05/07 01:19:44   2733s] # Design Stage: PreRoute
[05/07 01:19:44   2733s] # Design Name: ORCA_TOP
[05/07 01:19:44   2733s] # Design Mode: 90nm
[05/07 01:19:44   2733s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:19:44   2733s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:19:44   2733s] # Signoff Settings: SI Off 
[05/07 01:19:44   2733s] #################################################################################
[05/07 01:19:46   2738s] Topological Sorting (REAL = 0:00:00.0, MEM = 4575.9M, InitMEM = 4573.9M)
[05/07 01:19:47   2742s] Calculate delays in BcWc mode...
[05/07 01:19:47   2742s] Calculate delays in BcWc mode...
[05/07 01:19:47   2742s] Start delay calculation (fullDC) (8 T). (MEM=3279.02)
[05/07 01:19:47   2742s] End AAE Lib Interpolated Model. (MEM=4595.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:19:49   2755s] Total number of fetched objects 49649
[05/07 01:19:49   2756s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/07 01:19:49   2756s] End delay calculation. (MEM=3317.18 CPU=0:00:10.3 REAL=0:00:01.0)
[05/07 01:19:49   2756s] End delay calculation (fullDC). (MEM=3317.18 CPU=0:00:14.2 REAL=0:00:02.0)
[05/07 01:19:49   2756s] *** CDM Built up (cpu=0:00:22.7  real=0:00:05.0  mem= 5032.7M) ***
[05/07 01:19:50   2759s] *** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:06.0 totSessionCpu=0:46:00 mem=5032.7M)
[05/07 01:19:50   2759s] Begin: Collecting metrics
[05/07 01:19:50   2759s] **INFO: Starting Blocking QThread with 8 CPU
[05/07 01:19:50   2759s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/07 01:19:50   2759s] Multi-CPU acceleration using 8 CPU(s).
[05/07 01:19:50      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.7M
[05/07 01:19:50      0s] Multithreaded Timing Analysis is initialized with 8 threads
[05/07 01:19:50      0s] 
[05/07 01:19:50      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3416.6M, current mem=2816.8M)
[05/07 01:19:50      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.4, real=0:00:00.0, peak res=3416.6M, current mem=2817.1M)
[05/07 01:19:50      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), mem = 0.0M
[05/07 01:19:50      0s] 
[05/07 01:19:50      0s] =============================================================================================
[05/07 01:19:50      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/07 01:19:50      0s]                                                                                 23.10-p003_1
[05/07 01:19:50      0s] =============================================================================================
[05/07 01:19:50      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:19:50      0s] ---------------------------------------------------------------------------------------------
[05/07 01:19:50      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[05/07 01:19:50      0s] ---------------------------------------------------------------------------------------------
[05/07 01:19:50      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[05/07 01:19:50      0s] ---------------------------------------------------------------------------------------------
[05/07 01:19:50      0s] 

[05/07 01:19:51   2759s]  
_______________________________________________________________________
[05/07 01:19:51   2759s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:19:51   2759s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3416.6M, current mem=3286.3M)

[05/07 01:19:51   2759s] End: Collecting metrics
[05/07 01:19:51   2759s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:17:32.5/0:03:11.5 (5.5), totSession cpu/real = 0:46:00.8/0:16:21.7 (2.8), mem = 4583.7M
[05/07 01:19:51   2759s] 
[05/07 01:19:51   2759s] =============================================================================================
[05/07 01:19:51   2759s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/07 01:19:51   2759s] =============================================================================================
[05/07 01:19:51   2759s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:19:51   2759s] ---------------------------------------------------------------------------------------------
[05/07 01:19:51   2759s] [ MetricReport           ]      1   0:00:01.0  (   0.5 % )     0:00:01.0 /  0:00:00.4    0.4
[05/07 01:19:51   2759s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:19:51   2759s] [ RefinePlace            ]      1   0:00:06.0  (   3.1 % )     0:00:06.0 /  0:00:13.5    2.2
[05/07 01:19:51   2759s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.5    1.4
[05/07 01:19:51   2759s] [ ExtractRC              ]      1   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/07 01:19:51   2759s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   0.2 % )     0:00:05.9 /  0:00:25.9    4.4
[05/07 01:19:51   2759s] [ FullDelayCalc          ]      1   0:00:04.9  (   2.6 % )     0:00:04.9 /  0:00:22.7    4.6
[05/07 01:19:51   2759s] [ TimingUpdate           ]      3   0:00:03.1  (   1.6 % )     0:00:03.1 /  0:00:12.6    4.1
[05/07 01:19:51   2759s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:19:51   2759s] [ MISC                   ]          0:02:54.7  (  91.2 % )     0:02:54.7 /  0:16:41.6    5.7
[05/07 01:19:51   2759s] ---------------------------------------------------------------------------------------------
[05/07 01:19:51   2759s]  IncrReplace #1 TOTAL               0:03:11.5  ( 100.0 % )     0:03:11.5 /  0:17:32.5    5.5
[05/07 01:19:51   2759s] ---------------------------------------------------------------------------------------------
[05/07 01:19:51   2759s] 
[05/07 01:19:51   2759s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/07 01:19:52   2762s] **INFO: Always on buffers available for drv fixing
[05/07 01:19:52   2762s] Deleting Lib Analyzer.
[05/07 01:19:52   2762s] Begin: GigaOpt DRV Optimization
[05/07 01:19:52   2762s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[05/07 01:19:52   2762s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:46:03.9/0:16:22.6 (2.8), mem = 4607.7M
[05/07 01:19:52   2763s] *info: Marking 98 level shifter instances dont touch
[05/07 01:19:52   2763s] *info: Marking 0 isolation instances dont touch
[05/07 01:19:52   2763s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:19:52   2763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.7
[05/07 01:19:52   2763s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:19:52   2763s] 
[05/07 01:19:52   2763s] Creating Lib Analyzer ...
[05/07 01:19:52   2763s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:19:52   2763s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:19:52   2763s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:19:52   2763s] 
[05/07 01:19:52   2763s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:19:54   2764s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:06 mem=4607.7M
[05/07 01:19:54   2764s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:06 mem=4607.7M
[05/07 01:19:54   2764s] Creating Lib Analyzer, finished. 
[05/07 01:19:54   2765s] 
[05/07 01:19:54   2765s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:19:54   2765s] Cell ORCA_TOP LLGs are deleted
[05/07 01:19:54   2765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4607.7M, EPOCH TIME: 1746605994.362635
[05/07 01:19:54   2765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4607.7M, EPOCH TIME: 1746605994.365204
[05/07 01:19:54   2765s] Max number of tech site patterns supported in site array is 256.
[05/07 01:19:54   2765s] Core basic site is unit
[05/07 01:19:54   2765s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:19:54   2765s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:19:54   2765s] Fast DP-INIT is on for default
[05/07 01:19:54   2765s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:19:54   2765s] SiteArray: use 1,466,368 bytes
[05/07 01:19:54   2765s] SiteArray: current memory after site array memory allocation 4609.1M
[05/07 01:19:54   2765s] SiteArray: FP blocked sites are writable
[05/07 01:19:54   2765s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4609.1M, EPOCH TIME: 1746605994.464130
[05/07 01:19:54   2765s] Process 988 wires and vias for routing blockage analysis
[05/07 01:19:54   2765s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.020, MEM:4609.1M, EPOCH TIME: 1746605994.483886
[05/07 01:19:54   2765s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:19:54   2765s] Atter site array init, number of instance map data is 0.
[05/07 01:19:54   2765s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.131, MEM:4609.1M, EPOCH TIME: 1746605994.496236
[05/07 01:19:54   2765s] 
[05/07 01:19:54   2765s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:19:54   2765s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:19:54   2765s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.330, REAL:0.209, MEM:4609.1M, EPOCH TIME: 1746605994.571559
[05/07 01:19:54   2765s] 
[05/07 01:19:54   2765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:19:54   2765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] [oiPhyDebug] optDemand 377389118056.00, spDemand 145120290304.00.
[05/07 01:19:54   2765s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40524
[05/07 01:19:54   2765s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:19:54   2765s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:07 mem=4609.1M
[05/07 01:19:54   2765s] OPERPROF: Starting DPlace-Init at level 1, MEM:4609.1M, EPOCH TIME: 1746605994.675774
[05/07 01:19:54   2765s] Processing tracks to init pin-track alignment.
[05/07 01:19:54   2765s] z: 2, totalTracks: 1
[05/07 01:19:54   2765s] z: 4, totalTracks: 1
[05/07 01:19:54   2765s] z: 6, totalTracks: 1
[05/07 01:19:54   2765s] z: 8, totalTracks: 1
[05/07 01:19:54   2765s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:19:54   2765s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:19:54   2765s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4609.1M, EPOCH TIME: 1746605994.728434
[05/07 01:19:54   2765s] Info: 98 insts are soft-fixed.
[05/07 01:19:54   2765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:19:54   2765s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:19:54   2765s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:19:54   2765s] 
[05/07 01:19:54   2765s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:19:54   2765s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:19:54   2765s] OPERPROF:     Starting CMU at level 3, MEM:4609.1M, EPOCH TIME: 1746605994.829382
[05/07 01:19:54   2765s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:4609.1M, EPOCH TIME: 1746605994.834635
[05/07 01:19:54   2765s] 
[05/07 01:19:54   2765s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:19:54   2765s] Info: 98 insts are soft-fixed.
[05/07 01:19:54   2765s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.117, MEM:4609.1M, EPOCH TIME: 1746605994.845677
[05/07 01:19:54   2765s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4609.1M, EPOCH TIME: 1746605994.845782
[05/07 01:19:54   2765s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4609.1M, EPOCH TIME: 1746605994.846399
[05/07 01:19:54   2765s] 
[05/07 01:19:54   2765s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4609.1MB).
[05/07 01:19:54   2765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.205, MEM:4609.1M, EPOCH TIME: 1746605994.880963
[05/07 01:19:54   2765s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:19:55   2766s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40524
[05/07 01:19:55   2766s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:08 mem=4609.4M
[05/07 01:19:55   2766s] ### Creating RouteCongInterface, started
[05/07 01:19:55   2767s] 
[05/07 01:19:55   2767s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:19:55   2767s] 
[05/07 01:19:55   2767s] #optDebug: {0, 1.000}
[05/07 01:19:55   2767s] ### Creating RouteCongInterface, finished
[05/07 01:19:55   2767s] {MG  {9 0 19.6 1.78571} }
[05/07 01:19:55   2767s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:19:55   2768s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:19:55   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:19:56   2769s] AoF 930.9430um
[05/07 01:19:56   2769s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:19:56   2769s] [GPS-DRV] drvFixingStage: Small Scale
[05/07 01:19:56   2769s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:19:56   2769s] [GPS-DRV] setupTNSCost  : 3
[05/07 01:19:56   2769s] [GPS-DRV] maxIter       : 3
[05/07 01:19:56   2769s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/07 01:19:56   2769s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:19:56   2769s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:19:56   2769s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:19:56   2769s] [GPS-DRV] maxLocalDensity: 1.2
[05/07 01:19:56   2769s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:19:56   2769s] [GPS-DRV] Dflt RT Characteristic Length 474.665um AoF 930.943um x 1
[05/07 01:19:56   2769s] [GPS-DRV] isCPECostingOn: false
[05/07 01:19:56   2769s] [GPS-DRV] All active and enabled setup views
[05/07 01:19:56   2769s] [GPS-DRV]     test_worst_scenario
[05/07 01:19:56   2769s] [GPS-DRV]     func_worst_scenario
[05/07 01:19:56   2769s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:19:56   2769s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:19:56   2769s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:19:56   2769s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/07 01:19:56   2769s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:19:56   2769s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4999.1M, EPOCH TIME: 1746605996.392035
[05/07 01:19:56   2769s] Found 1 hard placement blockage before merging.
[05/07 01:19:56   2769s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:19:56   2769s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:19:56   2769s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:19:56   2769s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:19:56   2769s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:4999.1M, EPOCH TIME: 1746605996.393724
[05/07 01:19:56   2769s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[05/07 01:19:56   2769s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:19:56   2769s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:19:56   2769s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 01:19:56   2769s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:19:56   2769s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 01:19:56   2769s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:19:56   2771s] Info: violation cost 278.465790 (cap = 231.422012, tran = 47.043797, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:19:56   2771s] |   162|   168|    -0.54|  1016|  2032|    -0.01|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.52%|          |         |
[05/07 01:20:02   2793s] Info: violation cost 1.821747 (cap = 1.821747, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:20:02   2793s] |     0|     0|     0.00|    13|    26|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|     307|      10|     791| 42.85%| 0:00:06.0|  5373.8M|
[05/07 01:20:02   2794s] Info: violation cost 1.198437 (cap = 1.198437, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:20:02   2795s] |     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       6| 42.86%| 0:00:00.0|  5373.8M|
[05/07 01:20:03   2795s] Info: violation cost 1.198437 (cap = 1.198437, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:20:03   2796s] |     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.86%| 0:00:01.0|  5373.8M|
[05/07 01:20:03   2796s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:20:03   2796s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] ###############################################################################
[05/07 01:20:03   2796s] #
[05/07 01:20:03   2796s] #  Large fanout net report:  
[05/07 01:20:03   2796s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 01:20:03   2796s] #     - current density: 42.86
[05/07 01:20:03   2796s] #
[05/07 01:20:03   2796s] #  List of high fanout nets:
[05/07 01:20:03   2796s] #
[05/07 01:20:03   2796s] ###############################################################################
[05/07 01:20:03   2796s] Bottom Preferred Layer:
[05/07 01:20:03   2796s]     None
[05/07 01:20:03   2796s] Via Pillar Rule:
[05/07 01:20:03   2796s]     None
[05/07 01:20:03   2796s] Finished writing unified metrics of routing constraints.
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] =======================================================================
[05/07 01:20:03   2796s]                 Reasons for remaining drv violations
[05/07 01:20:03   2796s] =======================================================================
[05/07 01:20:03   2796s] *info: Total 7 net(s) have violations which can't be fixed by DRV optimization.
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] *** Finish DRV Fixing (cpu=0:00:26.6 real=0:00:07.0 mem=5373.8M) ***
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5373.8M, EPOCH TIME: 1746606003.217546
[05/07 01:20:03   2796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44888).
[05/07 01:20:03   2796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:03   2796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:03   2796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:03   2796s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.450, REAL:0.146, MEM:5349.5M, EPOCH TIME: 1746606003.363213
[05/07 01:20:03   2796s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5349.5M, EPOCH TIME: 1746606003.385333
[05/07 01:20:03   2796s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5349.5M, EPOCH TIME: 1746606003.385521
[05/07 01:20:03   2796s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5349.5M, EPOCH TIME: 1746606003.447227
[05/07 01:20:03   2796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:03   2796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:03   2796s] 
[05/07 01:20:03   2796s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:03   2796s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:03   2797s] OPERPROF:       Starting CMU at level 4, MEM:5349.5M, EPOCH TIME: 1746606003.550172
[05/07 01:20:03   2797s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:5349.5M, EPOCH TIME: 1746606003.556931
[05/07 01:20:03   2797s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.150, REAL:0.122, MEM:5349.5M, EPOCH TIME: 1746606003.569221
[05/07 01:20:03   2797s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5349.5M, EPOCH TIME: 1746606003.569381
[05/07 01:20:03   2797s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5349.5M, EPOCH TIME: 1746606003.569849
[05/07 01:20:03   2797s] 
[05/07 01:20:03   2797s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5349.5M, EPOCH TIME: 1746606003.616813
[05/07 01:20:03   2797s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.010, REAL:0.002, MEM:5349.5M, EPOCH TIME: 1746606003.618834
[05/07 01:20:03   2797s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.234, MEM:5349.5M, EPOCH TIME: 1746606003.619076
[05/07 01:20:03   2797s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.290, REAL:0.234, MEM:5349.5M, EPOCH TIME: 1746606003.619127
[05/07 01:20:03   2797s] TDRefine: refinePlace mode is spiral
[05/07 01:20:03   2797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.4
[05/07 01:20:03   2797s] OPERPROF: Starting Refine-Place at level 1, MEM:5349.5M, EPOCH TIME: 1746606003.624824
[05/07 01:20:03   2797s] *** Starting refinePlace (0:46:38 mem=5349.5M) ***
[05/07 01:20:03   2797s] Total net bbox length = 8.295e+05 (4.941e+05 3.355e+05) (ext = 1.196e+04)
[05/07 01:20:03   2797s] 
[05/07 01:20:03   2797s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:03   2797s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:03   2797s] Info: 98 insts are soft-fixed.
[05/07 01:20:03   2797s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:03   2797s] 
[05/07 01:20:03   2797s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:20:03   2797s] 
[05/07 01:20:03   2797s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:03   2797s] 
[05/07 01:20:03   2797s]  === Spiral for Logical I: (movable: 36) ===
[05/07 01:20:03   2797s] 
[05/07 01:20:03   2797s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:03   2797s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:03   2797s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:20:03   2797s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:20:03   2797s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:03   2797s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5317.5M, EPOCH TIME: 1746606003.765815
[05/07 01:20:03   2797s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5317.5M, EPOCH TIME: 1746606003.767447
[05/07 01:20:03   2797s] Set min layer with default ( 2 )
[05/07 01:20:03   2797s] Set max layer with default ( 127 )
[05/07 01:20:03   2797s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:03   2797s] Min route layer (adjusted) = 2
[05/07 01:20:03   2797s] Max route layer (adjusted) = 10
[05/07 01:20:03   2797s] Set min layer with default ( 2 )
[05/07 01:20:03   2797s] Set max layer with default ( 127 )
[05/07 01:20:03   2797s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:03   2797s] Min route layer (adjusted) = 2
[05/07 01:20:03   2797s] Max route layer (adjusted) = 10
[05/07 01:20:03   2797s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5317.5M, EPOCH TIME: 1746606003.786147
[05/07 01:20:03   2797s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.010, REAL:0.002, MEM:5317.5M, EPOCH TIME: 1746606003.787756
[05/07 01:20:03   2797s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5317.5M, EPOCH TIME: 1746606003.787895
[05/07 01:20:03   2797s] Starting refinePlace ...
[05/07 01:20:03   2797s] Set min layer with default ( 2 )
[05/07 01:20:03   2797s] Set max layer with default ( 127 )
[05/07 01:20:03   2797s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:03   2797s] Min route layer (adjusted) = 2
[05/07 01:20:03   2797s] Max route layer (adjusted) = 10
[05/07 01:20:03   2797s] One DDP V2 for no tweak run.
[05/07 01:20:03   2797s] Set min layer with default ( 2 )
[05/07 01:20:03   2797s] Set max layer with default ( 127 )
[05/07 01:20:03   2797s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:03   2797s] Min route layer (adjusted) = 2
[05/07 01:20:03   2797s] Max route layer (adjusted) = 10
[05/07 01:20:03   2797s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:20:03   2797s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:20:03   2797s] DDP markSite nrRow 104 nrJob 104
[05/07 01:20:03   2797s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:20:03   2797s] ** Cut row section cpu time 0:00:00.0.
[05/07 01:20:03   2797s]  ** Cut row section real time 0:00:00.0.
[05/07 01:20:03   2797s]  DDP initSite1 nrRow 355 nrJob 355
[05/07 01:20:04   2797s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:20:04   2797s] DDP markSite nrRow 355 nrJob 355
[05/07 01:20:04   2797s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:20:04   2798s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:20:04   2798s]  ** Cut row section real time 0:00:00.0.
[05/07 01:20:04   2798s]    Spread Effort: high, pre-route mode, useDDP on.
[05/07 01:20:04   2800s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.9, real=0:00:01.0, mem=5367.5MB) @(0:46:38 - 0:46:41).
[05/07 01:20:04   2800s] Move report: preRPlace moves 1010 insts, mean move: 0.47 um, max move: 4.26 um 
[05/07 01:20:04   2800s] 	Max move on inst (I_RISC_CORE/FE_OFC2915_n_21): (397.18, 180.58) --> (399.76, 178.90)
[05/07 01:20:04   2800s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
[05/07 01:20:04   2800s] wireLenOptFixPriorityInst 0 inst fixed
[05/07 01:20:04   2800s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:20:04   2800s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:20:04   2800s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:20:04   2800s] 
[05/07 01:20:04   2800s]  === Spiral for Logical I: (movable: 2210) ===
[05/07 01:20:04   2800s] 
[05/07 01:20:04   2800s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:04   2800s] 
[05/07 01:20:04   2800s]  === Spiral for Logical I: (movable: 161) ===
[05/07 01:20:04   2800s] 
[05/07 01:20:04   2800s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:04   2800s] 
[05/07 01:20:04   2800s]  === Spiral for Logical I: (movable: 38332) ===
[05/07 01:20:04   2800s] 
[05/07 01:20:04   2800s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:06   2804s] 
[05/07 01:20:06   2804s]  Info: 0 filler has been deleted!
[05/07 01:20:06   2804s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/07 01:20:06   2804s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:00.0)
[05/07 01:20:06   2804s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:20:06   2804s] [CPU] RefinePlace/Legalization (cpu=0:00:04.2, real=0:00:02.0, mem=5367.5MB) @(0:46:41 - 0:46:45).
[05/07 01:20:06   2804s] Move report: Detail placement moves 1010 insts, mean move: 0.47 um, max move: 4.26 um 
[05/07 01:20:06   2804s] 	Max move on inst (I_RISC_CORE/FE_OFC2915_n_21): (397.18, 180.58) --> (399.76, 178.90)
[05/07 01:20:06   2804s] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:03.0 MEM: 5367.5MB
[05/07 01:20:06   2804s] Statistics of distance of Instance movement in refine placement:
[05/07 01:20:06   2804s]   maximum (X+Y) =         4.26 um
[05/07 01:20:06   2804s]   inst (I_RISC_CORE/FE_OFC2915_n_21) with max move: (397.176, 180.576) -> (399.76, 178.904)
[05/07 01:20:06   2804s]   mean    (X+Y) =         0.47 um
[05/07 01:20:06   2804s] Summary Report:
[05/07 01:20:06   2804s] Instances move: 1010 (out of 40801 movable)
[05/07 01:20:06   2804s] Instances flipped: 0
[05/07 01:20:06   2804s] Mean displacement: 0.47 um
[05/07 01:20:06   2804s] Max displacement: 4.26 um (Instance: I_RISC_CORE/FE_OFC2915_n_21) (397.176, 180.576) -> (399.76, 178.904)
[05/07 01:20:06   2804s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
[05/07 01:20:06   2804s] 	Violation at original loc: Overlapping with other instance
[05/07 01:20:06   2804s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:20:06   2804s] Total instances moved : 1010
[05/07 01:20:06   2804s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:7.260, REAL:2.595, MEM:5367.5M, EPOCH TIME: 1746606006.383052
[05/07 01:20:06   2804s] Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
[05/07 01:20:06   2804s] Runtime: CPU: 0:00:07.4 REAL: 0:00:03.0 MEM: 5367.5MB
[05/07 01:20:06   2804s] [CPU] RefinePlace/total (cpu=0:00:07.4, real=0:00:03.0, mem=5367.5MB) @(0:46:38 - 0:46:46).
[05/07 01:20:06   2804s] *** Finished refinePlace (0:46:46 mem=5367.5M) ***
[05/07 01:20:06   2804s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.4
[05/07 01:20:06   2804s] OPERPROF: Finished Refine-Place at level 1, CPU:7.460, REAL:2.793, MEM:5367.5M, EPOCH TIME: 1746606006.418294
[05/07 01:20:06   2804s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5367.5M, EPOCH TIME: 1746606006.711604
[05/07 01:20:06   2804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42941).
[05/07 01:20:06   2804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:06   2805s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:06   2805s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:06   2805s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.440, REAL:0.138, MEM:5391.5M, EPOCH TIME: 1746606006.849888
[05/07 01:20:06   2805s] *** maximum move = 4.26 um ***
[05/07 01:20:06   2805s] *** Finished re-routing un-routed nets (5391.5M) ***
[05/07 01:20:06   2805s] OPERPROF: Starting DPlace-Init at level 1, MEM:5391.5M, EPOCH TIME: 1746606006.927140
[05/07 01:20:06   2805s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5391.5M, EPOCH TIME: 1746606006.975386
[05/07 01:20:06   2805s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:06   2805s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:07   2805s] 
[05/07 01:20:07   2805s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:07   2805s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:07   2805s] OPERPROF:     Starting CMU at level 3, MEM:5391.5M, EPOCH TIME: 1746606007.066344
[05/07 01:20:07   2805s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:5391.5M, EPOCH TIME: 1746606007.071260
[05/07 01:20:07   2805s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.108, MEM:5391.5M, EPOCH TIME: 1746606007.082898
[05/07 01:20:07   2805s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5391.5M, EPOCH TIME: 1746606007.083021
[05/07 01:20:07   2805s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5391.5M, EPOCH TIME: 1746606007.083510
[05/07 01:20:07   2805s] 
[05/07 01:20:07   2805s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5391.5M, EPOCH TIME: 1746606007.124711
[05/07 01:20:07   2805s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.010, REAL:0.001, MEM:5391.5M, EPOCH TIME: 1746606007.126190
[05/07 01:20:07   2805s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.199, MEM:5391.5M, EPOCH TIME: 1746606007.126426
[05/07 01:20:07   2805s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:20:07   2806s] 
[05/07 01:20:07   2806s] *** Finish Physical Update (cpu=0:00:10.3 real=0:00:04.0 mem=5391.8M) ***
[05/07 01:20:07   2806s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:20:07   2806s] Total-nets :: 43387, Stn-nets :: 10, ratio :: 0.0230484 %, Total-len 957245, Stn-len 552.332
[05/07 01:20:07   2806s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40841
[05/07 01:20:07   2806s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5263.8M, EPOCH TIME: 1746606007.594223
[05/07 01:20:07   2806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4051).
[05/07 01:20:07   2806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:07   2807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:07   2807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:07   2807s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.410, REAL:0.122, MEM:4790.5M, EPOCH TIME: 1746606007.715837
[05/07 01:20:07   2807s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.7
[05/07 01:20:07   2807s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:44.5/0:00:15.5 (2.9), totSession cpu/real = 0:46:48.3/0:16:38.1 (2.8), mem = 4790.5M
[05/07 01:20:07   2807s] 
[05/07 01:20:07   2807s] =============================================================================================
[05/07 01:20:07   2807s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.10-p003_1
[05/07 01:20:07   2807s] =============================================================================================
[05/07 01:20:07   2807s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:20:07   2807s] ---------------------------------------------------------------------------------------------
[05/07 01:20:07   2807s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.6
[05/07 01:20:07   2807s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   9.8 % )     0:00:01.5 /  0:00:01.7    1.1
[05/07 01:20:07   2807s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:07   2807s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.7 % )     0:00:00.5 /  0:00:01.3    2.7
[05/07 01:20:07   2807s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 01:20:07   2807s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.5    1.4
[05/07 01:20:07   2807s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:07   2807s] [ OptimizationStep       ]      1   0:00:00.6  (   3.7 % )     0:00:06.5 /  0:00:26.2    4.0
[05/07 01:20:07   2807s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:05.3 /  0:00:22.1    4.1
[05/07 01:20:07   2807s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:07   2807s] [ OptEval                ]      7   0:00:01.3  (   8.7 % )     0:00:01.3 /  0:00:10.1    7.5
[05/07 01:20:07   2807s] [ OptCommit              ]      7   0:00:01.0  (   6.7 % )     0:00:01.0 /  0:00:01.1    1.1
[05/07 01:20:07   2807s] [ PostCommitDelayUpdate  ]      6   0:00:00.3  (   1.8 % )     0:00:01.5 /  0:00:06.3    4.2
[05/07 01:20:07   2807s] [ IncrDelayCalc          ]     47   0:00:01.2  (   7.8 % )     0:00:01.2 /  0:00:05.9    4.9
[05/07 01:20:07   2807s] [ DrvFindVioNets         ]      4   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:01.9    6.5
[05/07 01:20:07   2807s] [ DrvComputeSummary      ]      4   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:01.7    4.9
[05/07 01:20:07   2807s] [ RefinePlace            ]      1   0:00:04.1  (  26.8 % )     0:00:04.2 /  0:00:10.3    2.5
[05/07 01:20:07   2807s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:20:07   2807s] [ TimingUpdate           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:20:07   2807s] [ IncrTimingUpdate       ]      8   0:00:01.5  (   9.6 % )     0:00:01.5 /  0:00:04.6    3.1
[05/07 01:20:07   2807s] [ MISC                   ]          0:00:02.1  (  13.4 % )     0:00:02.1 /  0:00:04.1    2.0
[05/07 01:20:07   2807s] ---------------------------------------------------------------------------------------------
[05/07 01:20:07   2807s]  DrvOpt #3 TOTAL                    0:00:15.5  ( 100.0 % )     0:00:15.5 /  0:00:44.5    2.9
[05/07 01:20:07   2807s] ---------------------------------------------------------------------------------------------
[05/07 01:20:07   2807s] 
[05/07 01:20:07   2807s] End: GigaOpt DRV Optimization
[05/07 01:20:07   2807s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/07 01:20:07   2807s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:20:07   2807s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4790.5M, EPOCH TIME: 1746606007.945768
[05/07 01:20:07   2807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:07   2807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:08   2807s] 
[05/07 01:20:08   2807s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:08   2807s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:08   2807s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.132, MEM:4790.5M, EPOCH TIME: 1746606008.077497
[05/07 01:20:08   2807s] 
[05/07 01:20:08   2807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:20:08   2807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:08   2810s] 
------------------------------------------------------------------
     Summary (cpu=0.74min real=0.25min mem=4790.5M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.053  |  0.162  |  0.143  |  0.141  |  0.237  | -0.053  |  0.728  |
|           TNS (ns):| -0.857  |  0.000  |  0.000  |  0.000  |  0.000  | -0.857  |  0.000  |
|    Violating Paths:|   26    |    0    |    0    |    0    |    0    |   26    |    0    |
|          All Paths:|  9695   |  9447   |    8    |   126   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.745%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------

[05/07 01:20:08   2810s] **optDesign ... cpu = 0:22:34, real = 0:05:29, mem = 3369.0M, totSessionCpu=0:46:51 **
[05/07 01:20:08   2810s] Begin: Collecting metrics
[05/07 01:20:09   2810s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:17  |        4792 |    0 |    0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:20:09   2810s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3465.9M, current mem=3369.0M)

[05/07 01:20:09   2810s] End: Collecting metrics
[05/07 01:20:09   2810s] *** Timing NOT met, worst failing slack is -0.053
[05/07 01:20:09   2810s] *** Check timing (0:00:00.0)
[05/07 01:20:09   2810s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:20:09   2810s] Deleting Lib Analyzer.
[05/07 01:20:09   2810s] Begin: GigaOpt Optimization in WNS mode
[05/07 01:20:09   2810s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/07 01:20:09   2810s] *info: Marking 98 level shifter instances dont touch
[05/07 01:20:09   2810s] *info: Marking 0 isolation instances dont touch
[05/07 01:20:09   2810s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:20:09   2810s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:46:51.9/0:16:39.8 (2.8), mem = 4791.5M
[05/07 01:20:09   2810s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.8
[05/07 01:20:09   2810s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:20:09   2810s] 
[05/07 01:20:09   2810s] Creating Lib Analyzer ...
[05/07 01:20:09   2811s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:20:09   2811s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:20:09   2811s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:20:09   2811s] 
[05/07 01:20:09   2811s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:20:10   2812s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:54 mem=4791.5M
[05/07 01:20:11   2812s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:54 mem=4791.5M
[05/07 01:20:11   2812s] Creating Lib Analyzer, finished. 
[05/07 01:20:11   2812s] 
[05/07 01:20:11   2812s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:20:11   2812s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4791.5M, EPOCH TIME: 1746606011.258847
[05/07 01:20:11   2812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:11   2812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:11   2813s] 
[05/07 01:20:11   2813s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:11   2813s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:11   2813s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.130, REAL:0.101, MEM:4791.5M, EPOCH TIME: 1746606011.359561
[05/07 01:20:11   2813s] 
[05/07 01:20:11   2813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:20:11   2813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:11   2813s] [oiPhyDebug] optDemand 378524379304.00, spDemand 146255551552.00.
[05/07 01:20:11   2813s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40841
[05/07 01:20:11   2813s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[05/07 01:20:11   2813s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:54 mem=4791.5M
[05/07 01:20:11   2813s] OPERPROF: Starting DPlace-Init at level 1, MEM:4791.5M, EPOCH TIME: 1746606011.421903
[05/07 01:20:11   2813s] Processing tracks to init pin-track alignment.
[05/07 01:20:11   2813s] z: 2, totalTracks: 1
[05/07 01:20:11   2813s] z: 4, totalTracks: 1
[05/07 01:20:11   2813s] z: 6, totalTracks: 1
[05/07 01:20:11   2813s] z: 8, totalTracks: 1
[05/07 01:20:11   2813s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:20:11   2813s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:20:11   2813s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4791.5M, EPOCH TIME: 1746606011.482457
[05/07 01:20:11   2813s] Info: 98 insts are soft-fixed.
[05/07 01:20:11   2813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:11   2813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:11   2813s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:20:11   2813s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:20:11   2813s] 
[05/07 01:20:11   2813s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:11   2813s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:11   2813s] OPERPROF:     Starting CMU at level 3, MEM:4791.5M, EPOCH TIME: 1746606011.582888
[05/07 01:20:11   2813s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:4791.5M, EPOCH TIME: 1746606011.587424
[05/07 01:20:11   2813s] 
[05/07 01:20:11   2813s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:20:11   2813s] Info: 98 insts are soft-fixed.
[05/07 01:20:11   2813s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.115, MEM:4791.5M, EPOCH TIME: 1746606011.597808
[05/07 01:20:11   2813s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4791.5M, EPOCH TIME: 1746606011.597904
[05/07 01:20:11   2813s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.001, MEM:4791.5M, EPOCH TIME: 1746606011.598522
[05/07 01:20:11   2813s] 
[05/07 01:20:11   2813s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4791.5MB).
[05/07 01:20:11   2813s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.211, MEM:4791.5M, EPOCH TIME: 1746606011.632439
[05/07 01:20:11   2813s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:20:11   2814s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40841
[05/07 01:20:11   2814s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:55 mem=4791.8M
[05/07 01:20:11   2814s] ### Creating RouteCongInterface, started
[05/07 01:20:12   2814s] 
[05/07 01:20:12   2814s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/07 01:20:12   2814s] 
[05/07 01:20:12   2814s] #optDebug: {0, 1.000}
[05/07 01:20:12   2814s] ### Creating RouteCongInterface, finished
[05/07 01:20:12   2814s] {MG  {9 0 19.6 1.78571} }
[05/07 01:20:12   2815s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:20:12   2815s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:20:12   2815s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:20:12   2815s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:20:12   2815s] *info: 88 clock nets excluded
[05/07 01:20:12   2815s] *info: Marking 98 level shifter instances dont touch
[05/07 01:20:12   2815s] *info: Marking 0 isolation instances dont touch
[05/07 01:20:13   2815s] *info: 1014 no-driver nets excluded.
[05/07 01:20:13   2815s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:20:13   2815s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:20:13   2815s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:20:13   2815s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:20:13   2815s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:20:13   2815s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9825.1
[05/07 01:20:14   2823s] PathGroup :  in2out  TargetSlack : 0.011 
[05/07 01:20:14   2823s] PathGroup :  in2reg  TargetSlack : 0.011 
[05/07 01:20:14   2823s] PathGroup :  reg2cgate  TargetSlack : 0.011 
[05/07 01:20:14   2823s] PathGroup :  reg2out  TargetSlack : 0.011 
[05/07 01:20:14   2823s] PathGroup :  reg2reg  TargetSlack : 0.011 
[05/07 01:20:15   2825s] ** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -0.857 Density 42.86
[05/07 01:20:15   2825s] Optimizer WNS Pass 0
[05/07 01:20:15   2825s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.053|-0.857|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.162| 0.000|
|HEPG                         | 0.143| 0.000|
|All Paths                    |-0.053|-0.857|
+-----------------------------+------+------+

[05/07 01:20:15   2825s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5181.5M, EPOCH TIME: 1746606015.692014
[05/07 01:20:15   2825s] Found 1 hard placement blockage before merging.
[05/07 01:20:15   2825s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:20:15   2825s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:20:15   2825s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:20:15   2825s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:20:15   2825s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:5181.5M, EPOCH TIME: 1746606015.694393
[05/07 01:20:15   2826s] Active Path Group: in2out in2reg reg2out default 
[05/07 01:20:16   2826s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:20:16   2826s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:20:16   2826s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:20:16   2826s] |  -0.053|   -0.053|  -0.857|   -0.857|   42.86%|   0:00:01.0| 5181.5M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
[05/07 01:20:16   2826s] |   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5333.2M|                 NA|       NA| NA                                                 |
[05/07 01:20:16   2826s] |   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5333.2M|test_worst_scenario|       NA| NA                                                 |
[05/07 01:20:16   2826s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:20:16   2826s] 
[05/07 01:20:16   2826s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=5333.2M) ***
[05/07 01:20:16   2826s] 
[05/07 01:20:16   2826s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5333.2M) ***
[05/07 01:20:16   2826s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:20:16   2826s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

[05/07 01:20:16   2827s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86
[05/07 01:20:16   2827s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9825.1
[05/07 01:20:16   2827s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5333.2M, EPOCH TIME: 1746606016.579621
[05/07 01:20:16   2827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44888).
[05/07 01:20:16   2827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:16   2827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:16   2827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:16   2827s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.430, REAL:0.116, MEM:5332.9M, EPOCH TIME: 1746606016.695403
[05/07 01:20:16   2827s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5332.9M, EPOCH TIME: 1746606016.715735
[05/07 01:20:16   2827s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5332.9M, EPOCH TIME: 1746606016.715940
[05/07 01:20:16   2827s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5332.9M, EPOCH TIME: 1746606016.764083
[05/07 01:20:16   2827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:16   2827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:16   2827s] 
[05/07 01:20:16   2827s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:16   2827s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:16   2827s] OPERPROF:       Starting CMU at level 4, MEM:5332.9M, EPOCH TIME: 1746606016.857011
[05/07 01:20:16   2827s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:5332.9M, EPOCH TIME: 1746606016.862925
[05/07 01:20:16   2827s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.140, REAL:0.109, MEM:5332.9M, EPOCH TIME: 1746606016.873384
[05/07 01:20:16   2827s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5332.9M, EPOCH TIME: 1746606016.873523
[05/07 01:20:16   2827s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:5332.9M, EPOCH TIME: 1746606016.874122
[05/07 01:20:16   2827s] 
[05/07 01:20:16   2827s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.196, MEM:5332.9M, EPOCH TIME: 1746606016.911581
[05/07 01:20:16   2827s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.240, REAL:0.196, MEM:5332.9M, EPOCH TIME: 1746606016.911689
[05/07 01:20:16   2827s] TDRefine: refinePlace mode is spiral
[05/07 01:20:16   2827s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.5
[05/07 01:20:16   2827s] OPERPROF: Starting Refine-Place at level 1, MEM:5332.9M, EPOCH TIME: 1746606016.916243
[05/07 01:20:16   2827s] *** Starting refinePlace (0:47:09 mem=5332.9M) ***
[05/07 01:20:16   2827s] Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
[05/07 01:20:16   2827s] 
[05/07 01:20:16   2827s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:16   2827s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:16   2827s] Info: 98 insts are soft-fixed.
[05/07 01:20:16   2827s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:16   2827s] 
[05/07 01:20:16   2827s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:20:16   2827s] 
[05/07 01:20:16   2827s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:17   2827s] 
[05/07 01:20:17   2827s]  === Spiral for Logical I: (movable: 36) ===
[05/07 01:20:17   2827s] 
[05/07 01:20:17   2827s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:17   2827s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:17   2827s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:20:17   2827s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:20:17   2827s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:17   2827s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5300.9M, EPOCH TIME: 1746606017.054122
[05/07 01:20:17   2827s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5300.9M, EPOCH TIME: 1746606017.055731
[05/07 01:20:17   2827s] Set min layer with default ( 2 )
[05/07 01:20:17   2827s] Set max layer with default ( 127 )
[05/07 01:20:17   2827s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:17   2827s] Min route layer (adjusted) = 2
[05/07 01:20:17   2827s] Max route layer (adjusted) = 10
[05/07 01:20:17   2827s] Set min layer with default ( 2 )
[05/07 01:20:17   2827s] Set max layer with default ( 127 )
[05/07 01:20:17   2827s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:17   2827s] Min route layer (adjusted) = 2
[05/07 01:20:17   2827s] Max route layer (adjusted) = 10
[05/07 01:20:17   2827s] 
[05/07 01:20:17   2827s] Starting Small incrNP...
[05/07 01:20:17   2827s] User Input Parameters:
[05/07 01:20:17   2827s] - Congestion Driven    : Off
[05/07 01:20:17   2827s] - Timing Driven        : Off
[05/07 01:20:17   2827s] - Area-Violation Based : Off
[05/07 01:20:17   2827s] - Start Rollback Level : -5
[05/07 01:20:17   2827s] - Legalized            : On
[05/07 01:20:17   2827s] - Window Based         : Off
[05/07 01:20:17   2827s] - eDen incr mode       : Off
[05/07 01:20:17   2827s] - Small incr mode      : On
[05/07 01:20:17   2827s] 
[05/07 01:20:17   2828s] powerDomain PD_ORCA_TOP : bins with density > 0.750 = 12.10 % ( 257 / 2124 )
[05/07 01:20:17   2828s] powerDomain PD_RISC_CORE : bins with density > 0.750 =  3.64 % ( 10 / 275 )
[05/07 01:20:17   2828s] Density distribution unevenness ratio = 36.326%
[05/07 01:20:17   2828s] Density distribution unevenness ratio (U70) = 5.036%
[05/07 01:20:17   2828s] Density distribution unevenness ratio (U80) = 0.074%
[05/07 01:20:17   2828s] Density distribution unevenness ratio (U90) = 0.000%
[05/07 01:20:17   2828s] cost 0.881818, thresh 1.000000
[05/07 01:20:17   2828s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=5300.9M)
[05/07 01:20:17   2828s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[05/07 01:20:17   2828s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5300.9M, EPOCH TIME: 1746606017.124698
[05/07 01:20:17   2828s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5300.9M, EPOCH TIME: 1746606017.126296
[05/07 01:20:17   2828s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5300.9M, EPOCH TIME: 1746606017.126452
[05/07 01:20:17   2828s] Starting refinePlace ...
[05/07 01:20:17   2828s] Set min layer with default ( 2 )
[05/07 01:20:17   2828s] Set max layer with default ( 127 )
[05/07 01:20:17   2828s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:17   2828s] Min route layer (adjusted) = 2
[05/07 01:20:17   2828s] Max route layer (adjusted) = 10
[05/07 01:20:17   2828s] One DDP V2 for no tweak run.
[05/07 01:20:17   2828s] Set min layer with default ( 2 )
[05/07 01:20:17   2828s] Set max layer with default ( 127 )
[05/07 01:20:17   2828s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:17   2828s] Min route layer (adjusted) = 2
[05/07 01:20:17   2828s] Max route layer (adjusted) = 10
[05/07 01:20:17   2828s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:20:17   2828s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:20:17   2828s] DDP markSite nrRow 104 nrJob 104
[05/07 01:20:17   2828s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:20:17   2828s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:20:17   2828s] DDP markSite nrRow 355 nrJob 355
[05/07 01:20:17   2828s]   Spread Effort: high, pre-route mode, useDDP on.
[05/07 01:20:17   2828s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=5342.5MB) @(0:47:09 - 0:47:09).
[05/07 01:20:17   2828s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:17   2828s] wireLenOptFixPriorityInst 3258 inst fixed
[05/07 01:20:17   2828s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:20:17   2828s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:20:17   2828s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:20:17   2828s] 
[05/07 01:20:17   2828s]  === Spiral for Logical I: (movable: 2210) ===
[05/07 01:20:17   2828s] 
[05/07 01:20:17   2828s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:17   2828s] 
[05/07 01:20:17   2828s]  === Spiral for Logical I: (movable: 161) ===
[05/07 01:20:17   2828s] 
[05/07 01:20:17   2828s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:17   2828s] 
[05/07 01:20:17   2828s]  === Spiral for Logical I: (movable: 38332) ===
[05/07 01:20:17   2828s] 
[05/07 01:20:17   2828s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:18   2832s] 
[05/07 01:20:18   2832s]  Info: 0 filler has been deleted!
[05/07 01:20:18   2832s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/07 01:20:18   2832s] [CPU] RefinePlace/Spiral (cpu=0:00:01.7, real=0:00:00.0)
[05/07 01:20:18   2832s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:20:18   2832s] [CPU] RefinePlace/Legalization (cpu=0:00:03.9, real=0:00:01.0, mem=5310.4MB) @(0:47:09 - 0:47:13).
[05/07 01:20:19   2832s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:19   2832s] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:02.0 MEM: 5310.4MB
[05/07 01:20:19   2832s] Statistics of distance of Instance movement in refine placement:
[05/07 01:20:19   2832s]   maximum (X+Y) =         0.00 um
[05/07 01:20:19   2832s]   mean    (X+Y) =         0.00 um
[05/07 01:20:19   2832s] Summary Report:
[05/07 01:20:19   2832s] Instances move: 0 (out of 40801 movable)
[05/07 01:20:19   2832s] Instances flipped: 0
[05/07 01:20:19   2832s] Mean displacement: 0.00 um
[05/07 01:20:19   2832s] Max displacement: 0.00 um 
[05/07 01:20:19   2832s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:20:19   2832s] Total instances moved : 0
[05/07 01:20:19   2832s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:4.290, REAL:1.916, MEM:5310.4M, EPOCH TIME: 1746606019.042275
[05/07 01:20:19   2832s] Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
[05/07 01:20:19   2832s] Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 5310.4MB
[05/07 01:20:19   2832s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:03.0, mem=5310.4MB) @(0:47:09 - 0:47:13).
[05/07 01:20:19   2832s] *** Finished refinePlace (0:47:13 mem=5310.4M) ***
[05/07 01:20:19   2832s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.5
[05/07 01:20:19   2832s] OPERPROF: Finished Refine-Place at level 1, CPU:4.560, REAL:2.157, MEM:5310.4M, EPOCH TIME: 1746606019.073189
[05/07 01:20:19   2832s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5310.4M, EPOCH TIME: 1746606019.351180
[05/07 01:20:19   2832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42941).
[05/07 01:20:19   2832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:19   2833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:19   2833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:19   2833s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.440, REAL:0.135, MEM:5334.5M, EPOCH TIME: 1746606019.486346
[05/07 01:20:19   2833s] *** maximum move = 0.00 um ***
[05/07 01:20:19   2833s] *** Finished re-routing un-routed nets (5334.5M) ***
[05/07 01:20:19   2833s] OPERPROF: Starting DPlace-Init at level 1, MEM:5334.5M, EPOCH TIME: 1746606019.586838
[05/07 01:20:19   2833s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5334.5M, EPOCH TIME: 1746606019.628936
[05/07 01:20:19   2833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:19   2833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:19   2833s] 
[05/07 01:20:19   2833s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:19   2833s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:19   2833s] OPERPROF:     Starting CMU at level 3, MEM:5334.5M, EPOCH TIME: 1746606019.745514
[05/07 01:20:19   2833s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:5334.5M, EPOCH TIME: 1746606019.752199
[05/07 01:20:19   2833s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.138, MEM:5334.5M, EPOCH TIME: 1746606019.766908
[05/07 01:20:19   2833s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5334.5M, EPOCH TIME: 1746606019.767054
[05/07 01:20:19   2833s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5334.5M, EPOCH TIME: 1746606019.767730
[05/07 01:20:19   2833s] 
[05/07 01:20:19   2833s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.220, MEM:5334.5M, EPOCH TIME: 1746606019.806965
[05/07 01:20:19   2833s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:20:20   2834s] 
[05/07 01:20:20   2834s] *** Finish Physical Update (cpu=0:00:07.4 real=0:00:04.0 mem=5334.7M) ***
[05/07 01:20:20   2834s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9825.1
[05/07 01:20:20   2834s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86
[05/07 01:20:20   2834s] OptDebug: End of Setup Fixing:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

[05/07 01:20:20   2834s] Bottom Preferred Layer:
[05/07 01:20:20   2834s]     None
[05/07 01:20:20   2834s] Via Pillar Rule:
[05/07 01:20:20   2834s]     None
[05/07 01:20:20   2834s] Finished writing unified metrics of routing constraints.
[05/07 01:20:20   2834s] 
[05/07 01:20:20   2834s] *** Finish pre-CTS Setup Fixing (cpu=0:00:19.1 real=0:00:07.0 mem=5334.7M) ***
[05/07 01:20:20   2834s] 
[05/07 01:20:20   2834s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9825.1
[05/07 01:20:20   2835s] Total-nets :: 43387, Stn-nets :: 10, ratio :: 0.0230484 %, Total-len 957245, Stn-len 552.332
[05/07 01:20:20   2835s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40841
[05/07 01:20:20   2835s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5206.7M, EPOCH TIME: 1746606020.656106
[05/07 01:20:20   2835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4051).
[05/07 01:20:20   2835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:20   2835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:20   2835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:20   2835s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.410, REAL:0.110, MEM:4793.4M, EPOCH TIME: 1746606020.765674
[05/07 01:20:20   2835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.8
[05/07 01:20:20   2835s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.6/0:00:11.3 (2.2), totSession cpu/real = 0:47:16.6/0:16:51.1 (2.8), mem = 4793.4M
[05/07 01:20:20   2835s] 
[05/07 01:20:20   2835s] =============================================================================================
[05/07 01:20:20   2835s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              23.10-p003_1
[05/07 01:20:20   2835s] =============================================================================================
[05/07 01:20:20   2835s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:20:20   2835s] ---------------------------------------------------------------------------------------------
[05/07 01:20:20   2835s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.4 % )     0:00:00.6 /  0:00:02.2    3.5
[05/07 01:20:20   2835s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  13.4 % )     0:00:01.5 /  0:00:01.7    1.1
[05/07 01:20:20   2835s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:20   2835s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.3 % )     0:00:00.5 /  0:00:01.2    2.6
[05/07 01:20:20   2835s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 01:20:20   2835s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.5    1.4
[05/07 01:20:20   2835s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:20   2835s] [ TransformInit          ]      1   0:00:01.0  (   9.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 01:20:20   2835s] [ OptimizationStep       ]      1   0:00:00.2  (   2.0 % )     0:00:00.4 /  0:00:00.7    1.6
[05/07 01:20:20   2835s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.4    2.2
[05/07 01:20:20   2835s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/07 01:20:20   2835s] [ OptEval                ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    3.5
[05/07 01:20:20   2835s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:20   2835s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/07 01:20:20   2835s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 01:20:20   2835s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 01:20:20   2835s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:20   2835s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:20   2835s] [ RefinePlace            ]      1   0:00:03.5  (  30.5 % )     0:00:03.5 /  0:00:07.4    2.1
[05/07 01:20:20   2835s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:20:20   2835s] [ TimingUpdate           ]      2   0:00:01.7  (  15.0 % )     0:00:01.7 /  0:00:07.3    4.3
[05/07 01:20:20   2835s] [ IncrTimingUpdate       ]      7   0:00:00.5  (   4.4 % )     0:00:00.5 /  0:00:02.0    4.0
[05/07 01:20:20   2835s] [ MISC                   ]          0:00:01.6  (  13.9 % )     0:00:01.6 /  0:00:02.5    1.6
[05/07 01:20:20   2835s] ---------------------------------------------------------------------------------------------
[05/07 01:20:20   2835s]  WnsOpt #1 TOTAL                    0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:24.6    2.2
[05/07 01:20:20   2835s] ---------------------------------------------------------------------------------------------
[05/07 01:20:20   2835s] 
[05/07 01:20:20   2835s] Begin: Collecting metrics
[05/07 01:20:20   2835s] 
	GigaOpt Setup Optimization summary:
[05/07 01:20:20   2835s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.143 |   -0.069 |         0 |       -1 |       42.86 | 0:00:06  |        5182 |
	| wns_pass_0       |     0.143 |    0.000 |         0 |        0 |       42.86 | 0:00:01  |        5333 |
	| legalization_0   |           |    0.000 |           |        0 |       42.86 | 0:00:04  |        5335 |
	| end_setup_fixing |     0.143 |    0.000 |         0 |        0 |       42.86 | 0:00:00  |        5335 |
	 ------------------------------------------------------------------------------------------------------- 
[05/07 01:20:20   2835s] 
[05/07 01:20:21   2835s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:17  |        4792 |    0 |    0 |
| wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:11  |        5335 |      |      |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:20:21   2835s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3428.2M, current mem=3392.2M)

[05/07 01:20:21   2835s] End: Collecting metrics
[05/07 01:20:21   2835s] End: GigaOpt Optimization in WNS mode
[05/07 01:20:21   2835s] *** Timing Is met
[05/07 01:20:21   2835s] *** Check timing (0:00:00.0)
[05/07 01:20:21   2836s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/07 01:20:21   2836s] *info: Marking 98 level shifter instances dont touch
[05/07 01:20:21   2836s] *info: Marking 0 isolation instances dont touch
[05/07 01:20:21   2836s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:20:21   2836s] ### Creating LA Mngr. totSessionCpu=0:47:17 mem=4793.4M
[05/07 01:20:21   2836s] ### Creating LA Mngr, finished. totSessionCpu=0:47:17 mem=4793.4M
[05/07 01:20:21   2836s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/07 01:20:21   2836s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5183.2M, EPOCH TIME: 1746606021.525942
[05/07 01:20:21   2836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:21   2836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:21   2836s] 
[05/07 01:20:21   2836s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:21   2836s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:21   2836s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.120, REAL:0.096, MEM:5183.2M, EPOCH TIME: 1746606021.622034
[05/07 01:20:21   2836s] 
[05/07 01:20:21   2836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:20:21   2836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:21   2836s] [oiPhyDebug] optDemand 378522600296.00, spDemand 146253772544.00.
[05/07 01:20:21   2836s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40841
[05/07 01:20:21   2836s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:20:21   2836s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:47:17 mem=5183.2M
[05/07 01:20:21   2836s] OPERPROF: Starting DPlace-Init at level 1, MEM:5183.2M, EPOCH TIME: 1746606021.663413
[05/07 01:20:21   2836s] Processing tracks to init pin-track alignment.
[05/07 01:20:21   2836s] z: 2, totalTracks: 1
[05/07 01:20:21   2836s] z: 4, totalTracks: 1
[05/07 01:20:21   2836s] z: 6, totalTracks: 1
[05/07 01:20:21   2836s] z: 8, totalTracks: 1
[05/07 01:20:21   2836s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:20:21   2836s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:20:21   2836s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5183.2M, EPOCH TIME: 1746606021.708730
[05/07 01:20:21   2836s] Info: 98 insts are soft-fixed.
[05/07 01:20:21   2836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:21   2836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:21   2836s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:20:21   2836s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:20:21   2836s] 
[05/07 01:20:21   2836s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:21   2836s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:21   2836s] OPERPROF:     Starting CMU at level 3, MEM:5183.2M, EPOCH TIME: 1746606021.812285
[05/07 01:20:21   2836s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.005, MEM:5183.2M, EPOCH TIME: 1746606021.817516
[05/07 01:20:21   2836s] 
[05/07 01:20:21   2836s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:20:21   2836s] Info: 98 insts are soft-fixed.
[05/07 01:20:21   2836s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.121, MEM:5183.2M, EPOCH TIME: 1746606021.829857
[05/07 01:20:21   2836s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5183.2M, EPOCH TIME: 1746606021.829960
[05/07 01:20:21   2836s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5183.2M, EPOCH TIME: 1746606021.830604
[05/07 01:20:21   2836s] 
[05/07 01:20:21   2836s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5183.2MB).
[05/07 01:20:21   2836s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.215, MEM:5183.2M, EPOCH TIME: 1746606021.878821
[05/07 01:20:21   2836s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:20:22   2837s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40841
[05/07 01:20:22   2837s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:47:19 mem=5183.4M
[05/07 01:20:22   2837s] Begin: Area Reclaim Optimization
[05/07 01:20:22   2837s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:47:18.7/0:16:52.5 (2.8), mem = 5183.4M
[05/07 01:20:22   2837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.9
[05/07 01:20:22   2837s] 
[05/07 01:20:22   2837s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:20:22   2837s] [LDM::Info] TotalInstCnt at InitDesignMc2: 40841
[05/07 01:20:22   2837s] ### Creating RouteCongInterface, started
[05/07 01:20:22   2838s] 
[05/07 01:20:22   2838s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:20:22   2838s] 
[05/07 01:20:22   2838s] #optDebug: {0, 1.000}
[05/07 01:20:22   2838s] ### Creating RouteCongInterface, finished
[05/07 01:20:22   2838s] {MG  {9 0 19.6 1.78571} }
[05/07 01:20:22   2838s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5183.4M, EPOCH TIME: 1746606022.630215
[05/07 01:20:22   2838s] Found 1 hard placement blockage before merging.
[05/07 01:20:22   2838s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:20:22   2838s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:20:22   2838s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:20:22   2838s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:20:22   2838s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:5183.4M, EPOCH TIME: 1746606022.631678
[05/07 01:20:22   2838s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.86
[05/07 01:20:22   2838s] +---------+---------+--------+--------+------------+--------+
[05/07 01:20:22   2838s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 01:20:22   2838s] +---------+---------+--------+--------+------------+--------+
[05/07 01:20:22   2838s] |   42.86%|        -|   0.000|   0.000|   0:00:00.0| 5183.4M|
[05/07 01:20:22   2838s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:20:23   2839s] |   42.86%|        0|   0.000|   0.000|   0:00:01.0| 5183.4M|
[05/07 01:20:28   2854s] |   42.72%|      215|   0.000|   0.000|   0:00:05.0| 5372.2M|
[05/07 01:20:32   2866s] |   42.68%|      209|   0.000|   0.000|   0:00:04.0| 5374.3M|
[05/07 01:20:33   2867s] |   42.68%|        5|   0.000|   0.000|   0:00:01.0| 5374.3M|
[05/07 01:20:33   2868s] |   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5374.3M|
[05/07 01:20:33   2868s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:20:33   2868s] #optDebug: RTR_SNLTF <10.0000 1.6720> <16.7200> 
[05/07 01:20:33   2868s] |   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5374.3M|
[05/07 01:20:34   2868s] +---------+---------+--------+--------+------------+--------+
[05/07 01:20:34   2868s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.68
[05/07 01:20:34   2868s] 
[05/07 01:20:34   2868s] ** Summary: Restruct = 0 Buffer Deletion = 181 Declone = 47 Resize = 206 **
[05/07 01:20:34   2868s] --------------------------------------------------------------
[05/07 01:20:34   2868s] |                                   | Total     | Sequential |
[05/07 01:20:34   2868s] --------------------------------------------------------------
[05/07 01:20:34   2868s] | Num insts resized                 |     206  |      28    |
[05/07 01:20:34   2868s] | Num insts undone                  |       8  |       0    |
[05/07 01:20:34   2868s] | Num insts Downsized               |     206  |      28    |
[05/07 01:20:34   2868s] | Num insts Samesized               |       0  |       0    |
[05/07 01:20:34   2868s] | Num insts Upsized                 |       0  |       0    |
[05/07 01:20:34   2868s] | Num multiple commits+uncommits    |       0  |       -    |
[05/07 01:20:34   2868s] --------------------------------------------------------------
[05/07 01:20:34   2869s] Bottom Preferred Layer:
[05/07 01:20:34   2869s]     None
[05/07 01:20:34   2869s] Via Pillar Rule:
[05/07 01:20:34   2869s]     None
[05/07 01:20:34   2869s] Finished writing unified metrics of routing constraints.
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] Number of times islegalLocAvaiable called = 652 skipped = 0, called in commitmove = 214, skipped in commitmove = 0
[05/07 01:20:34   2869s] End: Core Area Reclaim Optimization (cpu = 0:00:31.3) (real = 0:00:12.0) **
[05/07 01:20:34   2869s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5374.3M, EPOCH TIME: 1746606034.045466
[05/07 01:20:34   2869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44661).
[05/07 01:20:34   2869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:34   2869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:34   2869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:34   2869s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.370, REAL:0.099, MEM:5374.0M, EPOCH TIME: 1746606034.144479
[05/07 01:20:34   2869s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5374.0M, EPOCH TIME: 1746606034.164667
[05/07 01:20:34   2869s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5374.0M, EPOCH TIME: 1746606034.164909
[05/07 01:20:34   2869s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5374.0M, EPOCH TIME: 1746606034.209451
[05/07 01:20:34   2869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:34   2869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:34   2869s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:34   2869s] OPERPROF:       Starting CMU at level 4, MEM:5374.0M, EPOCH TIME: 1746606034.296499
[05/07 01:20:34   2869s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:5374.0M, EPOCH TIME: 1746606034.301113
[05/07 01:20:34   2869s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.130, REAL:0.102, MEM:5374.0M, EPOCH TIME: 1746606034.311375
[05/07 01:20:34   2869s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5374.0M, EPOCH TIME: 1746606034.311508
[05/07 01:20:34   2869s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5374.0M, EPOCH TIME: 1746606034.311964
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5374.0M, EPOCH TIME: 1746606034.345179
[05/07 01:20:34   2869s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.002, MEM:5374.0M, EPOCH TIME: 1746606034.346798
[05/07 01:20:34   2869s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.182, MEM:5374.0M, EPOCH TIME: 1746606034.347035
[05/07 01:20:34   2869s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.220, REAL:0.182, MEM:5374.0M, EPOCH TIME: 1746606034.347083
[05/07 01:20:34   2869s] TDRefine: refinePlace mode is spiral
[05/07 01:20:34   2869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.6
[05/07 01:20:34   2869s] OPERPROF: Starting Refine-Place at level 1, MEM:5374.0M, EPOCH TIME: 1746606034.351360
[05/07 01:20:34   2869s] *** Starting refinePlace (0:47:51 mem=5374.0M) ***
[05/07 01:20:34   2869s] Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:34   2869s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:34   2869s] Info: 98 insts are soft-fixed.
[05/07 01:20:34   2869s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s]  === Spiral for Logical I: (movable: 36) ===
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:34   2869s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:34   2869s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:20:34   2869s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:20:34   2869s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:34   2869s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5342.0M, EPOCH TIME: 1746606034.493154
[05/07 01:20:34   2869s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5342.0M, EPOCH TIME: 1746606034.494979
[05/07 01:20:34   2869s] Set min layer with default ( 2 )
[05/07 01:20:34   2869s] Set max layer with default ( 127 )
[05/07 01:20:34   2869s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:34   2869s] Min route layer (adjusted) = 2
[05/07 01:20:34   2869s] Max route layer (adjusted) = 10
[05/07 01:20:34   2869s] Set min layer with default ( 2 )
[05/07 01:20:34   2869s] Set max layer with default ( 127 )
[05/07 01:20:34   2869s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:34   2869s] Min route layer (adjusted) = 2
[05/07 01:20:34   2869s] Max route layer (adjusted) = 10
[05/07 01:20:34   2869s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5342.0M, EPOCH TIME: 1746606034.515191
[05/07 01:20:34   2869s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5342.0M, EPOCH TIME: 1746606034.516717
[05/07 01:20:34   2869s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5342.0M, EPOCH TIME: 1746606034.516846
[05/07 01:20:34   2869s] Starting refinePlace ...
[05/07 01:20:34   2869s] Set min layer with default ( 2 )
[05/07 01:20:34   2869s] Set max layer with default ( 127 )
[05/07 01:20:34   2869s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:34   2869s] Min route layer (adjusted) = 2
[05/07 01:20:34   2869s] Max route layer (adjusted) = 10
[05/07 01:20:34   2869s] One DDP V2 for no tweak run.
[05/07 01:20:34   2869s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:20:34   2869s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:20:34   2869s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s]  === Spiral for Logical I: (movable: 2197) ===
[05/07 01:20:34   2869s] 
[05/07 01:20:34   2869s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:34   2870s] 
[05/07 01:20:34   2870s]  === Spiral for Logical I: (movable: 161) ===
[05/07 01:20:34   2870s] 
[05/07 01:20:34   2870s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:34   2870s] 
[05/07 01:20:34   2870s]  === Spiral for Logical I: (movable: 38118) ===
[05/07 01:20:34   2870s] 
[05/07 01:20:34   2870s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:36   2873s] 
[05/07 01:20:36   2873s]  Info: 0 filler has been deleted!
[05/07 01:20:36   2873s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/07 01:20:36   2873s] [CPU] RefinePlace/Spiral (cpu=0:00:01.8, real=0:00:00.0)
[05/07 01:20:36   2873s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:20:36   2873s] [CPU] RefinePlace/Legalization (cpu=0:00:04.0, real=0:00:02.0, mem=5342.0MB) @(0:47:51 - 0:47:55).
[05/07 01:20:36   2873s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:36   2873s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:02.0 MEM: 5342.0MB
[05/07 01:20:36   2873s] Statistics of distance of Instance movement in refine placement:
[05/07 01:20:36   2873s]   maximum (X+Y) =         0.00 um
[05/07 01:20:36   2873s]   mean    (X+Y) =         0.00 um
[05/07 01:20:36   2873s] Summary Report:
[05/07 01:20:36   2873s] Instances move: 0 (out of 40574 movable)
[05/07 01:20:36   2873s] Instances flipped: 0
[05/07 01:20:36   2873s] Mean displacement: 0.00 um
[05/07 01:20:36   2873s] Max displacement: 0.00 um 
[05/07 01:20:36   2873s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:20:36   2873s] Total instances moved : 0
[05/07 01:20:36   2873s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:4.050, REAL:1.636, MEM:5342.0M, EPOCH TIME: 1746606036.152906
[05/07 01:20:36   2873s] Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
[05/07 01:20:36   2873s] Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 5342.0MB
[05/07 01:20:36   2873s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:02.0, mem=5342.0MB) @(0:47:51 - 0:47:55).
[05/07 01:20:36   2873s] *** Finished refinePlace (0:47:55 mem=5342.0M) ***
[05/07 01:20:36   2873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.6
[05/07 01:20:36   2873s] OPERPROF: Finished Refine-Place at level 1, CPU:4.260, REAL:1.841, MEM:5342.0M, EPOCH TIME: 1746606036.192718
[05/07 01:20:36   2874s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5342.0M, EPOCH TIME: 1746606036.492098
[05/07 01:20:36   2874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42714).
[05/07 01:20:36   2874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:36   2874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:36   2874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:36   2874s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.440, REAL:0.122, MEM:5374.0M, EPOCH TIME: 1746606036.613939
[05/07 01:20:36   2874s] *** maximum move = 0.00 um ***
[05/07 01:20:36   2874s] *** Finished re-routing un-routed nets (5374.0M) ***
[05/07 01:20:36   2874s] OPERPROF: Starting DPlace-Init at level 1, MEM:5374.0M, EPOCH TIME: 1746606036.701674
[05/07 01:20:36   2874s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5374.0M, EPOCH TIME: 1746606036.767965
[05/07 01:20:36   2874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:36   2874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:36   2875s] 
[05/07 01:20:36   2875s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:36   2875s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:36   2875s] OPERPROF:     Starting CMU at level 3, MEM:5374.0M, EPOCH TIME: 1746606036.922422
[05/07 01:20:36   2875s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:5374.0M, EPOCH TIME: 1746606036.928818
[05/07 01:20:36   2875s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.175, MEM:5374.0M, EPOCH TIME: 1746606036.942812
[05/07 01:20:36   2875s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5374.0M, EPOCH TIME: 1746606036.942945
[05/07 01:20:36   2875s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5374.0M, EPOCH TIME: 1746606036.943643
[05/07 01:20:36   2875s] 
[05/07 01:20:36   2875s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5374.0M, EPOCH TIME: 1746606036.981466
[05/07 01:20:36   2875s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.002, MEM:5374.0M, EPOCH TIME: 1746606036.983038
[05/07 01:20:36   2875s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.282, MEM:5374.0M, EPOCH TIME: 1746606036.983275
[05/07 01:20:37   2875s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:20:37   2876s] 
[05/07 01:20:37   2876s] *** Finish Physical Update (cpu=0:00:07.1 real=0:00:03.0 mem=5374.3M) ***
[05/07 01:20:37   2876s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:20:37   2876s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 40614
[05/07 01:20:37   2876s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.9
[05/07 01:20:37   2876s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:38.5/0:00:15.1 (2.5), totSession cpu/real = 0:47:57.2/0:17:07.6 (2.8), mem = 5374.3M
[05/07 01:20:37   2876s] 
[05/07 01:20:37   2876s] =============================================================================================
[05/07 01:20:37   2876s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/07 01:20:37   2876s] =============================================================================================
[05/07 01:20:37   2876s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:20:37   2876s] ---------------------------------------------------------------------------------------------
[05/07 01:20:37   2876s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.6
[05/07 01:20:37   2876s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:37   2876s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:20:37   2876s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.4    1.5
[05/07 01:20:37   2876s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:37   2876s] [ OptimizationStep       ]      1   0:00:01.4  (   9.5 % )     0:00:11.1 /  0:00:30.3    2.7
[05/07 01:20:37   2876s] [ OptSingleIteration     ]      6   0:00:00.7  (   4.3 % )     0:00:09.7 /  0:00:28.8    3.0
[05/07 01:20:37   2876s] [ OptGetWeight           ]    358   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/07 01:20:37   2876s] [ OptEval                ]    358   0:00:02.6  (  17.3 % )     0:00:02.6 /  0:00:15.6    6.0
[05/07 01:20:37   2876s] [ OptCommit              ]    358   0:00:00.5  (   3.0 % )     0:00:00.5 /  0:00:00.5    1.1
[05/07 01:20:37   2876s] [ PostCommitDelayUpdate  ]    360   0:00:00.4  (   2.7 % )     0:00:03.8 /  0:00:07.5    2.0
[05/07 01:20:37   2876s] [ IncrDelayCalc          ]    235   0:00:03.4  (  22.2 % )     0:00:03.4 /  0:00:06.9    2.1
[05/07 01:20:37   2876s] [ RefinePlace            ]      1   0:00:03.2  (  20.9 % )     0:00:03.2 /  0:00:07.1    2.2
[05/07 01:20:37   2876s] [ TimingUpdate           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:20:37   2876s] [ IncrTimingUpdate       ]     65   0:00:02.2  (  14.3 % )     0:00:02.2 /  0:00:04.5    2.1
[05/07 01:20:37   2876s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.4
[05/07 01:20:37   2876s] ---------------------------------------------------------------------------------------------
[05/07 01:20:37   2876s]  AreaOpt #2 TOTAL                   0:00:15.1  ( 100.0 % )     0:00:15.1 /  0:00:38.5    2.5
[05/07 01:20:37   2876s] ---------------------------------------------------------------------------------------------
[05/07 01:20:37   2876s] 
[05/07 01:20:37   2876s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40614
[05/07 01:20:37   2876s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5246.2M, EPOCH TIME: 1746606037.282197
[05/07 01:20:37   2876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4051).
[05/07 01:20:37   2876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:37   2876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:37   2876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:37   2876s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.420, REAL:0.106, MEM:4796.0M, EPOCH TIME: 1746606037.388266
[05/07 01:20:37   2876s] End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:15, mem=4795.96M, totSessionCpu=0:47:58).
[05/07 01:20:37   2876s] Begin: Collecting metrics
[05/07 01:20:37   2876s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:17  |        4792 |    0 |    0 |
| wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:11  |        5335 |      |      |
| area_reclaiming_2       |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:16  |        4796 |      |      |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:20:37   2876s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3430.4M, current mem=3391.8M)

[05/07 01:20:37   2876s] End: Collecting metrics
[05/07 01:20:37   2877s] **INFO: Flow update: Design timing is met.
[05/07 01:20:37   2877s] Begin: GigaOpt postEco DRV Optimization
[05/07 01:20:37   2877s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/07 01:20:37   2877s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:47:58.0/0:17:08.2 (2.8), mem = 4796.0M
[05/07 01:20:38   2877s] *info: Marking 98 level shifter instances dont touch
[05/07 01:20:38   2877s] *info: Marking 0 isolation instances dont touch
[05/07 01:20:38   2877s] Info: 88 clock nets excluded from IPO operation.
[05/07 01:20:38   2877s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.10
[05/07 01:20:38   2877s] 
[05/07 01:20:38   2877s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:20:38   2877s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4796.0M, EPOCH TIME: 1746606038.320357
[05/07 01:20:38   2877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:38   2877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:38   2877s] 
[05/07 01:20:38   2877s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:38   2877s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:38   2877s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.100, MEM:4796.0M, EPOCH TIME: 1746606038.420228
[05/07 01:20:38   2877s] 
[05/07 01:20:38   2877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:20:38   2877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:38   2877s] [oiPhyDebug] optDemand 377923582888.00, spDemand 145654755136.00.
[05/07 01:20:38   2877s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40614
[05/07 01:20:38   2877s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:20:38   2877s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:47:59 mem=4796.0M
[05/07 01:20:38   2877s] OPERPROF: Starting DPlace-Init at level 1, MEM:4796.0M, EPOCH TIME: 1746606038.472945
[05/07 01:20:38   2877s] Processing tracks to init pin-track alignment.
[05/07 01:20:38   2877s] z: 2, totalTracks: 1
[05/07 01:20:38   2877s] z: 4, totalTracks: 1
[05/07 01:20:38   2877s] z: 6, totalTracks: 1
[05/07 01:20:38   2877s] z: 8, totalTracks: 1
[05/07 01:20:38   2877s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:20:38   2877s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:20:38   2877s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4796.0M, EPOCH TIME: 1746606038.525747
[05/07 01:20:38   2877s] Info: 98 insts are soft-fixed.
[05/07 01:20:38   2877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:38   2877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:38   2877s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:20:38   2877s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:20:38   2877s] 
[05/07 01:20:38   2877s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:38   2877s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:38   2877s] OPERPROF:     Starting CMU at level 3, MEM:4796.0M, EPOCH TIME: 1746606038.624006
[05/07 01:20:38   2877s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:4796.0M, EPOCH TIME: 1746606038.628558
[05/07 01:20:38   2877s] 
[05/07 01:20:38   2877s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:20:38   2877s] Info: 98 insts are soft-fixed.
[05/07 01:20:38   2877s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.114, MEM:4796.0M, EPOCH TIME: 1746606038.639792
[05/07 01:20:38   2877s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4796.0M, EPOCH TIME: 1746606038.639887
[05/07 01:20:38   2877s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4796.0M, EPOCH TIME: 1746606038.640493
[05/07 01:20:38   2877s] 
[05/07 01:20:38   2877s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4796.0MB).
[05/07 01:20:38   2877s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.206, MEM:4796.0M, EPOCH TIME: 1746606038.679254
[05/07 01:20:38   2878s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:20:38   2878s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40614
[05/07 01:20:38   2878s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:48:00 mem=4796.2M
[05/07 01:20:38   2878s] ### Creating RouteCongInterface, started
[05/07 01:20:39   2879s] 
[05/07 01:20:39   2879s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:20:39   2879s] 
[05/07 01:20:39   2879s] #optDebug: {0, 1.000}
[05/07 01:20:39   2879s] ### Creating RouteCongInterface, finished
[05/07 01:20:39   2879s] {MG  {9 0 19.6 1.78571} }
[05/07 01:20:39   2879s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:20:39   2880s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:20:39   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:39   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:39   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:20:40   2881s] AoF 930.9430um
[05/07 01:20:40   2881s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:20:40   2881s] [GPS-DRV] drvFixingStage: Small Scale
[05/07 01:20:40   2881s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:20:40   2881s] [GPS-DRV] setupTNSCost  : 1
[05/07 01:20:40   2881s] [GPS-DRV] maxIter       : 3
[05/07 01:20:40   2881s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/07 01:20:40   2881s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:20:40   2881s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:20:40   2881s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:20:40   2881s] [GPS-DRV] maxLocalDensity: 0.98
[05/07 01:20:40   2881s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:20:40   2881s] [GPS-DRV] Dflt RT Characteristic Length 474.665um AoF 930.943um x 1
[05/07 01:20:40   2881s] [GPS-DRV] isCPECostingOn: false
[05/07 01:20:40   2881s] [GPS-DRV] All active and enabled setup views
[05/07 01:20:40   2881s] [GPS-DRV]     test_worst_scenario
[05/07 01:20:40   2881s] [GPS-DRV]     func_worst_scenario
[05/07 01:20:40   2881s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:20:40   2881s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:20:40   2881s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:20:40   2881s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/07 01:20:40   2881s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:20:40   2881s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5186.0M, EPOCH TIME: 1746606040.305772
[05/07 01:20:40   2881s] Found 1 hard placement blockage before merging.
[05/07 01:20:40   2881s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:20:40   2881s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:20:40   2881s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:20:40   2881s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:20:40   2881s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:5186.0M, EPOCH TIME: 1746606040.307329
[05/07 01:20:40   2882s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/07 01:20:40   2882s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:20:40   2882s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:20:40   2882s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 01:20:40   2882s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:20:40   2882s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 01:20:40   2882s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:20:40   2883s] Info: violation cost 1.213966 (cap = 1.213966, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:20:40   2883s] |     0|     0|     0.00|     8|    16|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%|          |         |
[05/07 01:20:41   2884s] Info: violation cost 1.198437 (cap = 1.198437, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:20:41   2884s] |     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       1| 42.68%| 0:00:01.0|  5369.0M|
[05/07 01:20:41   2885s] Info: violation cost 1.198437 (cap = 1.198437, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:20:41   2885s] |     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%| 0:00:00.0|  5374.1M|
[05/07 01:20:41   2885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:20:41   2885s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:20:41   2885s] 
[05/07 01:20:41   2885s] ###############################################################################
[05/07 01:20:41   2885s] #
[05/07 01:20:41   2885s] #  Large fanout net report:  
[05/07 01:20:41   2885s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 01:20:41   2885s] #     - current density: 42.68
[05/07 01:20:41   2885s] #
[05/07 01:20:41   2885s] #  List of high fanout nets:
[05/07 01:20:41   2885s] #
[05/07 01:20:41   2885s] ###############################################################################
[05/07 01:20:41   2885s] Bottom Preferred Layer:
[05/07 01:20:41   2885s]     None
[05/07 01:20:41   2885s] Via Pillar Rule:
[05/07 01:20:41   2885s]     None
[05/07 01:20:41   2885s] Finished writing unified metrics of routing constraints.
[05/07 01:20:41   2885s] 
[05/07 01:20:41   2885s] 
[05/07 01:20:41   2885s] =======================================================================
[05/07 01:20:41   2885s]                 Reasons for remaining drv violations
[05/07 01:20:41   2885s] =======================================================================
[05/07 01:20:41   2885s] *info: Total 7 net(s) have violations which can't be fixed by DRV optimization.
[05/07 01:20:41   2885s] 
[05/07 01:20:41   2885s] 
[05/07 01:20:41   2885s] *** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:01.0 mem=5374.1M) ***
[05/07 01:20:41   2885s] 
[05/07 01:20:41   2885s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:20:41   2886s] Total-nets :: 43160, Stn-nets :: 260, ratio :: 0.60241 %, Total-len 955926, Stn-len 17402.9
[05/07 01:20:41   2886s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40614
[05/07 01:20:41   2886s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5246.0M, EPOCH TIME: 1746606041.675049
[05/07 01:20:41   2886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44661).
[05/07 01:20:41   2886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:41   2886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:41   2886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:41   2886s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.430, REAL:0.128, MEM:4795.8M, EPOCH TIME: 1746606041.802561
[05/07 01:20:41   2886s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.10
[05/07 01:20:41   2886s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:09.5/0:00:03.9 (2.4), totSession cpu/real = 0:48:07.5/0:17:12.2 (2.8), mem = 4795.8M
[05/07 01:20:41   2886s] 
[05/07 01:20:41   2886s] =============================================================================================
[05/07 01:20:41   2886s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.10-p003_1
[05/07 01:20:41   2886s] =============================================================================================
[05/07 01:20:41   2886s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:20:41   2886s] ---------------------------------------------------------------------------------------------
[05/07 01:20:41   2886s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.5
[05/07 01:20:41   2886s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:41   2886s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.6 % )     0:00:00.5 /  0:00:01.2    2.7
[05/07 01:20:41   2886s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.2    1.0
[05/07 01:20:41   2886s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  10.0 % )     0:00:00.4 /  0:00:00.5    1.4
[05/07 01:20:41   2886s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:41   2886s] [ OptimizationStep       ]      1   0:00:00.4  (   9.3 % )     0:00:01.0 /  0:00:03.5    3.7
[05/07 01:20:41   2886s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.5    3.7
[05/07 01:20:41   2886s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:41   2886s] [ OptEval                ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.4    5.6
[05/07 01:20:41   2886s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:20:41   2886s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[05/07 01:20:41   2886s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.5
[05/07 01:20:41   2886s] [ DrvFindVioNets         ]      3   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:01.5    6.8
[05/07 01:20:41   2886s] [ DrvComputeSummary      ]      3   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:01.2    5.0
[05/07 01:20:41   2886s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.3    1.3
[05/07 01:20:41   2886s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[05/07 01:20:41   2886s] [ MISC                   ]          0:00:01.9  (  47.6 % )     0:00:01.9 /  0:00:03.8    2.0
[05/07 01:20:41   2886s] ---------------------------------------------------------------------------------------------
[05/07 01:20:41   2886s]  DrvOpt #4 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:09.5    2.4
[05/07 01:20:41   2886s] ---------------------------------------------------------------------------------------------
[05/07 01:20:41   2886s] 
[05/07 01:20:41   2886s] Begin: Collecting metrics
[05/07 01:20:42   2886s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:17  |        4792 |    0 |    0 |
| wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:11  |        5335 |      |      |
| area_reclaiming_2       |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:16  |        4796 |      |      |
| drv_eco_fixing          |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:04  |        4796 |    0 |    7 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:20:42   2886s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3391.8M, current mem=3389.5M)

[05/07 01:20:42   2886s] End: Collecting metrics
[05/07 01:20:42   2886s] End: GigaOpt postEco DRV Optimization
[05/07 01:20:42   2886s] **INFO: Flow update: Design timing is met.
[05/07 01:20:42   2886s] Running refinePlace -preserveRouting true
[05/07 01:20:42   2886s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4795.8M, EPOCH TIME: 1746606042.123719
[05/07 01:20:42   2886s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4795.8M, EPOCH TIME: 1746606042.123865
[05/07 01:20:42   2886s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4795.8M, EPOCH TIME: 1746606042.123949
[05/07 01:20:42   2886s] Processing tracks to init pin-track alignment.
[05/07 01:20:42   2886s] z: 2, totalTracks: 1
[05/07 01:20:42   2886s] z: 4, totalTracks: 1
[05/07 01:20:42   2886s] z: 6, totalTracks: 1
[05/07 01:20:42   2886s] z: 8, totalTracks: 1
[05/07 01:20:42   2886s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:20:42   2886s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:20:42   2886s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4795.8M, EPOCH TIME: 1746606042.183624
[05/07 01:20:42   2886s] Info: 98 insts are soft-fixed.
[05/07 01:20:42   2886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:42   2886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:42   2886s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:20:42   2886s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:20:42   2886s] 
[05/07 01:20:42   2886s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:42   2886s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:42   2886s] OPERPROF:         Starting CMU at level 5, MEM:4795.8M, EPOCH TIME: 1746606042.264480
[05/07 01:20:42   2886s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:4795.8M, EPOCH TIME: 1746606042.268620
[05/07 01:20:42   2886s] 
[05/07 01:20:42   2886s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:20:42   2886s] Info: 98 insts are soft-fixed.
[05/07 01:20:42   2886s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.120, REAL:0.095, MEM:4795.8M, EPOCH TIME: 1746606042.278694
[05/07 01:20:42   2886s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4795.8M, EPOCH TIME: 1746606042.278797
[05/07 01:20:42   2886s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.001, MEM:4795.8M, EPOCH TIME: 1746606042.279374
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4795.8MB).
[05/07 01:20:42   2887s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.220, REAL:0.185, MEM:4795.8M, EPOCH TIME: 1746606042.309319
[05/07 01:20:42   2887s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.220, REAL:0.186, MEM:4795.8M, EPOCH TIME: 1746606042.309371
[05/07 01:20:42   2887s] TDRefine: refinePlace mode is spiral
[05/07 01:20:42   2887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.7
[05/07 01:20:42   2887s] OPERPROF:   Starting Refine-Place at level 2, MEM:4795.8M, EPOCH TIME: 1746606042.315680
[05/07 01:20:42   2887s] *** Starting refinePlace (0:48:08 mem=4795.8M) ***
[05/07 01:20:42   2887s] Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:42   2887s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:42   2887s] Info: 98 insts are soft-fixed.
[05/07 01:20:42   2887s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s]  === Spiral for Logical I: (movable: 36) ===
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:42   2887s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:42   2887s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4763.8M, EPOCH TIME: 1746606042.428505
[05/07 01:20:42   2887s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.002, MEM:4763.8M, EPOCH TIME: 1746606042.430282
[05/07 01:20:42   2887s] Set min layer with default ( 2 )
[05/07 01:20:42   2887s] Set max layer with default ( 127 )
[05/07 01:20:42   2887s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:42   2887s] Min route layer (adjusted) = 2
[05/07 01:20:42   2887s] Max route layer (adjusted) = 10
[05/07 01:20:42   2887s] Set min layer with default ( 2 )
[05/07 01:20:42   2887s] Set max layer with default ( 127 )
[05/07 01:20:42   2887s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:42   2887s] Min route layer (adjusted) = 2
[05/07 01:20:42   2887s] Max route layer (adjusted) = 10
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Starting Small incrNP...
[05/07 01:20:42   2887s] User Input Parameters:
[05/07 01:20:42   2887s] - Congestion Driven    : Off
[05/07 01:20:42   2887s] - Timing Driven        : Off
[05/07 01:20:42   2887s] - Area-Violation Based : Off
[05/07 01:20:42   2887s] - Start Rollback Level : -5
[05/07 01:20:42   2887s] - Legalized            : On
[05/07 01:20:42   2887s] - Window Based         : Off
[05/07 01:20:42   2887s] - eDen incr mode       : Off
[05/07 01:20:42   2887s] - Small incr mode      : On
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] powerDomain PD_ORCA_TOP : bins with density > 0.750 = 11.35 % ( 241 / 2124 )
[05/07 01:20:42   2887s] powerDomain PD_RISC_CORE : bins with density > 0.750 =  3.64 % ( 10 / 275 )
[05/07 01:20:42   2887s] Density distribution unevenness ratio = 36.378%
[05/07 01:20:42   2887s] Density distribution unevenness ratio (U70) = 4.818%
[05/07 01:20:42   2887s] Density distribution unevenness ratio (U80) = 0.056%
[05/07 01:20:42   2887s] Density distribution unevenness ratio (U90) = 0.000%
[05/07 01:20:42   2887s] cost 0.881818, thresh 1.000000
[05/07 01:20:42   2887s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4763.8M)
[05/07 01:20:42   2887s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[05/07 01:20:42   2887s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4763.8M, EPOCH TIME: 1746606042.501204
[05/07 01:20:42   2887s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:4763.8M, EPOCH TIME: 1746606042.502681
[05/07 01:20:42   2887s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4763.8M, EPOCH TIME: 1746606042.502805
[05/07 01:20:42   2887s] Starting refinePlace ...
[05/07 01:20:42   2887s] Set min layer with default ( 2 )
[05/07 01:20:42   2887s] Set max layer with default ( 127 )
[05/07 01:20:42   2887s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:42   2887s] Min route layer (adjusted) = 2
[05/07 01:20:42   2887s] Max route layer (adjusted) = 10
[05/07 01:20:42   2887s] One DDP V2 for no tweak run.
[05/07 01:20:42   2887s] Set min layer with default ( 2 )
[05/07 01:20:42   2887s] Set max layer with default ( 127 )
[05/07 01:20:42   2887s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:42   2887s] Min route layer (adjusted) = 2
[05/07 01:20:42   2887s] Max route layer (adjusted) = 10
[05/07 01:20:42   2887s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:20:42   2887s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:20:42   2887s] DDP markSite nrRow 104 nrJob 104
[05/07 01:20:42   2887s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:20:42   2887s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:20:42   2887s] DDP markSite nrRow 355 nrJob 355
[05/07 01:20:42   2887s]   Spread Effort: high, pre-route mode, useDDP on.
[05/07 01:20:42   2887s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4805.3MB) @(0:48:08 - 0:48:08).
[05/07 01:20:42   2887s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:42   2887s] wireLenOptFixPriorityInst 3258 inst fixed
[05/07 01:20:42   2887s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:20:42   2887s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:20:42   2887s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s]  === Spiral for Logical I: (movable: 2197) ===
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s]  === Spiral for Logical I: (movable: 161) ===
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s]  === Spiral for Logical I: (movable: 38118) ===
[05/07 01:20:42   2887s] 
[05/07 01:20:42   2887s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:20:44   2891s] 
[05/07 01:20:44   2891s]  Info: 0 filler has been deleted!
[05/07 01:20:44   2891s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/07 01:20:44   2891s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:00.0)
[05/07 01:20:44   2891s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:20:44   2891s] [CPU] RefinePlace/Legalization (cpu=0:00:04.1, real=0:00:02.0, mem=4773.3MB) @(0:48:09 - 0:48:13).
[05/07 01:20:44   2891s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:20:44   2891s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 4773.3MB
[05/07 01:20:44   2891s] Statistics of distance of Instance movement in refine placement:
[05/07 01:20:44   2891s]   maximum (X+Y) =         0.00 um
[05/07 01:20:44   2891s]   mean    (X+Y) =         0.00 um
[05/07 01:20:44   2891s] Summary Report:
[05/07 01:20:44   2891s] Instances move: 0 (out of 40574 movable)
[05/07 01:20:44   2891s] Instances flipped: 0
[05/07 01:20:44   2891s] Mean displacement: 0.00 um
[05/07 01:20:44   2891s] Max displacement: 0.00 um 
[05/07 01:20:44   2891s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:20:44   2891s] Total instances moved : 0
[05/07 01:20:44   2891s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:4.470, REAL:1.932, MEM:4773.3M, EPOCH TIME: 1746606044.435106
[05/07 01:20:44   2891s] Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
[05/07 01:20:44   2891s] Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 4773.3MB
[05/07 01:20:44   2891s] [CPU] RefinePlace/total (cpu=0:00:04.7, real=0:00:02.0, mem=4773.3MB) @(0:48:08 - 0:48:13).
[05/07 01:20:44   2891s] *** Finished refinePlace (0:48:13 mem=4773.3M) ***
[05/07 01:20:44   2891s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.7
[05/07 01:20:44   2891s] OPERPROF:   Finished Refine-Place at level 2, CPU:4.710, REAL:2.153, MEM:4773.3M, EPOCH TIME: 1746606044.469101
[05/07 01:20:44   2891s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4773.3M, EPOCH TIME: 1746606044.469160
[05/07 01:20:44   2891s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42714).
[05/07 01:20:44   2891s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:44   2892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:44   2892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:44   2892s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.420, REAL:0.121, MEM:4796.3M, EPOCH TIME: 1746606044.589801
[05/07 01:20:44   2892s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:5.360, REAL:2.466, MEM:4796.3M, EPOCH TIME: 1746606044.590025
[05/07 01:20:44   2892s] **INFO: Flow update: Design timing is met.
[05/07 01:20:44   2892s] **INFO: Flow update: Design timing is met.
[05/07 01:20:44   2892s] **INFO: Flow update: Design timing is met.
[05/07 01:20:44   2892s] Register exp ratio and priority group on 0 nets on 43176 nets : 
[05/07 01:20:45   2892s] 
[05/07 01:20:45   2892s] Active setup views:
[05/07 01:20:45   2892s]  func_worst_scenario
[05/07 01:20:45   2892s]   Dominating endpoints: 6086
[05/07 01:20:45   2892s]   Dominating TNS: -0.000
[05/07 01:20:45   2892s] 
[05/07 01:20:45   2892s]  test_worst_scenario
[05/07 01:20:45   2892s]   Dominating endpoints: 2763
[05/07 01:20:45   2892s]   Dominating TNS: -0.000
[05/07 01:20:45   2892s] 
[05/07 01:20:48   2902s] Extraction called for design 'ORCA_TOP' of instances=40614 and nets=44220 using extraction engine 'preRoute' .
[05/07 01:20:48   2902s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 01:20:48   2902s] Type 'man IMPEXT-3530' for more detail.
[05/07 01:20:48   2902s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:20:48   2902s] RC Extraction called in multi-corner(2) mode.
[05/07 01:20:48   2902s] RCMode: PreRoute
[05/07 01:20:48   2902s]       RC Corner Indexes            0       1   
[05/07 01:20:48   2902s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:20:48   2902s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:20:48   2902s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:20:48   2902s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:20:48   2902s] Shrink Factor                : 1.00000
[05/07 01:20:48   2902s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:20:48   2902s] Using capacitance table file ...
[05/07 01:20:48   2902s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/07 01:20:48   2902s] Grid density data update skipped
[05/07 01:20:48   2902s] eee: pegSigSF=1.070000
[05/07 01:20:48   2902s] Initializing multi-corner capacitance tables ... 
[05/07 01:20:48   2902s] Initializing multi-corner resistance tables ...
[05/07 01:20:48   2902s] eee: Grid unit RC data computation started
[05/07 01:20:48   2903s] eee: Grid unit RC data computation completed
[05/07 01:20:48   2903s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:20:48   2903s] eee: l=2 avDens=0.125678 usedTrk=13689.681888 availTrk=108926.960642 sigTrk=13689.681888
[05/07 01:20:48   2903s] eee: l=3 avDens=0.367391 usedTrk=20227.641511 availTrk=55057.499880 sigTrk=20227.641511
[05/07 01:20:48   2903s] eee: l=4 avDens=0.181388 usedTrk=10094.388521 availTrk=55650.696082 sigTrk=10094.388521
[05/07 01:20:48   2903s] eee: l=5 avDens=0.352489 usedTrk=10181.645989 availTrk=28884.993732 sigTrk=10181.645989
[05/07 01:20:48   2903s] eee: l=6 avDens=0.105302 usedTrk=5504.915785 availTrk=52277.500000 sigTrk=5504.915785
[05/07 01:20:48   2903s] eee: l=7 avDens=0.313288 usedTrk=8701.585402 availTrk=27775.000000 sigTrk=8723.670031
[05/07 01:20:48   2903s] eee: l=8 avDens=0.074704 usedTrk=1009.720336 availTrk=13516.250000 sigTrk=1009.720336
[05/07 01:20:48   2903s] eee: l=9 avDens=0.087327 usedTrk=360.223623 availTrk=4125.000000 sigTrk=360.223623
[05/07 01:20:48   2903s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:20:48   2903s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:20:48   2903s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:20:48   2903s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.358697 uaWl=0.000000 uaWlH=0.408400 aWlH=0.000000 lMod=0 pMax=0.889600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:20:48   2903s] eee: NetCapCache creation started. (Current Mem: 4608.320M) 
[05/07 01:20:48   2903s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4611.336M) 
[05/07 01:20:48   2903s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:20:48   2903s] eee: Metal Layers Info:
[05/07 01:20:48   2903s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:20:48   2903s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:20:48   2903s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:20:48   2903s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | H | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.111 |   1.79 | V | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.090 |   1.79 | V | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.090 |   1.79 | H | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  4 |
[05/07 01:20:48   2903s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/07 01:20:48   2903s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/07 01:20:48   2903s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:20:48   2903s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:20:48   2903s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 4611.336M)
[05/07 01:20:48   2903s] Skewing Data Summary (End_of_FINAL)
[05/07 01:20:50   2908s] 
[05/07 01:20:50   2908s] Skew summary for view test_worst_scenario:
[05/07 01:20:50   2908s] * Accumulated skew : count = 0
[05/07 01:20:50   2908s] *     Internal use : count = 0
[05/07 01:20:50   2908s] 
[05/07 01:20:50   2908s] Skew summary for view func_worst_scenario:
[05/07 01:20:50   2908s] * Accumulated skew : count = 0
[05/07 01:20:50   2908s] *     Internal use : count = 0
[05/07 01:20:50   2908s] 
[05/07 01:20:50   2908s] Starting delay calculation for Setup views
[05/07 01:20:50   2908s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:20:50   2908s] #################################################################################
[05/07 01:20:50   2908s] # Design Stage: PreRoute
[05/07 01:20:50   2908s] # Design Name: ORCA_TOP
[05/07 01:20:50   2908s] # Design Mode: 90nm
[05/07 01:20:50   2908s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:20:50   2908s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:20:50   2908s] # Signoff Settings: SI Off 
[05/07 01:20:50   2908s] #################################################################################
[05/07 01:20:51   2910s] Topological Sorting (REAL = 0:00:00.0, MEM = 4621.8M, InitMEM = 4621.8M)
[05/07 01:20:52   2913s] Calculate delays in BcWc mode...
[05/07 01:20:52   2913s] Calculate delays in BcWc mode...
[05/07 01:20:52   2913s] Start delay calculation (fullDC) (8 T). (MEM=3333.87)
[05/07 01:20:52   2914s] End AAE Lib Interpolated Model. (MEM=4633.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:20:55   2929s] Total number of fetched objects 49739
[05/07 01:20:55   2929s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[05/07 01:20:55   2929s] End delay calculation. (MEM=3376.1 CPU=0:00:11.8 REAL=0:00:02.0)
[05/07 01:20:55   2929s] End delay calculation (fullDC). (MEM=3376.1 CPU=0:00:16.1 REAL=0:00:03.0)
[05/07 01:20:55   2929s] *** CDM Built up (cpu=0:00:21.6  real=0:00:05.0  mem= 5105.2M) ***
[05/07 01:20:56   2934s] *** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:06.0 totSessionCpu=0:48:55 mem=5105.2M)
[05/07 01:20:56   2935s] OPTC: user 20.0
[05/07 01:20:56   2935s] Running pre-eGR process
[05/07 01:20:56   2935s] (I)      Started Early Global Route ( Curr Mem: 4.35 MB )
[05/07 01:20:56   2935s] (I)      Initializing eGR engine (regular)
[05/07 01:20:56   2935s] Set min layer with default ( 2 )
[05/07 01:20:56   2935s] Set max layer with default ( 127 )
[05/07 01:20:56   2935s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:56   2935s] Min route layer (adjusted) = 2
[05/07 01:20:56   2935s] Max route layer (adjusted) = 10
[05/07 01:20:56   2935s] (I)      clean place blk overflow:
[05/07 01:20:56   2935s] (I)      H : enabled 1.00 0
[05/07 01:20:56   2935s] (I)      V : enabled 1.00 0
[05/07 01:20:56   2935s] (I)      Initializing eGR engine (regular)
[05/07 01:20:56   2935s] Set min layer with default ( 2 )
[05/07 01:20:56   2935s] Set max layer with default ( 127 )
[05/07 01:20:56   2935s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:20:56   2935s] Min route layer (adjusted) = 2
[05/07 01:20:56   2935s] Max route layer (adjusted) = 10
[05/07 01:20:56   2935s] (I)      clean place blk overflow:
[05/07 01:20:56   2935s] (I)      H : enabled 1.00 0
[05/07 01:20:56   2935s] (I)      V : enabled 1.00 0
[05/07 01:20:56   2935s] (I)      Started Early Global Route kernel ( Curr Mem: 4.35 MB )
[05/07 01:20:56   2935s] (I)      Running eGR Regular flow
[05/07 01:20:56   2935s] (I)      # wire layers (front) : 11
[05/07 01:20:56   2935s] (I)      # wire layers (back)  : 0
[05/07 01:20:56   2935s] (I)      min wire layer : 1
[05/07 01:20:56   2935s] (I)      max wire layer : 10
[05/07 01:20:56   2935s] (I)      # cut layers (front) : 10
[05/07 01:20:56   2935s] (I)      # cut layers (back)  : 0
[05/07 01:20:56   2935s] (I)      min cut layer : 1
[05/07 01:20:56   2935s] (I)      max cut layer : 9
[05/07 01:20:56   2935s] (I)      =================================== Layers ===================================
[05/07 01:20:56   2935s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:20:56   2935s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:20:56   2935s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:20:56   2935s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:20:56   2935s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:20:56   2935s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:20:56   2935s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:20:56   2935s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:20:56   2935s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:20:56   2935s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:20:56   2935s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:20:56   2935s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:20:56   2935s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:20:56   2935s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:20:56   2935s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:20:56   2935s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:20:56   2935s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:20:56   2935s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:20:56   2935s] (I)      Started Import and model ( Curr Mem: 4.35 MB )
[05/07 01:20:56   2935s] (I)      == Non-default Options ==
[05/07 01:20:56   2935s] (I)      Build term to term wires                           : false
[05/07 01:20:56   2935s] (I)      Maximum routing layer                              : 10
[05/07 01:20:56   2935s] (I)      Top routing layer                                  : 10
[05/07 01:20:56   2935s] (I)      Number of threads                                  : 8
[05/07 01:20:56   2935s] (I)      Route tie net to shape                             : auto
[05/07 01:20:56   2935s] (I)      Method to set GCell size                           : row
[05/07 01:20:56   2935s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:20:56   2935s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:20:56   2935s] (I)      ============== Pin Summary ==============
[05/07 01:20:56   2935s] (I)      +-------+--------+---------+------------+
[05/07 01:20:56   2935s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:20:56   2935s] (I)      +-------+--------+---------+------------+
[05/07 01:20:56   2935s] (I)      |     1 | 161418 |  100.00 |        Pin |
[05/07 01:20:56   2935s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:20:56   2935s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:20:56   2935s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:20:56   2935s] (I)      +-------+--------+---------+------------+
[05/07 01:20:56   2935s] (I)      Use row-based GCell size
[05/07 01:20:56   2935s] (I)      Use row-based GCell align
[05/07 01:20:56   2935s] (I)      layer 0 area = 10000
[05/07 01:20:56   2935s] (I)      layer 1 area = 16000
[05/07 01:20:56   2935s] (I)      layer 2 area = 16000
[05/07 01:20:56   2935s] (I)      layer 3 area = 16000
[05/07 01:20:56   2935s] (I)      layer 4 area = 16000
[05/07 01:20:56   2935s] (I)      layer 5 area = 16000
[05/07 01:20:56   2935s] (I)      layer 6 area = 16000
[05/07 01:20:56   2935s] (I)      layer 7 area = 16000
[05/07 01:20:56   2935s] (I)      layer 8 area = 55000
[05/07 01:20:56   2935s] (I)      layer 9 area = 4000000
[05/07 01:20:56   2935s] (I)      GCell unit size   : 1672
[05/07 01:20:56   2935s] (I)      GCell multiplier  : 1
[05/07 01:20:56   2935s] (I)      GCell row height  : 1672
[05/07 01:20:56   2935s] (I)      Actual row height : 1672
[05/07 01:20:56   2935s] (I)      GCell align ref   : 10032 10032
[05/07 01:20:56   2935s] [NR-eGR] Track table information for default rule: 
[05/07 01:20:56   2935s] [NR-eGR] M1 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M2 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M3 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M4 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M5 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M6 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M7 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M8 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] M9 has single uniform track structure
[05/07 01:20:56   2935s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:20:56   2935s] (I)      ============== Default via ===============
[05/07 01:20:56   2935s] (I)      +---+------------------+-----------------+
[05/07 01:20:56   2935s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:20:56   2935s] (I)      +---+------------------+-----------------+
[05/07 01:20:56   2935s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:20:56   2935s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:20:56   2935s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:20:56   2935s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:20:56   2935s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:20:56   2935s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:20:56   2935s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:20:56   2935s] (I)      | 8 |   43  VIA89_C    |   43  VIA89_C   |
[05/07 01:20:56   2935s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:20:56   2935s] (I)      +---+------------------+-----------------+
[05/07 01:20:56   2935s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:20:56   2935s] [NR-eGR] Read 99082 PG shapes
[05/07 01:20:56   2935s] [NR-eGR] Read 0 clock shapes
[05/07 01:20:56   2935s] [NR-eGR] Read 0 other shapes
[05/07 01:20:56   2935s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:20:56   2935s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:20:56   2935s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:20:56   2935s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:20:56   2935s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:20:56   2935s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:20:56   2935s] [NR-eGR] #Other Blockages    : 0
[05/07 01:20:56   2935s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:20:56   2935s] (I)      Custom ignore net properties:
[05/07 01:20:56   2935s] (I)      1 : NotLegal
[05/07 01:20:56   2935s] (I)      Default ignore net properties:
[05/07 01:20:56   2935s] (I)      1 : Special
[05/07 01:20:56   2935s] (I)      2 : Analog
[05/07 01:20:56   2935s] (I)      3 : Fixed
[05/07 01:20:56   2935s] (I)      4 : Skipped
[05/07 01:20:56   2935s] (I)      5 : MixedSignal
[05/07 01:20:56   2935s] (I)      Prerouted net properties:
[05/07 01:20:56   2935s] (I)      1 : NotLegal
[05/07 01:20:56   2935s] (I)      2 : Special
[05/07 01:20:56   2935s] (I)      3 : Analog
[05/07 01:20:56   2935s] (I)      4 : Fixed
[05/07 01:20:56   2935s] (I)      5 : Skipped
[05/07 01:20:56   2935s] (I)      6 : MixedSignal
[05/07 01:20:57   2935s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:20:57   2935s] [NR-eGR] #prerouted nets         : 0
[05/07 01:20:57   2935s] [NR-eGR] #prerouted special nets : 0
[05/07 01:20:57   2935s] [NR-eGR] #prerouted wires        : 0
[05/07 01:20:57   2935s] [NR-eGR] Read 43160 nets ( ignored 0 )
[05/07 01:20:57   2935s] (I)        Front-side 43160 ( ignored 0 )
[05/07 01:20:57   2935s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:20:57   2935s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:20:57   2935s] (I)      Reading macro buffers
[05/07 01:20:57   2935s] (I)      Number of macros with buffers: 0
[05/07 01:20:57   2935s] (I)      early_global_route_priority property id does not exist.
[05/07 01:20:57   2935s] (I)      Read Num Blocks=122102  Num Prerouted Wires=0  Num CS=0
[05/07 01:20:57   2936s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:20:57   2936s] (I)      Number of ignored nets                =      0
[05/07 01:20:57   2936s] (I)      Number of connected nets              =      0
[05/07 01:20:57   2936s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:20:57   2936s] (I)      Number of clock nets                  =     88.  Ignored: No
[05/07 01:20:57   2936s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:20:57   2936s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:20:57   2936s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:20:57   2936s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:20:57   2936s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:20:57   2936s] [NR-eGR] There are 88 clock nets ( 0 with NDR ).
[05/07 01:20:57   2936s] (I)      Ndr track 0 does not exist
[05/07 01:20:57   2936s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:20:57   2936s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:20:57   2936s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:20:57   2936s] (I)      Site width          :   152  (dbu)
[05/07 01:20:57   2936s] (I)      Row height          :  1672  (dbu)
[05/07 01:20:57   2936s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:20:57   2936s] (I)      GCell width         :  1672  (dbu)
[05/07 01:20:57   2936s] (I)      GCell height        :  1672  (dbu)
[05/07 01:20:57   2936s] (I)      Grid                :   588   356    10
[05/07 01:20:57   2936s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:20:57   2936s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:20:57   2936s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:20:57   2936s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:20:57   2936s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:20:57   2936s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:20:57   2936s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:20:57   2936s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:20:57   2936s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:20:57   2936s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:20:57   2936s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:20:57   2936s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:20:57   2936s] (I)      --------------------------------------------------------
[05/07 01:20:57   2936s] 
[05/07 01:20:57   2936s] [NR-eGR] ============ Routing rule table ============
[05/07 01:20:57   2936s] [NR-eGR] Rule id: 0  Nets: 43160
[05/07 01:20:57   2936s] [NR-eGR] ========================================
[05/07 01:20:57   2936s] [NR-eGR] 
[05/07 01:20:57   2936s] (I)      ======== NDR :  =========
[05/07 01:20:57   2936s] (I)      +--------------+--------+
[05/07 01:20:57   2936s] (I)      |           ID |      0 |
[05/07 01:20:57   2936s] (I)      |         Name |        |
[05/07 01:20:57   2936s] (I)      |      Default |    yes |
[05/07 01:20:57   2936s] (I)      |  Clk Special |     no |
[05/07 01:20:57   2936s] (I)      | Hard spacing |     no |
[05/07 01:20:57   2936s] (I)      |    NDR track | (none) |
[05/07 01:20:57   2936s] (I)      |      NDR via | (none) |
[05/07 01:20:57   2936s] (I)      |  Extra space |      0 |
[05/07 01:20:57   2936s] (I)      |      Shields |      0 |
[05/07 01:20:57   2936s] (I)      |   Demand (H) |      1 |
[05/07 01:20:57   2936s] (I)      |   Demand (V) |      1 |
[05/07 01:20:57   2936s] (I)      |        #Nets |  43160 |
[05/07 01:20:57   2936s] (I)      +--------------+--------+
[05/07 01:20:57   2936s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:20:57   2936s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:20:57   2936s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:20:57   2936s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:20:57   2936s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:20:57   2936s] (I)      =============== Blocked Tracks ===============
[05/07 01:20:57   2936s] (I)      +-------+---------+----------+---------------+
[05/07 01:20:57   2936s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:20:57   2936s] (I)      +-------+---------+----------+---------------+
[05/07 01:20:57   2936s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:20:57   2936s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:20:57   2936s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:20:57   2936s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:20:57   2936s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:20:57   2936s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:20:57   2936s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:20:57   2936s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:20:57   2936s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:20:57   2936s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:20:57   2936s] (I)      +-------+---------+----------+---------------+
[05/07 01:20:57   2936s] (I)      Finished Import and model ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 4.41 MB )
[05/07 01:20:57   2936s] (I)      Reset routing kernel
[05/07 01:20:57   2936s] (I)      Started Global Routing ( Curr Mem: 4.41 MB )
[05/07 01:20:57   2936s] (I)      totalPins=163457  totalGlobalPin=159781 (97.75%)
[05/07 01:20:57   2936s] (I)      ================= Net Group Info =================
[05/07 01:20:57   2936s] (I)      +----+----------------+--------------+-----------+
[05/07 01:20:57   2936s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:20:57   2936s] (I)      +----+----------------+--------------+-----------+
[05/07 01:20:57   2936s] (I)      |  1 |          43160 |        M2(2) |  MRDL(10) |
[05/07 01:20:57   2936s] (I)      +----+----------------+--------------+-----------+
[05/07 01:20:57   2936s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:20:57   2936s] (I)      total 2D Demand : 3542 = (0 H, 3542 V)
[05/07 01:20:57   2936s] (I)      #blocked GCells = 0
[05/07 01:20:57   2936s] (I)      #regions = 1
[05/07 01:20:57   2936s] (I)      Adjusted 0 GCells for pin access
[05/07 01:20:57   2936s] [NR-eGR] Layer group 1: route 43160 net(s) in layer range [2, 10]
[05/07 01:20:57   2936s] (I)      
[05/07 01:20:57   2936s] (I)      ============  Phase 1a Route ============
[05/07 01:20:57   2937s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/07 01:20:57   2937s] (I)      Usage: 543304 = (319154 H, 224150 V) = (22.69% H, 7.73% V) = (5.336e+05um H, 3.748e+05um V)
[05/07 01:20:57   2937s] (I)      
[05/07 01:20:57   2937s] (I)      ============  Phase 1b Route ============
[05/07 01:20:57   2938s] (I)      Usage: 543657 = (319246 H, 224411 V) = (22.69% H, 7.74% V) = (5.338e+05um H, 3.752e+05um V)
[05/07 01:20:57   2938s] (I)      Overflow of layer group 1: 1.42% H + 0.03% V. EstWL: 9.089945e+05um
[05/07 01:20:57   2938s] (I)      Congestion metric : 2.66%H 0.06%V, 2.72%HV
[05/07 01:20:57   2938s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:20:58   2938s] (I)      
[05/07 01:20:58   2938s] (I)      ============  Phase 1c Route ============
[05/07 01:20:58   2938s] (I)      Level2 Grid: 118 x 72
[05/07 01:20:58   2938s] (I)      Usage: 543978 = (319261 H, 224717 V) = (22.69% H, 7.75% V) = (5.338e+05um H, 3.757e+05um V)
[05/07 01:20:58   2938s] (I)      
[05/07 01:20:58   2938s] (I)      ============  Phase 1d Route ============
[05/07 01:20:58   2939s] (I)      Usage: 544817 = (319339 H, 225478 V) = (22.70% H, 7.78% V) = (5.339e+05um H, 3.770e+05um V)
[05/07 01:20:58   2939s] (I)      
[05/07 01:20:58   2939s] (I)      ============  Phase 1e Route ============
[05/07 01:20:58   2939s] (I)      Usage: 544817 = (319339 H, 225478 V) = (22.70% H, 7.78% V) = (5.339e+05um H, 3.770e+05um V)
[05/07 01:20:58   2939s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.02% V. EstWL: 9.109340e+05um
[05/07 01:20:58   2939s] (I)      
[05/07 01:20:58   2939s] (I)      ============  Phase 1l Route ============
[05/07 01:20:58   2940s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:20:58   2940s] (I)      Layer  2:    1347431    172916       311      905861     1390279    (39.45%) 
[05/07 01:20:58   2940s] (I)      Layer  3:     676010    214719      1475      458188      691158    (39.87%) 
[05/07 01:20:58   2940s] (I)      Layer  4:     663200     88195        34      454866      693204    (39.62%) 
[05/07 01:20:58   2940s] (I)      Layer  5:     331990     84586       326      225712      348961    (39.28%) 
[05/07 01:20:58   2940s] (I)      Layer  6:     558126     26171        61           0      574035    ( 0.00%) 
[05/07 01:20:58   2940s] (I)      Layer  7:     257120     36370       362       15438      271898    ( 5.37%) 
[05/07 01:20:58   2940s] (I)      Layer  8:     261861      1631         1       23418      263600    ( 8.16%) 
[05/07 01:20:58   2940s] (I)      Layer  9:     143228      3781         2       45199       98469    (31.46%) 
[05/07 01:20:58   2940s] (I)      Layer 10:      71355         3         0       47226       24528    (65.82%) 
[05/07 01:20:58   2940s] (I)      Total:       4310321    628372      2572     2175906     4356129    (33.31%) 
[05/07 01:20:58   2940s] (I)      
[05/07 01:20:58   2940s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:20:58   2940s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:20:58   2940s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:20:58   2940s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:20:58   2940s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:20:58   2940s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:20:58   2940s] [NR-eGR]      M2 ( 2)       192( 0.15%)        20( 0.02%)   ( 0.17%) 
[05/07 01:20:58   2940s] [NR-eGR]      M3 ( 3)      1190( 0.95%)        28( 0.02%)   ( 0.97%) 
[05/07 01:20:58   2940s] [NR-eGR]      M4 ( 4)        31( 0.02%)         1( 0.00%)   ( 0.03%) 
[05/07 01:20:58   2940s] [NR-eGR]      M5 ( 5)       301( 0.24%)         3( 0.00%)   ( 0.24%) 
[05/07 01:20:58   2940s] [NR-eGR]      M6 ( 6)        40( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/07 01:20:58   2940s] [NR-eGR]      M7 ( 7)       258( 0.13%)        26( 0.01%)   ( 0.14%) 
[05/07 01:20:58   2940s] [NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:20:58   2940s] [NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:20:58   2940s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:20:58   2940s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:20:58   2940s] [NR-eGR]        Total      2015( 0.15%)        80( 0.01%)   ( 0.16%) 
[05/07 01:20:58   2940s] [NR-eGR] 
[05/07 01:20:58   2940s] (I)      Finished Global Routing ( CPU: 4.35 sec, Real: 1.63 sec, Curr Mem: 4.43 MB )
[05/07 01:20:58   2940s] (I)      Updating congestion map
[05/07 01:20:58   2940s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:20:58   2940s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[05/07 01:20:58   2940s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 2.32 sec, Curr Mem: 4.41 MB )
[05/07 01:20:58   2940s] [NR-eGR] Finished Early Global Route ( CPU: 5.15 sec, Real: 2.35 sec, Curr Mem: 4.37 MB )
[05/07 01:20:58   2940s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:20:58   2940s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:20:58   2940s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:20:58   2940s] (I)       Early Global Route                             100.00%  659.43 sec  661.78 sec  2.35 sec  5.15 sec 
[05/07 01:20:58   2940s] (I)       +-Early Global Route kernel                     98.53%  659.44 sec  661.76 sec  2.32 sec  5.10 sec 
[05/07 01:20:58   2940s] (I)       | +-Import and model                            25.19%  659.45 sec  660.04 sec  0.59 sec  0.60 sec 
[05/07 01:20:58   2940s] (I)       | | +-Create place DB                           10.09%  659.45 sec  659.69 sec  0.24 sec  0.23 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Import place data                       10.08%  659.45 sec  659.69 sec  0.24 sec  0.23 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Read instances and placement           2.16%  659.45 sec  659.50 sec  0.05 sec  0.04 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Read nets                              7.77%  659.50 sec  659.68 sec  0.18 sec  0.18 sec 
[05/07 01:20:58   2940s] (I)       | | +-Create route DB                           13.21%  659.69 sec  660.00 sec  0.31 sec  0.33 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Import route data (8T)                  13.17%  659.69 sec  660.00 sec  0.31 sec  0.33 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.92%  659.72 sec  659.77 sec  0.05 sec  0.06 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read routing blockages               0.00%  659.72 sec  659.72 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read instance blockages              0.67%  659.72 sec  659.74 sec  0.02 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read PG blockages                    1.06%  659.74 sec  659.76 sec  0.02 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)       | | | | | | +-Allocate memory for PG via list    0.21%  659.74 sec  659.74 sec  0.00 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read clock blockages                 0.00%  659.76 sec  659.76 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read other blockages                 0.00%  659.77 sec  659.77 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read halo blockages                  0.07%  659.77 sec  659.77 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Read boundary cut boxes              0.00%  659.77 sec  659.77 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Read blackboxes                        0.00%  659.77 sec  659.77 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Read prerouted                         4.13%  659.77 sec  659.87 sec  0.10 sec  0.09 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Read nets                              1.09%  659.87 sec  659.89 sec  0.03 sec  0.03 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Set up via pillars                     0.06%  659.90 sec  659.90 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Initialize 3D grid graph               0.42%  659.91 sec  659.92 sec  0.01 sec  0.02 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Model blockage capacity                3.43%  659.92 sec  660.00 sec  0.08 sec  0.08 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Initialize 3D capacity               3.00%  659.92 sec  659.99 sec  0.07 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)       | | +-Read aux data                              0.00%  660.00 sec  660.00 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | +-Others data preparation                    0.00%  660.00 sec  660.00 sec  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)       | | +-Create route kernel                        1.38%  660.00 sec  660.03 sec  0.03 sec  0.03 sec 
[05/07 01:20:58   2940s] (I)       | +-Global Routing                              69.24%  660.05 sec  661.67 sec  1.63 sec  4.35 sec 
[05/07 01:20:58   2940s] (I)       | | +-Initialization                             0.87%  660.05 sec  660.07 sec  0.02 sec  0.02 sec 
[05/07 01:20:58   2940s] (I)       | | +-Net group 1                               65.78%  660.07 sec  661.62 sec  1.55 sec  4.27 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Generate topology (8T)                   3.28%  660.07 sec  660.15 sec  0.08 sec  0.22 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Phase 1a                                17.16%  660.28 sec  660.68 sec  0.40 sec  1.40 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Pattern routing (8T)                  12.32%  660.28 sec  660.57 sec  0.29 sec  1.30 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Pattern Routing Avoiding Blockages     2.88%  660.57 sec  660.64 sec  0.07 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Add via demand to 2D                   1.65%  660.64 sec  660.68 sec  0.04 sec  0.03 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Phase 1b                                 8.25%  660.68 sec  660.88 sec  0.19 sec  0.34 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Monotonic routing (8T)                 4.64%  660.68 sec  660.79 sec  0.11 sec  0.26 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Phase 1c                                 2.67%  660.88 sec  660.94 sec  0.06 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Two level Routing                      2.66%  660.88 sec  660.94 sec  0.06 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Two Level Routing (Regular)          2.14%  660.88 sec  660.93 sec  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Two Level Routing (Strong)           0.38%  660.93 sec  660.94 sec  0.01 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Phase 1d                                10.65%  660.94 sec  661.19 sec  0.25 sec  0.69 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Detoured routing (8T)                 10.59%  660.94 sec  661.19 sec  0.25 sec  0.69 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Phase 1e                                 2.14%  661.19 sec  661.24 sec  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Route legalization                     2.01%  661.19 sec  661.24 sec  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)       | | | | | +-Legalize Blockage Violations         1.97%  661.19 sec  661.24 sec  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)       | | | +-Phase 1l                                15.79%  661.25 sec  661.62 sec  0.37 sec  1.35 sec 
[05/07 01:20:58   2940s] (I)       | | | | +-Layer assignment (8T)                 14.81%  661.27 sec  661.62 sec  0.35 sec  1.31 sec 
[05/07 01:20:58   2940s] (I)       | +-Export cong map                              3.43%  661.67 sec  661.76 sec  0.08 sec  0.12 sec 
[05/07 01:20:58   2940s] (I)       | | +-Export 2D cong map                         0.35%  661.75 sec  661.75 sec  0.01 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)      ======================= Summary by functions ========================
[05/07 01:20:58   2940s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:20:58   2940s] (I)      ---------------------------------------------------------------------
[05/07 01:20:58   2940s] (I)        0  Early Global Route                  100.00%  2.35 sec  5.15 sec 
[05/07 01:20:58   2940s] (I)        1  Early Global Route kernel            98.53%  2.32 sec  5.10 sec 
[05/07 01:20:58   2940s] (I)        2  Global Routing                       69.24%  1.63 sec  4.35 sec 
[05/07 01:20:58   2940s] (I)        2  Import and model                     25.19%  0.59 sec  0.60 sec 
[05/07 01:20:58   2940s] (I)        2  Export cong map                       3.43%  0.08 sec  0.12 sec 
[05/07 01:20:58   2940s] (I)        3  Net group 1                          65.78%  1.55 sec  4.27 sec 
[05/07 01:20:58   2940s] (I)        3  Create route DB                      13.21%  0.31 sec  0.33 sec 
[05/07 01:20:58   2940s] (I)        3  Create place DB                      10.09%  0.24 sec  0.23 sec 
[05/07 01:20:58   2940s] (I)        3  Create route kernel                   1.38%  0.03 sec  0.03 sec 
[05/07 01:20:58   2940s] (I)        3  Initialization                        0.87%  0.02 sec  0.02 sec 
[05/07 01:20:58   2940s] (I)        3  Export 2D cong map                    0.35%  0.01 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        4  Phase 1a                             17.16%  0.40 sec  1.40 sec 
[05/07 01:20:58   2940s] (I)        4  Phase 1l                             15.79%  0.37 sec  1.35 sec 
[05/07 01:20:58   2940s] (I)        4  Import route data (8T)               13.17%  0.31 sec  0.33 sec 
[05/07 01:20:58   2940s] (I)        4  Phase 1d                             10.65%  0.25 sec  0.69 sec 
[05/07 01:20:58   2940s] (I)        4  Import place data                    10.08%  0.24 sec  0.23 sec 
[05/07 01:20:58   2940s] (I)        4  Phase 1b                              8.25%  0.19 sec  0.34 sec 
[05/07 01:20:58   2940s] (I)        4  Generate topology (8T)                3.28%  0.08 sec  0.22 sec 
[05/07 01:20:58   2940s] (I)        4  Phase 1c                              2.67%  0.06 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)        4  Phase 1e                              2.14%  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)        5  Layer assignment (8T)                14.81%  0.35 sec  1.31 sec 
[05/07 01:20:58   2940s] (I)        5  Pattern routing (8T)                 12.32%  0.29 sec  1.30 sec 
[05/07 01:20:58   2940s] (I)        5  Detoured routing (8T)                10.59%  0.25 sec  0.69 sec 
[05/07 01:20:58   2940s] (I)        5  Read nets                             8.85%  0.21 sec  0.21 sec 
[05/07 01:20:58   2940s] (I)        5  Monotonic routing (8T)                4.64%  0.11 sec  0.26 sec 
[05/07 01:20:58   2940s] (I)        5  Read prerouted                        4.13%  0.10 sec  0.09 sec 
[05/07 01:20:58   2940s] (I)        5  Model blockage capacity               3.43%  0.08 sec  0.08 sec 
[05/07 01:20:58   2940s] (I)        5  Pattern Routing Avoiding Blockages    2.88%  0.07 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)        5  Two level Routing                     2.66%  0.06 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)        5  Read instances and placement          2.16%  0.05 sec  0.04 sec 
[05/07 01:20:58   2940s] (I)        5  Route legalization                    2.01%  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)        5  Read blockages ( Layer 2-10 )         1.92%  0.05 sec  0.06 sec 
[05/07 01:20:58   2940s] (I)        5  Add via demand to 2D                  1.65%  0.04 sec  0.03 sec 
[05/07 01:20:58   2940s] (I)        5  Initialize 3D grid graph              0.42%  0.01 sec  0.02 sec 
[05/07 01:20:58   2940s] (I)        5  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        6  Initialize 3D capacity                3.00%  0.07 sec  0.07 sec 
[05/07 01:20:58   2940s] (I)        6  Two Level Routing (Regular)           2.14%  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)        6  Legalize Blockage Violations          1.97%  0.05 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)        6  Read PG blockages                     1.06%  0.02 sec  0.05 sec 
[05/07 01:20:58   2940s] (I)        6  Read instance blockages               0.67%  0.02 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)        6  Two Level Routing (Strong)            0.38%  0.01 sec  0.01 sec 
[05/07 01:20:58   2940s] (I)        6  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:20:58   2940s] (I)        7  Allocate memory for PG via list       0.21%  0.00 sec  0.01 sec 
[05/07 01:20:58   2940s] Running post-eGR process
[05/07 01:20:58   2940s] OPERPROF: Starting HotSpotCal at level 1, MEM:4662.0M, EPOCH TIME: 1746606058.936890
[05/07 01:20:58   2940s] [hotspot] +------------+---------------+---------------+
[05/07 01:20:58   2940s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:20:58   2940s] [hotspot] +------------+---------------+---------------+
[05/07 01:20:58   2940s] [hotspot] | normalized |          0.26 |          0.26 |
[05/07 01:20:58   2940s] [hotspot] +------------+---------------+---------------+
[05/07 01:20:58   2940s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[05/07 01:20:58   2940s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[05/07 01:20:58   2940s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] [hotspot] |  1  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.022, MEM:4661.9M, EPOCH TIME: 1746606058.959117
[05/07 01:20:58   2940s] [hotspot] Hotspot report including placement blocked areas
[05/07 01:20:58   2940s] OPERPROF: Starting HotSpotCal at level 1, MEM:4661.9M, EPOCH TIME: 1746606058.959577
[05/07 01:20:58   2940s] [hotspot] +------------+---------------+---------------+
[05/07 01:20:58   2940s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:20:58   2940s] [hotspot] +------------+---------------+---------------+
[05/07 01:20:58   2940s] [hotspot] | normalized |          0.79 |          2.36 |
[05/07 01:20:58   2940s] [hotspot] +------------+---------------+---------------+
[05/07 01:20:58   2940s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[05/07 01:20:58   2940s] [hotspot] max/total 0.79/2.36, big hotspot (>10) total 0.00
[05/07 01:20:58   2940s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] [hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.31   | I_CONTEXT_MEM                 |
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] [hotspot] |  2  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] [hotspot] |  3  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[05/07 01:20:58   2940s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:20:58   2940s] Top 3 hotspots total area: 2.36
[05/07 01:20:58   2940s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.037, MEM:4661.9M, EPOCH TIME: 1746606058.996407
[05/07 01:20:59   2940s] Reported timing to dir ./timingReports
[05/07 01:20:59   2940s] **optDesign ... cpu = 0:24:44, real = 0:06:19, mem = 3306.5M, totSessionCpu=0:49:02 **
[05/07 01:20:59   2940s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:20:59   2941s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4662.0M, EPOCH TIME: 1746606059.249022
[05/07 01:20:59   2941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:59   2941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:20:59   2941s] 
[05/07 01:20:59   2941s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:20:59   2941s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:20:59   2941s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.129, MEM:4662.0M, EPOCH TIME: 1746606059.378442
[05/07 01:20:59   2941s] 
[05/07 01:20:59   2941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:20:59   2941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:06   2956s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------

[05/07 01:21:06   2956s] Begin: Collecting metrics
[05/07 01:21:06   2956s] **INFO: Starting Blocking QThread with 8 CPU
[05/07 01:21:06   2956s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/07 01:21:06   2956s] Multi-CPU acceleration using 8 CPU(s).
[05/07 01:21:06      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.6M
[05/07 01:21:06      0s] Multithreaded Timing Analysis is initialized with 8 threads
[05/07 01:21:06      0s] 
[05/07 01:21:06      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3307.8M, current mem=2919.9M)
[05/07 01:21:06      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2954.7M, current mem=2924.4M)
[05/07 01:21:06      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 0.6M
[05/07 01:21:06      0s] 
[05/07 01:21:06      0s] =============================================================================================
[05/07 01:21:06      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/07 01:21:06      0s] =============================================================================================
[05/07 01:21:06      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:21:06      0s] ---------------------------------------------------------------------------------------------
[05/07 01:21:06      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/07 01:21:06      0s] ---------------------------------------------------------------------------------------------
[05/07 01:21:06      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/07 01:21:06      0s] ---------------------------------------------------------------------------------------------
[05/07 01:21:06      0s] 

[05/07 01:21:07   2956s]  
_______________________________________________________________________
[05/07 01:21:07   2956s]  -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:21:07   2956s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
[05/07 01:21:07   2956s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
[05/07 01:21:07   2956s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
[05/07 01:21:07   2956s] | initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
[05/07 01:21:07   2956s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
[05/07 01:21:07   2956s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
[05/07 01:21:07   2956s] | drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
[05/07 01:21:07   2956s] | drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
[05/07 01:21:07   2956s] | global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
[05/07 01:21:07   2956s] | area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
[05/07 01:21:07   2956s] | incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
[05/07 01:21:07   2956s] | drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:17  |        4792 |    0 |    0 |
[05/07 01:21:07   2956s] | wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:11  |        5335 |      |      |
[05/07 01:21:07   2956s] | area_reclaiming_2       |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:16  |        4796 |      |      |
[05/07 01:21:07   2956s] | drv_eco_fixing          |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:04  |        4796 |    0 |    7 |
[05/07 01:21:07   2956s] | final_summary           |     0.143 |    0.140 |           |        0 |       42.57 |       0.79 |         2.36 | 0:00:11  |        4662 |    0 |    0 |
[05/07 01:21:07   2956s]  -------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:21:07   2956s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=3332.5M, current mem=3332.5M)

[05/07 01:21:07   2956s] End: Collecting metrics
[05/07 01:21:07   2956s] **optDesign ... cpu = 0:25:00, real = 0:06:28, mem = 3332.5M, totSessionCpu=0:49:18 **
[05/07 01:21:07   2956s] 
[05/07 01:21:07   2956s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:21:07   2956s] Deleting Lib Analyzer.
[05/07 01:21:07   2956s] 
[05/07 01:21:07   2956s] TimeStamp Deleting Cell Server End ...
[05/07 01:21:07   2956s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/07 01:21:07   2956s] Type 'man IMPOPT-3195' for more detail.
[05/07 01:21:07   2956s] *** Finished optDesign ***
[05/07 01:21:07   2957s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:21:07   2957s] UM:*                                                                   final
[05/07 01:21:07   2957s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:21:07   2957s] UM:*                                                                   opt_design_prects
[05/07 01:21:07   2957s] 
[05/07 01:21:07   2957s] Creating Lib Analyzer ...
[05/07 01:21:07   2957s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:21:07   2957s] 
[05/07 01:21:07   2957s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:21:07   2957s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:21:07   2957s] Summary for sequential cells identification: 
[05/07 01:21:07   2957s]   Identified SBFF number: 126
[05/07 01:21:07   2957s]   Identified MBFF number: 0
[05/07 01:21:07   2957s]   Identified SB Latch number: 36
[05/07 01:21:07   2957s]   Identified MB Latch number: 0
[05/07 01:21:07   2957s]   Not identified SBFF number: 180
[05/07 01:21:07   2957s]   Not identified MBFF number: 0
[05/07 01:21:07   2957s]   Not identified SB Latch number: 0
[05/07 01:21:07   2957s]   Not identified MB Latch number: 0
[05/07 01:21:07   2957s]   Number of sequential cells which are not FFs: 42
[05/07 01:21:07   2957s]  Visiting view : test_worst_scenario
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]  Visiting view : func_worst_scenario
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]  Visiting view : test_best_scenario
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]  Visiting view : func_best_scenario
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:07   2957s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:07   2957s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:07   2957s] TLC MultiMap info (StdDelay):
[05/07 01:21:07   2957s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:21:07   2957s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:21:07   2957s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:21:07   2957s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:21:07   2957s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:21:07   2957s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:21:07   2957s]  Setting StdDelay to: 11ps
[05/07 01:21:07   2957s] 
[05/07 01:21:07   2957s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:21:07   2957s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:21:07   2957s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:21:07   2957s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:21:07   2957s] 
[05/07 01:21:07   2957s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:21:09   2959s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:49:20 mem=4663.6M
[05/07 01:21:09   2959s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:49:20 mem=4663.6M
[05/07 01:21:09   2959s] Creating Lib Analyzer, finished. 
[05/07 01:21:23   2960s] Info: final physical memory for 9 CRR processes is 923.98MB.
[05/07 01:21:25   2960s] Info: Summary of CRR changes:
[05/07 01:21:25   2960s]       - Timing transform commits:       0
[05/07 01:21:25   2960s] 
[05/07 01:21:25   2960s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:26:11 real=  0:07:35)
[05/07 01:21:25   2960s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:08.5 real=0:00:07.2)
[05/07 01:21:25   2960s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:25.5 real=0:00:12.3)
[05/07 01:21:25   2960s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:53 real=0:00:41.6)
[05/07 01:21:25   2960s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:17:06 real=  0:03:05)
[05/07 01:21:25   2960s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:25.1 real=0:00:11.8)
[05/07 01:21:25   2960s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:15.2 real=0:00:06.8)
[05/07 01:21:25   2960s] Deleting Lib Analyzer.
[05/07 01:21:25   2960s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:21:25   2960s] clean pInstBBox. size 0
[05/07 01:21:25   2960s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/07 01:21:25   2960s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:25   2960s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:25   2960s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:25   2960s] 
[05/07 01:21:25   2960s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:21:25   2960s] 
[05/07 01:21:25   2960s] TimeStamp Deleting Cell Server End ...
[05/07 01:21:26   2960s] Disable CTE adjustment.
[05/07 01:21:26   2960s] Disable Layer aware incrSKP.
[05/07 01:21:26   2960s] Info: pop threads available for lower-level modules during optimization.
[05/07 01:21:26   2960s] #optDebug: fT-D <X 1 0 0 0>
[05/07 01:21:26   2960s] VSMManager cleared!
[05/07 01:21:26   2960s] **place_opt_design ... cpu = 0:46:40, real = 0:11:15, mem = 4585.2M **
[05/07 01:21:26   2960s] *** Finished GigaPlace ***
[05/07 01:21:26   2960s] 
[05/07 01:21:26   2960s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:21:26   2960s] Severity  ID               Count  Summary                                  
[05/07 01:21:26   2960s] WARNING   IMPMSMV-1810      2444  Net %s, driver %s (cell %s) voltage %g d...
[05/07 01:21:26   2960s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/07 01:21:26   2960s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/07 01:21:26   2960s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/07 01:21:26   2960s] WARNING   IMPSC-1001          24  Unable to trace scan chain "%s". Check t...
[05/07 01:21:26   2960s] WARNING   IMPSC-1105           2  Unable to skip buffer for scan chain "%s...
[05/07 01:21:26   2960s] WARNING   IMPSC-1138        1170  In scan chain "%s" DEF ordered section, ...
[05/07 01:21:26   2960s] WARNING   IMPSC-1108           2  Unable to update netlist with reordered ...
[05/07 01:21:26   2960s] WARNING   IMPSC-1143           7  Unable to apply DEF ordered sections for...
[05/07 01:21:26   2960s] WARNING   IMPSC-1144          22  Scan chain "%s" was not traced through. ...
[05/07 01:21:26   2960s] WARNING   IMPSC-1117          12  Skip reordering scan chain "%s" because ...
[05/07 01:21:26   2960s] WARNING   IMPSC-1020          24  Instance's output pin "%s/%s" (Cell "%s"...
[05/07 01:21:26   2960s] WARNING   IMPOPT-3668          7  There are %d nets with MSV violations, t...
[05/07 01:21:26   2960s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/07 01:21:26   2960s] WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
[05/07 01:21:26   2960s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/07 01:21:26   2960s] WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
[05/07 01:21:26   2960s] WARNING   IMPPSP-1132          1  For techSite %s, have a total of %d rows...
[05/07 01:21:26   2960s] *** Message Summary: 3752 warning(s), 2 error(s)
[05/07 01:21:26   2960s] 
[05/07 01:21:26   2960s] *** place_opt_design #1 [finish] () : cpu/real = 0:46:40.3/0:11:14.1 (4.2), totSession cpu/real = 0:49:21.7/0:17:56.4 (2.8), mem = 4585.2M
[05/07 01:21:26   2960s] 
[05/07 01:21:26   2960s] =============================================================================================
[05/07 01:21:26   2960s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/07 01:21:26   2960s] =============================================================================================
[05/07 01:21:26   2960s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:21:26   2960s] ---------------------------------------------------------------------------------------------
[05/07 01:21:26   2960s] [ InitOpt                ]      1   0:00:28.9  (   4.3 % )     0:00:47.4 /  0:00:58.7    1.2
[05/07 01:21:26   2960s] [ WnsOpt                 ]      1   0:00:06.2  (   0.9 % )     0:00:11.3 /  0:00:24.6    2.2
[05/07 01:21:26   2960s] [ GlobalOpt              ]      1   0:00:11.8  (   1.7 % )     0:00:11.8 /  0:00:25.0    2.1
[05/07 01:21:26   2960s] [ DrvOpt                 ]      4   0:00:35.0  (   5.2 % )     0:00:39.2 /  0:02:00.9    3.1
[05/07 01:21:26   2960s] [ SimplifyNetlist        ]      1   0:00:07.0  (   1.0 % )     0:00:07.0 /  0:00:08.4    1.2
[05/07 01:21:26   2960s] [ SkewPreCTSReport       ]      1   0:00:01.5  (   0.2 % )     0:00:01.5 /  0:00:04.4    3.0
[05/07 01:21:26   2960s] [ AreaOpt                ]      2   0:00:36.3  (   5.4 % )     0:00:39.6 /  0:01:48.7    2.7
[05/07 01:21:26   2960s] [ ViewPruning            ]     10   0:00:02.6  (   0.4 % )     0:00:04.1 /  0:00:12.2    2.9
[05/07 01:21:26   2960s] [ OptSummaryReport       ]      3   0:00:01.2  (   0.2 % )     0:00:23.0 /  0:01:00.0    2.6
[05/07 01:21:26   2960s] [ MetricReport           ]     13   0:00:05.0  (   0.7 % )     0:00:05.0 /  0:00:03.6    0.7
[05/07 01:21:26   2960s] [ DrvReport              ]      3   0:00:04.8  (   0.7 % )     0:00:04.8 /  0:00:07.8    1.6
[05/07 01:21:26   2960s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.6    2.1
[05/07 01:21:26   2960s] [ SlackTraversorInit     ]      5   0:00:00.4  (   0.1 % )     0:00:01.0 /  0:00:02.5    2.6
[05/07 01:21:26   2960s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 01:21:26   2960s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   0.2 % )     0:00:01.5 /  0:00:01.7    1.1
[05/07 01:21:26   2960s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:21:26   2960s] [ PlacerInterfaceInit    ]      2   0:00:00.5  (   0.1 % )     0:00:01.0 /  0:00:02.5    2.6
[05/07 01:21:26   2960s] [ ReportCapViolation     ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:02.0    3.3
[05/07 01:21:26   2960s] [ GlobalPlace            ]      1   0:04:17.8  (  38.3 % )     0:04:27.0 /  0:21:35.6    4.9
[05/07 01:21:26   2960s] [ IncrReplace            ]      1   0:02:55.1  (  26.0 % )     0:03:11.5 /  0:17:32.5    5.5
[05/07 01:21:26   2960s] [ RefinePlace            ]      6   0:00:27.2  (   4.0 % )     0:00:27.5 /  0:01:01.0    2.2
[05/07 01:21:26   2960s] [ DetailPlaceInit        ]      5   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.8    1.5
[05/07 01:21:26   2960s] [ EarlyGlobalRoute       ]      2   0:00:05.3  (   0.8 % )     0:00:05.3 /  0:00:13.0    2.5
[05/07 01:21:26   2960s] [ ExtractRC              ]      3   0:00:02.4  (   0.4 % )     0:00:02.4 /  0:00:02.5    1.0
[05/07 01:21:26   2960s] [ UpdateTimingGraph      ]      8   0:00:01.3  (   0.2 % )     0:00:28.9 /  0:01:46.0    3.7
[05/07 01:21:26   2960s] [ FullDelayCalc          ]      3   0:00:19.9  (   3.0 % )     0:00:19.9 /  0:01:10.5    3.5
[05/07 01:21:26   2960s] [ TimingUpdate           ]     41   0:00:15.7  (   2.3 % )     0:00:15.7 /  0:01:04.7    4.1
[05/07 01:21:26   2960s] [ TimingReport           ]      3   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:02.0    2.9
[05/07 01:21:26   2960s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.9    2.0
[05/07 01:21:26   2960s] [ IncrTimingUpdate       ]      5   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:02.1    3.8
[05/07 01:21:26   2960s] [ MISC                   ]          0:00:22.8  (   3.4 % )     0:00:22.8 /  0:00:11.9    0.5
[05/07 01:21:26   2960s] ---------------------------------------------------------------------------------------------
[05/07 01:21:26   2960s]  place_opt_design #1 TOTAL          0:11:14.1  ( 100.0 % )     0:11:14.1 /  0:46:40.3    4.2
[05/07 01:21:26   2960s] ---------------------------------------------------------------------------------------------
[05/07 01:21:26   2960s] 
[05/07 01:21:26   2960s] #% End place_opt_design (date=05/07 01:21:26, total cpu=0:46:40, real=0:11:15, peak res=3668.8M, current mem=3215.5M)
[05/07 01:21:26   2960s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
[05/07 01:21:26   2960s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
[05/07 01:21:26   2961s] <CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/07 01:21:26   2961s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:21:26   2961s] #optDebug: fT-S <1 1 0 0 0>
[05/07 01:21:26   2961s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:49:22.6/0:17:57.2 (2.8), mem = 4585.2M
[05/07 01:21:26   2961s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4585.2M, EPOCH TIME: 1746606086.893301
[05/07 01:21:26   2961s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:26   2961s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:26   2961s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4585.2M, EPOCH TIME: 1746606086.893751
[05/07 01:21:26   2961s] Start to check current routing status for nets...
[05/07 01:21:27   2961s] All nets are already routed correctly.
[05/07 01:21:27   2961s] End to check current routing status for nets (mem=4585.2M)
[05/07 01:21:27   2962s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:21:27   2962s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:27   2962s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:27   2962s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:27   2962s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4585.2M, EPOCH TIME: 1746606087.511683
[05/07 01:21:27   2962s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:27   2962s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:27   2962s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4585.2M, EPOCH TIME: 1746606087.512469
[05/07 01:21:27   2962s] Max number of tech site patterns supported in site array is 256.
[05/07 01:21:27   2962s] Core basic site is unit
[05/07 01:21:27   2962s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:21:27   2962s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:21:27   2962s] Fast DP-INIT is on for default
[05/07 01:21:27   2962s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:21:27   2962s] SiteArray: use 1,466,368 bytes
[05/07 01:21:27   2962s] SiteArray: current memory after site array memory allocation 4586.6M
[05/07 01:21:27   2962s] SiteArray: FP blocked sites are writable
[05/07 01:21:27   2962s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4586.6M, EPOCH TIME: 1746606087.624258
[05/07 01:21:27   2962s] Process 988 wires and vias for routing blockage analysis
[05/07 01:21:27   2962s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.020, MEM:4586.6M, EPOCH TIME: 1746606087.643947
[05/07 01:21:27   2962s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:21:27   2962s] Atter site array init, number of instance map data is 0.
[05/07 01:21:27   2962s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.142, MEM:4586.6M, EPOCH TIME: 1746606087.654564
[05/07 01:21:27   2962s] 
[05/07 01:21:27   2962s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:21:27   2962s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:21:27   2962s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.370, REAL:0.220, MEM:4586.6M, EPOCH TIME: 1746606087.731258
[05/07 01:21:27   2962s] 
[05/07 01:21:27   2962s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:27   2962s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2238).
[05/07 01:21:27   2962s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:34   2978s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.143  |  0.661  |  0.143  |  0.798  |  0.237  |  0.455  | 14.762  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.140  |  0.161  |   N/A   |  0.140  |  0.237  |  0.368  |  0.728  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.13% H and 0.01% V
------------------------------------------------------------------

[05/07 01:21:35   2978s] Reported timing to dir ../reports/ORCA_TOP.innovus
[05/07 01:21:35   2978s] Total CPU time: 17.32 sec
[05/07 01:21:35   2978s] Total Real time: 9.0 sec
[05/07 01:21:35   2978s] Total Memory Usage: 4585.105469 Mbytes
[05/07 01:21:35   2978s] Info: pop threads available for lower-level modules during optimization.
[05/07 01:21:35   2978s] *** timeDesign #1 [finish] () : cpu/real = 0:00:17.1/0:00:08.2 (2.1), totSession cpu/real = 0:49:39.7/0:18:05.4 (2.7), mem = 4585.1M
[05/07 01:21:35   2978s] 
[05/07 01:21:35   2978s] =============================================================================================
[05/07 01:21:35   2978s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/07 01:21:35   2978s] =============================================================================================
[05/07 01:21:35   2978s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:21:35   2978s] ---------------------------------------------------------------------------------------------
[05/07 01:21:35   2978s] [ OptSummaryReport       ]      1   0:00:00.5  (   6.6 % )     0:00:07.7 /  0:00:16.7    2.2
[05/07 01:21:35   2978s] [ DrvReport              ]      1   0:00:03.7  (  45.1 % )     0:00:03.7 /  0:00:04.0    1.1
[05/07 01:21:35   2978s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:07.9    4.7
[05/07 01:21:35   2978s] [ TimingUpdate           ]      1   0:00:01.7  (  20.4 % )     0:00:01.7 /  0:00:07.9    4.7
[05/07 01:21:35   2978s] [ TimingReport           ]      1   0:00:00.7  (   8.7 % )     0:00:00.7 /  0:00:02.0    2.8
[05/07 01:21:35   2978s] [ GenerateReports        ]      1   0:00:01.1  (  13.7 % )     0:00:01.1 /  0:00:02.2    1.9
[05/07 01:21:35   2978s] [ MISC                   ]          0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.4    0.9
[05/07 01:21:35   2978s] ---------------------------------------------------------------------------------------------
[05/07 01:21:35   2978s]  timeDesign #1 TOTAL                0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:17.1    2.1
[05/07 01:21:35   2978s] ---------------------------------------------------------------------------------------------
[05/07 01:21:35   2978s] 
[05/07 01:21:35   2978s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
[05/07 01:21:35   2980s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
[05/07 01:21:35   2980s] Start to collect the design information.
[05/07 01:21:35   2980s] Build netlist information for Cell ORCA_TOP.
[05/07 01:21:36   2980s] Finished collecting the design information.
[05/07 01:21:36   2980s] Generating macro cells used in the design report.
[05/07 01:21:36   2980s] Generating standard cells used in the design report.
[05/07 01:21:36   2980s] Analyze library ... 
[05/07 01:21:36   2980s] Analyze netlist ... 
[05/07 01:21:36   2980s] Generating HFO information report.
[05/07 01:21:36   2980s] Generate no-driven nets information report.
[05/07 01:21:36   2980s] Analyze timing ... 
[05/07 01:21:36   2980s] Analyze floorplan/placement ... 
[05/07 01:21:36   2980s] Disable fast DP-INIT: start main density report
[05/07 01:21:36   2980s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:36   2980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:36   2980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:36   2980s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4573.9M, EPOCH TIME: 1746606096.133626
[05/07 01:21:36   2980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:36   2980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:36   2980s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4573.9M, EPOCH TIME: 1746606096.134466
[05/07 01:21:36   2980s] Max number of tech site patterns supported in site array is 256.
[05/07 01:21:36   2980s] Core basic site is unit
[05/07 01:21:36   2980s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:21:36   2980s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 01:21:36   2980s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:21:36   2980s] SiteArray: use 11,816,960 bytes
[05/07 01:21:36   2980s] SiteArray: current memory after site array memory allocation 4585.1M
[05/07 01:21:36   2980s] SiteArray: FP blocked sites are writable
[05/07 01:21:36   2980s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4585.1M, EPOCH TIME: 1746606096.264285
[05/07 01:21:36   2981s] Process 63817 wires and vias for routing blockage analysis
[05/07 01:21:36   2981s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.250, REAL:0.049, MEM:4585.1M, EPOCH TIME: 1746606096.313688
[05/07 01:21:36   2981s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:21:36   2981s] Atter site array init, number of instance map data is 0.
[05/07 01:21:36   2981s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.570, REAL:0.218, MEM:4585.1M, EPOCH TIME: 1746606096.352103
[05/07 01:21:36   2981s] 
[05/07 01:21:36   2981s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:21:36   2981s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:21:36   2981s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.640, REAL:0.288, MEM:4585.1M, EPOCH TIME: 1746606096.421131
[05/07 01:21:36   2981s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:36   2981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2132).
[05/07 01:21:36   2981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:36   2981s] Disable fast DP-INIT: end main density report
[05/07 01:21:36   2981s] Analysis Routing ...
[05/07 01:21:36   2981s] Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt
[05/07 01:21:36   2981s] <CMD> saveDesign ORCA_TOP_place.innovus
[05/07 01:21:36   2981s] #% Begin save design ... (date=05/07 01:21:36, mem=3224.3M)
[05/07 01:21:36   2981s] INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_place.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_place.innovus.dat' after the old db was deleted.
[05/07 01:21:36   2981s] % Begin Save ccopt configuration ... (date=05/07 01:21:36, mem=3224.3M)
[05/07 01:21:36   2981s] % End Save ccopt configuration ... (date=05/07 01:21:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=3224.6M, current mem=3224.6M)
[05/07 01:21:36   2981s] % Begin Save netlist data ... (date=05/07 01:21:36, mem=3224.6M)
[05/07 01:21:36   2981s] Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
[05/07 01:21:37   2982s] % End Save netlist data ... (date=05/07 01:21:37, total cpu=0:00:00.4, real=0:00:01.0, peak res=3224.6M, current mem=3224.6M)
[05/07 01:21:37   2982s] Saving symbol-table file in separate thread ...
[05/07 01:21:37   2982s] Saving congestion map file in separate thread ...
[05/07 01:21:37   2982s] Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/07 01:21:37   2982s] % Begin Save AAE data ... (date=05/07 01:21:37, mem=3225.5M)
[05/07 01:21:37   2982s] Saving AAE Data ...
[05/07 01:21:37   2982s] % End Save AAE data ... (date=05/07 01:21:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=3225.5M, current mem=3224.8M)
[05/07 01:21:39   2984s] Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
[05/07 01:21:39   2984s] Saving mode setting ...
[05/07 01:21:39   2984s] Saving global file ...
[05/07 01:21:40   2984s] *info - save blackBox cells to lef file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.bbox.lef
[05/07 01:21:40   2984s] Saving Drc markers ...
[05/07 01:21:40   2984s] ... 475 markers are saved ...
[05/07 01:21:40   2984s] ... 0 geometry drc markers are saved ...
[05/07 01:21:40   2984s] ... 0 antenna drc markers are saved ...
[05/07 01:21:40   2984s] Saving SCANDEF file ...
[05/07 01:21:40   2985s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:21:40   2985s] 
[05/07 01:21:40   2985s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:21:40   2985s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:21:40   2985s] Summary for sequential cells identification: 
[05/07 01:21:40   2985s]   Identified SBFF number: 126
[05/07 01:21:40   2985s]   Identified MBFF number: 0
[05/07 01:21:40   2985s]   Identified SB Latch number: 36
[05/07 01:21:40   2985s]   Identified MB Latch number: 0
[05/07 01:21:40   2985s]   Not identified SBFF number: 180
[05/07 01:21:40   2985s]   Not identified MBFF number: 0
[05/07 01:21:40   2985s]   Not identified SB Latch number: 0
[05/07 01:21:40   2985s]   Not identified MB Latch number: 0
[05/07 01:21:40   2985s]   Number of sequential cells which are not FFs: 42
[05/07 01:21:40   2985s]  Visiting view : test_worst_scenario
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]  Visiting view : func_worst_scenario
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]  Visiting view : test_best_scenario
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]  Visiting view : func_best_scenario
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:40   2985s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:21:40   2985s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:21:40   2985s] TLC MultiMap info (StdDelay):
[05/07 01:21:40   2985s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:21:40   2985s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:21:40   2985s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:21:40   2985s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:21:40   2985s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:21:40   2985s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:21:40   2985s]  Setting StdDelay to: 11ps
[05/07 01:21:40   2985s] 
[05/07 01:21:40   2985s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:21:40   2985s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:21:40   2985s] Type 'man IMPSC-1001' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:21:40   2985s] Type 'man IMPSC-1001' for more detail.
[05/07 01:21:40   2985s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[05/07 01:21:40   2985s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:21:40   2985s] Start applying DEF ordered sections ...
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/07 01:21:40   2985s] Type 'man IMPSC-1138' for more detail.
[05/07 01:21:40   2985s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/07 01:21:40   2985s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:21:40   2985s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:21:40   2985s] *** Scan Sanity Check Summary:
[05/07 01:21:40   2985s] *** 3 scan chains passed sanity check.
[05/07 01:21:40   2985s] Saving special route data file in separate thread ...
[05/07 01:21:40   2985s] Saving PG file in separate thread ...
[05/07 01:21:40   2985s] Saving placement file in separate thread ...
[05/07 01:21:40   2985s] Saving route file in separate thread ...
[05/07 01:21:40   2985s] Saving property file in separate thread ...
[05/07 01:21:40   2985s] Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May  7 01:21:40 2025)
[05/07 01:21:40   2985s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/07 01:21:40   2985s] Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
[05/07 01:21:40   2985s] Save Adaptive View Pruning View Names to Binary file
[05/07 01:21:40   2985s] func_worst_scenario
[05/07 01:21:40   2985s] *** Completed savePlace (cpu=0:00:00.4 real=0:00:00.0 mem=4863.7M) ***
[05/07 01:21:40   2985s] *** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=4863.7M) ***
[05/07 01:21:40   2985s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:21:40   2985s] *** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=4855.7M) ***
[05/07 01:21:41   2985s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[05/07 01:21:41   2985s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:21:41   2986s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=4839.7M) ***
[05/07 01:21:41   2986s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/07 01:21:41   2986s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:21:42   2986s] Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
[05/07 01:21:42   2986s] Saving power intent database ...
[05/07 01:21:42   2986s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:21:42   2986s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:21:42   2986s] % Begin Save power constraints data ... (date=05/07 01:21:42, mem=3246.9M)
[05/07 01:21:42   2986s] % End Save power constraints data ... (date=05/07 01:21:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=3246.9M, current mem=3246.9M)
[05/07 01:21:45   2987s] Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
[05/07 01:21:48   2988s] #% End save design ... (date=05/07 01:21:48, total cpu=0:00:07.4, real=0:00:12.0, peak res=3248.1M, current mem=3248.1M)
[05/07 01:21:48   2988s] 
[05/07 01:21:48   2988s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:21:48   2988s] Severity  ID               Count  Summary                                  
[05/07 01:21:48   2988s] WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
[05/07 01:21:48   2988s] WARNING   IMPSC-1138         134  In scan chain "%s" DEF ordered section, ...
[05/07 01:21:48   2988s] WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
[05/07 01:21:48   2988s] WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
[05/07 01:21:48   2988s] WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
[05/07 01:21:48   2988s] *** Message Summary: 141 warning(s), 0 error(s)
[05/07 01:21:48   2988s] 
[05/07 01:21:48   2988s] <CMD> setDesignMode -process 28
[05/07 01:21:48   2989s] ##  Process: 28            (User Set)               
[05/07 01:21:48   2989s] ##     Node: (not set)                           
[05/07 01:21:48   2989s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/07 01:21:48   2989s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/07 01:21:48   2989s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/07 01:21:48   2989s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/07 01:21:48   2989s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/07 01:21:48   2989s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/07 01:21:48   2989s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:21:48   2989s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:21:48   2989s] <CMD> getAnalysisMode -socv -quiet
[05/07 01:21:48   2989s] <CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
[05/07 01:21:48   2989s] <CMD> setOptMode -usefulSkew true
[05/07 01:21:48   2989s] setAnalysisMode -usefulSkew already set.
[05/07 01:21:48   2989s] <CMD> setOptMode -usefulSkewCCOpt none
[05/07 01:21:48   2989s] <CMD> setDesignMode -flowEffort extreme
[05/07 01:21:48   2989s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
[05/07 01:21:48   2989s] <CMD> setOptMode -usefulSkewPostRoute false
[05/07 01:21:48   2989s] <CMD> setOptMode -usefulSkewPreCTS false
[05/07 01:21:48   2989s] <CMD> set_ccopt_property update_io_latency false
[05/07 01:21:48   2989s] <CMD> set_ccopt_property target_skew 0.085
[05/07 01:21:48   2989s] <CMD> set_ccopt_property use_inverters false
[05/07 01:21:48   2989s] <CMD> set_dont_use {*/NBUFX32_LVT} true
[05/07 01:21:48   2989s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*/NBUFX32_LVT'
[05/07 01:21:48   2989s] **ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '*/NBUFX32_LVT'
<CMD> set_ccopt_property buffer_cells */NBUF*LVT*
[05/07 01:21:48   2989s] <CMD> set_ccopt_property target_max_trans 0.243
[05/07 01:21:48   2989s] <CMD> set_ccopt_property target_insertion_delay 0.8
[05/07 01:21:48   2989s] <CMD> set_ccopt_property max_fanout 30
[05/07 01:21:48   2989s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[05/07 01:21:48   2989s] <CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
[05/07 01:21:48   2989s] Start generating vias ..
[05/07 01:21:48   2989s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1 timing=1 sns=1
[05/07 01:21:48   2989s] #Skip building auto via since it is not turned on.
[05/07 01:21:48   2989s] Extracting standard cell pins and blockage ...... 
[05/07 01:21:48   2989s] Pin and blockage extraction finished
[05/07 01:21:48   2989s] Via generation completed.
[05/07 01:21:48   2989s] <CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
[05/07 01:21:48   2989s] <CMD> set_ccopt_property -net_type top route_type top_type
[05/07 01:21:48   2989s] <CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
[05/07 01:21:48   2989s] <CMD> set_ccopt_property -net_type trunk route_type trunk_type
[05/07 01:21:48   2989s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[05/07 01:21:48   2989s] Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
[05/07 01:21:48   2989s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/07 01:21:48   2989s] Reset timing graph...
[05/07 01:21:48   2989s] Ignoring AAE DB Resetting ...
[05/07 01:21:48   2989s] Reset timing graph done.
[05/07 01:21:48   2989s] Ignoring AAE DB Resetting ...
[05/07 01:21:52   2993s] Analyzing clock structure...
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2993s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/07 01:21:52   2993s] Type 'man IMPCCOPT-4144' for more detail.
[05/07 01:21:52   2994s] Analyzing clock structure done.
[05/07 01:21:52   2994s] Reset timing graph...
[05/07 01:21:53   2994s] Ignoring AAE DB Resetting ...
[05/07 01:21:53   2994s] Reset timing graph done.
[05/07 01:21:53   2994s] Wrote: ccopt.spec
[05/07 01:21:53   2994s] <CMD> get_ccopt_clock_trees
[05/07 01:21:53   2994s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin sd_CK ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin sd_CK {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin sd_CKn ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin sd_CKn {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[0]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[0]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[10]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[10]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[11]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[11]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[12]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[12]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[13]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[13]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[14]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[14]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[15]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[15]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[16]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[16]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[17]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[17]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[18]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[18]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[19]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[19]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[1]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[1]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[20]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[20]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[21]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[21]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[22]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[22]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[23]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[23]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[24]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[24]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[25]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[25]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[26]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[26]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[27]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[27]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[28]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[28]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[29]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[29]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[2]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[2]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[30]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[30]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[31]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[31]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[3]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[3]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[4]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[4]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[5]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[5]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[6]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[6]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[7]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[7]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[8]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[8]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin {sd_DQ_out[9]} ignore
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[9]} {implicit design_io}
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type -pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK stop
[05/07 01:21:53   2994s] <CMD> set_ccopt_property sink_type_reasons -pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK no_sdc_clock
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin I_CLOCKING/sys_clk_in_reg/Q true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin ate_clk true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin pclk true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sd_CK true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sd_CKn true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sdram_clk true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sys_2x_clk true
[05/07 01:21:53   2994s] <CMD> set_ccopt_property case_analysis -pin I_CLOCKING/sys_clk_in_reg/SE 0
[05/07 01:21:53   2994s] <CMD> set_ccopt_property case_analysis -pin I_CLOCKING/sys_clk_in_reg/SI 0
[05/07 01:21:53   2994s] <CMD> create_ccopt_clock_tree -name ate_clk -source ate_clk -no_skew_group
[05/07 01:21:53   2994s] Extracting original clock gating for ate_clk...
[05/07 01:21:53   2995s]   clock_tree ate_clk contains 3514 sinks and 22 clock gates.
[05/07 01:21:53   2995s]     Found 32 clock convergence points while defining clock tree.
[05/07 01:21:53   2995s] Extracting original clock gating for ate_clk done.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree ate_clk 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree ate_clk 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property source_driver -clock_tree ate_clk {INVX8_HVT/A INVX8_HVT/Y}
[05/07 01:21:53   2995s] <CMD> set_ccopt_property clock_period -pin ate_clk 30
[05/07 01:21:53   2995s] <CMD> create_ccopt_clock_tree -name SYS_2x_CLK -source sys_2x_clk -no_skew_group
[05/07 01:21:53   2995s] Extracting original clock gating for SYS_2x_CLK...
[05/07 01:21:53   2995s]   clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
[05/07 01:21:53   2995s] Extracting original clock gating for SYS_2x_CLK done.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SYS_2x_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SYS_2x_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property source_driver -clock_tree SYS_2x_CLK {INVX8_HVT/A INVX8_HVT/Y}
[05/07 01:21:53   2995s] <CMD> set_ccopt_property clock_period -pin sys_2x_clk 2.4
[05/07 01:21:53   2995s] <CMD> create_ccopt_clock_tree -name SDRAM_CLK -source sdram_clk -no_skew_group
[05/07 01:21:53   2995s] Extracting original clock gating for SDRAM_CLK...
[05/07 01:21:53   2995s]   clock_tree SDRAM_CLK contains 2919 sinks and 3 clock gates.
[05/07 01:21:53   2995s]     Found 32 clock convergence points while defining clock tree.
[05/07 01:21:53   2995s] Extracting original clock gating for SDRAM_CLK done.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SDRAM_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SDRAM_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property source_driver -clock_tree SDRAM_CLK {INVX8_HVT/A INVX8_HVT/Y}
[05/07 01:21:53   2995s] <CMD> set_ccopt_property clock_period -pin sdram_clk 4.1
[05/07 01:21:53   2995s] <CMD> create_ccopt_clock_tree -name PCI_CLK -source pclk -no_skew_group
[05/07 01:21:53   2995s] Extracting original clock gating for PCI_CLK...
[05/07 01:21:53   2995s]   clock_tree PCI_CLK contains 401 sinks and 1 clock gates.
[05/07 01:21:53   2995s] Extracting original clock gating for PCI_CLK done.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree PCI_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree PCI_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property source_driver -clock_tree PCI_CLK {INVX8_HVT/A INVX8_HVT/Y}
[05/07 01:21:53   2995s] <CMD> set_ccopt_property clock_period -pin pclk 7.5
[05/07 01:21:53   2995s] <CMD> create_ccopt_generated_clock_tree -name SYS_CLK -source I_CLOCKING/sys_clk_in_reg/Q -generated_by I_CLOCKING/sys_clk_in_reg/CLK
[05/07 01:21:53   2995s] Extracting original clock gating for SYS_CLK...
[05/07 01:21:53   2995s]   clock_tree SYS_CLK contains 10 sinks and 1 clock gates.
[05/07 01:21:53   2995s] Extracting original clock gating for SYS_CLK done.
[05/07 01:21:53   2995s] Found 1 generator input for clock tree SYS_CLK.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SYS_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SYS_CLK 0.200
[05/07 01:21:53   2995s] <CMD> set_ccopt_property clock_period -pin I_CLOCKING/sys_clk_in_reg/Q 4.8
[05/07 01:21:53   2995s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name PCI_CLK/test_worst_mode -sources pclk -auto_sinks
[05/07 01:21:53   2995s] The skew group PCI_CLK/test_worst_mode was created. It contains 401 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/test_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/test_worst_mode PCI_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/test_worst_mode {test_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/test_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SDRAM_CLK/test_worst_mode -sources sdram_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SDRAM_CLK/test_worst_mode was created. It contains 2887 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/test_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/test_worst_mode SDRAM_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/test_worst_mode {test_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/test_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_2x_CLK/test_worst_mode -sources sys_2x_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_2x_CLK/test_worst_mode was created. It contains 214 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/test_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/test_worst_mode SYS_2x_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/test_worst_mode {test_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/test_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> modify_ccopt_skew_group -skew_group SYS_2x_CLK/test_worst_mode -add_ignore_pins {  I_RISC_CORE/ls_in_0_clk/A  }
[05/07 01:21:53   2995s] Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_CLK/test_worst_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_CLK/test_worst_mode was created. It contains 10 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/test_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property constrains -skew_group SYS_CLK/test_worst_mode none
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/test_worst_mode SYS_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/test_worst_mode {test_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/test_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name ate_clk/test_worst_mode -sources ate_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group ate_clk/test_worst_mode was created. It contains 3482 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group ate_clk/test_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group ate_clk/test_worst_mode ate_clk
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group ate_clk/test_worst_mode {test_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group ate_clk/test_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> modify_ccopt_skew_group -skew_group ate_clk/test_worst_mode -add_ignore_pins {  I_RISC_CORE/ls_in_0_clk/A  }
[05/07 01:21:53   2995s] Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name PCI_CLK/func_worst_mode -sources pclk -auto_sinks
[05/07 01:21:53   2995s] The skew group PCI_CLK/func_worst_mode was created. It contains 401 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/func_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/func_worst_mode PCI_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/func_worst_mode {func_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/func_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SDRAM_CLK/func_worst_mode -sources sdram_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SDRAM_CLK/func_worst_mode was created. It contains 2887 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/func_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/func_worst_mode SDRAM_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/func_worst_mode {func_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/func_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_2x_CLK/func_worst_mode -sources sys_2x_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_2x_CLK/func_worst_mode was created. It contains 214 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/func_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/func_worst_mode SYS_2x_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/func_worst_mode {func_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/func_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> modify_ccopt_skew_group -skew_group SYS_2x_CLK/func_worst_mode -add_ignore_pins {  I_RISC_CORE/ls_in_0_clk/A  }
[05/07 01:21:53   2995s] Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_CLK/func_worst_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_CLK/func_worst_mode was created. It contains 10 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/func_worst_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property constrains -skew_group SYS_CLK/func_worst_mode none
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/func_worst_mode SYS_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/func_worst_mode {func_worst_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/func_worst_mode worst_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name PCI_CLK/test_best_mode -sources pclk -auto_sinks
[05/07 01:21:53   2995s] The skew group PCI_CLK/test_best_mode was created. It contains 401 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/test_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/test_best_mode PCI_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/test_best_mode {test_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/test_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SDRAM_CLK/test_best_mode -sources sdram_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SDRAM_CLK/test_best_mode was created. It contains 2887 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/test_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/test_best_mode SDRAM_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/test_best_mode {test_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/test_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_2x_CLK/test_best_mode -sources sys_2x_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_2x_CLK/test_best_mode was created. It contains 214 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/test_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/test_best_mode SYS_2x_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/test_best_mode {test_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/test_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_CLK/test_best_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_CLK/test_best_mode was created. It contains 10 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/test_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property constrains -skew_group SYS_CLK/test_best_mode none
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/test_best_mode SYS_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/test_best_mode {test_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/test_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name ate_clk/test_best_mode -sources ate_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group ate_clk/test_best_mode was created. It contains 3482 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group ate_clk/test_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group ate_clk/test_best_mode ate_clk
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group ate_clk/test_best_mode {test_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group ate_clk/test_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name PCI_CLK/func_best_mode -sources pclk -auto_sinks
[05/07 01:21:53   2995s] The skew group PCI_CLK/func_best_mode was created. It contains 401 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/func_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/func_best_mode PCI_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/func_best_mode {func_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/func_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SDRAM_CLK/func_best_mode -sources sdram_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SDRAM_CLK/func_best_mode was created. It contains 2887 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/func_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/func_best_mode SDRAM_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/func_best_mode {func_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/func_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_2x_CLK/func_best_mode -sources sys_2x_clk -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_2x_CLK/func_best_mode was created. It contains 214 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/func_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/func_best_mode SYS_2x_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/func_best_mode {func_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/func_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> create_ccopt_skew_group -name SYS_CLK/func_best_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
[05/07 01:21:53   2995s] The skew group SYS_CLK/func_best_mode was created. It contains 10 sinks and 1 sources.
[05/07 01:21:53   2995s] <CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/func_best_mode true
[05/07 01:21:53   2995s] <CMD> set_ccopt_property constrains -skew_group SYS_CLK/func_best_mode none
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/func_best_mode SYS_CLK
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/func_best_mode {func_best_mode  }
[05/07 01:21:53   2995s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/func_best_mode best_corner
[05/07 01:21:53   2995s] <CMD> check_ccopt_clock_tree_convergence
[05/07 01:21:53   2995s] Checking clock tree convergence...
[05/07 01:21:53   2995s] Checking clock tree convergence done.
[05/07 01:21:53   2995s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/07 01:21:53   2995s] <CMD> create_ccopt_flexible_htree -name flex_HTREE -trunk_cell INVX16_LVT -final_cell INVX8_LVT -no_symmetry_buffers -sink_instance_prefix HJ -pin sdram_clk -sink_grid {4 4} -sink_grid_box {82 146 697 397}
[05/07 01:21:53   2995s] **WARN: (IMPCCOPT-2415):	The parameter '-no_symmetry_buffers' for command 'create_ccopt_flexible_htree' is deprecated. It still works, but it may be removed in a future release. Instead, use '-omit_symmetry drivers' (see documentation).
[05/07 01:21:53   2995s] <CMD> synthesize_ccopt_flexible_htrees
[05/07 01:21:53   2995s] Notify start of optimization...
[05/07 01:21:53   2995s] Notify start of optimization done.
[05/07 01:21:53   2995s] Initializing...
[05/07 01:21:53   2995s]   Validating CTS configuration...
[05/07 01:21:53   2995s]   Using cell based legalization.
[05/07 01:21:53   2995s]   Initializing placement interface...
[05/07 01:21:53   2995s]     Use check_library -place or consult logv if problems occur.
[05/07 01:21:53   2995s]     Leaving CCOpt scope - Initializing placement interface...
[05/07 01:21:53   2995s] OPERPROF: Starting DPlace-Init at level 1, MEM:4647.1M, EPOCH TIME: 1746606113.541433
[05/07 01:21:53   2995s] Processing tracks to init pin-track alignment.
[05/07 01:21:53   2995s] z: 2, totalTracks: 1
[05/07 01:21:53   2995s] z: 4, totalTracks: 1
[05/07 01:21:53   2995s] z: 6, totalTracks: 1
[05/07 01:21:53   2995s] z: 8, totalTracks: 1
[05/07 01:21:53   2995s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:21:53   2995s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:53   2995s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:53   2995s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:53   2995s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:21:53   2995s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:21:53   2995s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4635.8M, EPOCH TIME: 1746606113.606981
[05/07 01:21:53   2995s] Info: 98 insts are soft-fixed.
[05/07 01:21:53   2995s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:53   2995s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:53   2995s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4635.8M, EPOCH TIME: 1746606113.609395
[05/07 01:21:53   2995s] Max number of tech site patterns supported in site array is 256.
[05/07 01:21:53   2995s] Core basic site is unit
[05/07 01:21:53   2995s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:21:53   2995s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 01:21:53   2995s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:21:53   2995s] SiteArray: use 11,816,960 bytes
[05/07 01:21:53   2995s] SiteArray: current memory after site array memory allocation 4647.1M
[05/07 01:21:53   2995s] SiteArray: FP blocked sites are writable
[05/07 01:21:53   2995s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:21:53   2995s] SiteArray: use 1,466,368 bytes
[05/07 01:21:53   2995s] SiteArray: current memory after site array memory allocation 4648.5M
[05/07 01:21:53   2995s] SiteArray: FP blocked sites are writable
[05/07 01:21:53   2995s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:21:53   2995s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:21:53   2995s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:21:53   2995s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4648.5M, EPOCH TIME: 1746606113.717573
[05/07 01:21:53   2995s] Process 63817 wires and vias for routing blockage analysis
[05/07 01:21:53   2995s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.250, REAL:0.044, MEM:4648.5M, EPOCH TIME: 1746606113.761393
[05/07 01:21:53   2995s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4648.5M, EPOCH TIME: 1746606113.761742
[05/07 01:21:53   2995s] Process 988 wires and vias for routing blockage analysis
[05/07 01:21:53   2995s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.020, MEM:4648.5M, EPOCH TIME: 1746606113.781431
[05/07 01:21:53   2995s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:21:53   2995s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:21:53   2995s] Atter site array init, number of instance map data is 0.
[05/07 01:21:53   2995s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.600, REAL:0.260, MEM:4648.5M, EPOCH TIME: 1746606113.869620
[05/07 01:21:53   2995s] 
[05/07 01:21:53   2995s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:21:53   2995s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:21:53   2995s] OPERPROF:     Starting CMU at level 3, MEM:4648.5M, EPOCH TIME: 1746606113.923613
[05/07 01:21:53   2995s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.012, MEM:4648.5M, EPOCH TIME: 1746606113.935161
[05/07 01:21:53   2995s] 
[05/07 01:21:53   2995s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:21:53   2995s] Info: 98 insts are soft-fixed.
[05/07 01:21:53   2995s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.720, REAL:0.342, MEM:4648.5M, EPOCH TIME: 1746606113.948838
[05/07 01:21:53   2995s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4648.5M, EPOCH TIME: 1746606113.948963
[05/07 01:21:53   2995s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4648.5M, EPOCH TIME: 1746606113.949735
[05/07 01:21:53   2996s] 
[05/07 01:21:53   2996s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=4648.5MB).
[05/07 01:21:53   2996s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.830, REAL:0.448, MEM:4648.5M, EPOCH TIME: 1746606113.989882
[05/07 01:21:53   2996s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.8 real=0:00:00.4)
[05/07 01:21:53   2996s]   Initializing placement interface done.
[05/07 01:21:53   2996s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:21:53   2996s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4648.8M, EPOCH TIME: 1746606113.991320
[05/07 01:21:53   2996s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:21:53   2996s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:54   2996s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] # Resetting pin-track-align track data.
[05/07 01:21:54   2996s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.450, REAL:0.114, MEM:4633.1M, EPOCH TIME: 1746606114.105584
[05/07 01:21:54   2996s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
[05/07 01:21:54   2996s]   Leaving CCOpt scope - Initializing placement interface...
[05/07 01:21:54   2996s] OPERPROF: Starting DPlace-Init at level 1, MEM:4633.1M, EPOCH TIME: 1746606114.119469
[05/07 01:21:54   2996s] Processing tracks to init pin-track alignment.
[05/07 01:21:54   2996s] z: 2, totalTracks: 1
[05/07 01:21:54   2996s] z: 4, totalTracks: 1
[05/07 01:21:54   2996s] z: 6, totalTracks: 1
[05/07 01:21:54   2996s] z: 8, totalTracks: 1
[05/07 01:21:54   2996s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:21:54   2996s] Cell ORCA_TOP LLGs are deleted
[05/07 01:21:54   2996s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:21:54   2996s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:21:54   2996s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4633.1M, EPOCH TIME: 1746606114.163495
[05/07 01:21:54   2996s] Info: 98 insts are soft-fixed.
[05/07 01:21:54   2996s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:21:54   2996s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4633.1M, EPOCH TIME: 1746606114.165754
[05/07 01:21:54   2996s] Max number of tech site patterns supported in site array is 256.
[05/07 01:21:54   2996s] Core basic site is unit
[05/07 01:21:54   2996s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:21:54   2996s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:21:54   2996s] Fast DP-INIT is on for default
[05/07 01:21:54   2996s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:21:54   2996s] SiteArray: use 1,466,368 bytes
[05/07 01:21:54   2996s] SiteArray: current memory after site array memory allocation 4634.5M
[05/07 01:21:54   2996s] SiteArray: FP blocked sites are writable
[05/07 01:21:54   2996s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:21:54   2996s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:21:54   2996s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:21:54   2996s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4634.5M, EPOCH TIME: 1746606114.270454
[05/07 01:21:54   2996s] Process 988 wires and vias for routing blockage analysis
[05/07 01:21:54   2996s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.015, MEM:4634.5M, EPOCH TIME: 1746606114.285761
[05/07 01:21:54   2996s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:21:54   2996s] Atter site array init, number of instance map data is 0.
[05/07 01:21:54   2996s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.310, REAL:0.178, MEM:4634.5M, EPOCH TIME: 1746606114.343951
[05/07 01:21:54   2996s] 
[05/07 01:21:54   2996s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:21:54   2996s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:21:54   2996s] OPERPROF:     Starting CMU at level 3, MEM:4634.5M, EPOCH TIME: 1746606114.379824
[05/07 01:21:54   2996s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.010, MEM:4634.5M, EPOCH TIME: 1746606114.389428
[05/07 01:21:54   2996s] 
[05/07 01:21:54   2996s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:21:54   2996s] Info: 98 insts are soft-fixed.
[05/07 01:21:54   2996s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.400, REAL:0.238, MEM:4634.5M, EPOCH TIME: 1746606114.401824
[05/07 01:21:54   2996s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4634.5M, EPOCH TIME: 1746606114.401936
[05/07 01:21:54   2996s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4634.5M, EPOCH TIME: 1746606114.402375
[05/07 01:21:54   2996s] 
[05/07 01:21:54   2996s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=4634.5MB).
[05/07 01:21:54   2996s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.490, REAL:0.326, MEM:4634.5M, EPOCH TIME: 1746606114.445815
[05/07 01:21:54   2996s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.3)
[05/07 01:21:54   2996s] Set min layer with default ( 2 )
[05/07 01:21:54   2996s] Set max layer with default ( 127 )
[05/07 01:21:54   2996s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:21:54   2996s] Min route layer (adjusted) = 2
[05/07 01:21:54   2996s] Max route layer (adjusted) = 10
[05/07 01:21:54   2996s] [PSP]    Load db... (mem=4.3M)
[05/07 01:21:54   2996s] [PSP]    Read data from FE... (mem=4.3M)
[05/07 01:21:54   2997s] (I)      Number of ignored instance 0
[05/07 01:21:54   2997s] (I)      Number of inbound cells 0
[05/07 01:21:54   2997s] (I)      Number of opened ILM blockages 0
[05/07 01:21:54   2997s] (I)      Number of instances temporarily fixed by detailed placement 139
[05/07 01:21:54   2997s] (I)      numMoveCells=40475, numMacros=41  numPads=242  numMultiRowHeightInsts=0
[05/07 01:21:54   2997s] (I)      cell height: 1672, count: 40538
[05/07 01:21:54   2997s] [PSP]    Read rows... (mem=4.3M)
[05/07 01:21:54   2997s] (I)      Reading non-standard rows with height 3344
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 581856) - (982528, 585200) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 585200) - (982528, 588544) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 588544) - (982528, 591888) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] **WARN: [PSP]    Only the first 20 messages are printed.
[05/07 01:21:54   2997s] **WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[05/07 01:21:54   2997s] (I)      rowRegion is not equal to core box, resetting core box
[05/07 01:21:54   2997s] (I)      rowRegion : (0, 10032) - (982528, 583528)
[05/07 01:21:54   2997s] (I)      coreBox   : (10032, 10032) - (972496, 583680)
[05/07 01:21:54   2997s] [PSP]    Done Read rows (cpu=0.000s, mem=4.3M)
[05/07 01:21:54   2997s] 
[05/07 01:21:54   2997s] [PSP]    Read module constraints... (mem=4.3M)
[05/07 01:21:54   2997s] [PSP]    Done Read module constraints (cpu=0.010s, mem=4.3M)
[05/07 01:21:54   2997s] 
[05/07 01:21:54   2997s] [PSP]    Done Read data from FE (cpu=0.080s, mem=4.3M)
[05/07 01:21:54   2997s] 
[05/07 01:21:54   2997s] [PSP]    Done Load db (cpu=0.080s, mem=4.3M)
[05/07 01:21:54   2997s] 
[05/07 01:21:54   2997s] [PSP]    Constructing placeable region... (mem=4.3M)
[05/07 01:21:54   2997s] (I)      Constructing bin map
[05/07 01:21:54   2997s] (I)      Initialize bin information with width=16720 height=16720
[05/07 01:21:54   2997s] (I)      Done constructing bin map
[05/07 01:21:54   2997s] **WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[05/07 01:21:54   2997s] [PSP]    Compute region effective width... (mem=4.3M)
[05/07 01:21:54   2997s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=4.3M)
[05/07 01:21:54   2997s] 
[05/07 01:21:54   2997s] [PSP]    Done Constructing placeable region (cpu=0.020s, mem=4.3M)
[05/07 01:21:54   2997s] 
[05/07 01:21:54   2997s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:54   2997s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:54   2997s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:54   2997s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:54   2997s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:54   2997s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:54   2997s] Turning off fast DC mode.
[05/07 01:21:54   2997s] End AAE Lib Interpolated Model. (MEM=4645.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX16_LVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX8_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX4_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX32_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.01
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX16_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.01
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX16_RVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.01
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX32_RVT
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.02
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX8_LVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX16_LVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.02
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX2_RVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.02
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX16_RVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.03
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX16_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.04
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX8_RVT
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.06
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.06
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX2_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX8_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX4_RVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX2_LVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX4_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX4_LVT
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.06
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.07
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.11
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.11
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.13
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.15
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX16_LVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX4_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX8_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX32_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX32_RVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX16_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: IBUFFX16_RVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.17
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.2
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.28
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.28
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.32
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.42
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.42
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX8_LVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX4_LVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX16_LVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.43
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX2_LVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX2_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX16_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.44
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX8_HVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX4_RVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX2_RVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX8_RVT
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.47
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.5
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.51
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX16_RVT
[05/07 01:21:54   2997s] (I)      Filtering out regions for small cell: CGLPPSX4_HVT
[05/07 01:21:54   2997s]   Accumulated time to calculate placeable region: 0.52
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.58
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.64
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.7
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.76
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.83
[05/07 01:21:54   2997s] Accumulated time to calculate placeable region: 0.86
[05/07 01:21:54   2997s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:54   2997s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:54   2997s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:54   2997s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:54   2997s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:54   2997s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
(I)      Filtering out regions for small cell: AO21X2_LVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO21X1_LVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO21X2_RVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO21X1_HVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO21X2_HVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO21X1_RVT
[05/07 01:21:55   2998s]   Accumulated time to calculate placeable region: 0.87
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 0.9
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 0.99
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 0.99
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 0.99
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 1.03
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type leaf. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type trunk. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type top. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree PCI_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree PCI_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree PCI_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree PCI_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type leaf. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type trunk. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type top. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SDRAM_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SDRAM_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SDRAM_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SDRAM_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
(I)      Filtering out regions for small cell: AO22X2_HVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO22X2_RVT
[05/07 01:21:55   2998s]   Accumulated time to calculate placeable region: 1.04
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 1.05
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: AO22X1_RVT
[05/07 01:21:55   2998s]   Accumulated time to calculate placeable region: 1.06
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/07 01:21:55   2998s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[05/07 01:21:55   2998s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type leaf. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type trunk. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type top. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_2x_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_2x_CLK -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_2x_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_2x_CLK -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
(I)      Filtering out regions for small cell: LSUPX8_LVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: LSUPX2_LVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: LSUPX4_LVT
[05/07 01:21:55   2998s] (I)      Filtering out regions for small cell: LSUPX1_LVT
[05/07 01:21:55   2998s]   Accumulated time to calculate placeable region: 1.08
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 1.14
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 1.14
[05/07 01:21:55   2998s] Accumulated time to calculate placeable region: 1.17
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type leaf. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type trunk. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type top. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree ate_clk -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree ate_clk -power_domain PD_RISC_CORE.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree ate_clk -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree ate_clk -power_domain PD_ORCA_TOP.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/07 01:21:55   2998s] **ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type leaf. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type trunk. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type top. CTS will proceed using 0.184ns.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group ate_clk/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group ate_clk/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[05/07 01:21:55   2998s] Type 'man IMPCCOPT-1261' for more detail.
[05/07 01:21:55   2998s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[05/07 01:21:55   2998s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:21:56   2998s]   Primary reporting skew groups are:
[05/07 01:21:56   2998s]   skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks
[05/07 01:21:56   2998s]   No ideal or dont_touch nets found in the clock tree
[05/07 01:21:56   2998s]   No dont_touch hnets found in the clock tree
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Total number of dont_touch hpins in the clock network: 1
[05/07 01:21:56   2998s]     Large numbers of dont_touch hpins may damage runtime and QoR.
[05/07 01:21:56   2998s]     Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Summary of reasons for dont_touch hpins in the clock network:
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   -----------------------
[05/07 01:21:56   2998s]   Reason            Count
[05/07 01:21:56   2998s]   -----------------------
[05/07 01:21:56   2998s]   upf_constraint      1
[05/07 01:21:56   2998s]   -----------------------
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Summary of dont_touch hpins in the clock network representing physical hierarchy:
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   ---------------------
[05/07 01:21:56   2998s]   Type            Count
[05/07 01:21:56   2998s]   ---------------------
[05/07 01:21:56   2998s]   ilm               0
[05/07 01:21:56   2998s]   partition         0
[05/07 01:21:56   2998s]   power_domain      1
[05/07 01:21:56   2998s]   fence             0
[05/07 01:21:56   2998s]   none              0
[05/07 01:21:56   2998s]   ---------------------
[05/07 01:21:56   2998s]   Total             1
[05/07 01:21:56   2998s]   ---------------------
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Checking for illegal sizes of clock logic instances...
[05/07 01:21:56   2998s]   Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Filtering reasons for cell type: buffer
[05/07 01:21:56   2998s]   =======================================
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   -----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:21:56   2998s]   Clock trees    Power domain    Reason                         Library cells
[05/07 01:21:56   2998s]   -----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:21:56   2998s]   all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/07 01:21:56   2998s]                                                                   AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/07 01:21:56   2998s]                                                                   NBUFFX4_LVT NBUFFX8_LVT }
[05/07 01:21:56   2998s]   all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/07 01:21:56   2998s]                                                                   AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/07 01:21:56   2998s]                                                                   NBUFFX4_LVT NBUFFX8_LVT }
[05/07 01:21:56   2998s]   -----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Filtering reasons for cell type: inverter
[05/07 01:21:56   2998s]   =========================================
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   ----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:21:56   2998s]   Clock trees    Power domain    Reason                         Library cells
[05/07 01:21:56   2998s]   ----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:21:56   2998s]   all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/07 01:21:56   2998s]                                                                   AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/07 01:21:56   2998s]                                                                   IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/07 01:21:56   2998s]                                                                   INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/07 01:21:56   2998s]                                                                   INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/07 01:21:56   2998s]                                                                   INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/07 01:21:56   2998s]   all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/07 01:21:56   2998s]                                                                   AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/07 01:21:56   2998s]                                                                   IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/07 01:21:56   2998s]                                                                   INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/07 01:21:56   2998s]                                                                   INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/07 01:21:56   2998s]                                                                   INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/07 01:21:56   2998s]   all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/07 01:21:56   2998s]   all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/07 01:21:56   2998s]   ----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Filtering reasons for cell type: logic cell
[05/07 01:21:56   2998s]   ===========================================
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   ------------------------------------------------------------------------
[05/07 01:21:56   2998s]   Clock trees       Power domain    Reason                  Library cells
[05/07 01:21:56   2998s]   ------------------------------------------------------------------------
[05/07 01:21:56   2998s]   { SYS_2x_CLK }    PD_RISC_CORE    Missing liberty data    { LSUPX1_RVT }
[05/07 01:21:56   2998s]   ------------------------------------------------------------------------
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   
[05/07 01:21:56   2998s]   Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:02.5)
[05/07 01:21:56   2998s]   CCOpt configuration status: all checks passed.
[05/07 01:21:56   2998s] Initializing done.
[05/07 01:21:56   2998s] Using inst based legalization.
[05/07 01:21:56   2999s] #% Begin earlyGlobalRoute (date=05/07 01:21:56, mem=3220.3M)
[05/07 01:21:56   2999s] Running pre-eGR process
[05/07 01:21:56   2999s] [NR-eGR] Started Early Global Route ( Curr Mem: 6.08 MB )
[05/07 01:21:56   2999s] (I)      Initializing eGR engine (regular)
[05/07 01:21:56   2999s] Set min layer with parameter ( 7 )
[05/07 01:21:56   2999s] Set max layer with parameter ( 8 )
[05/07 01:21:56   2999s] (I)      clean place blk overflow:
[05/07 01:21:56   2999s] (I)      H : enabled 1.00 0
[05/07 01:21:56   2999s] (I)      V : enabled 1.00 0
[05/07 01:21:56   2999s] (I)      Initializing eGR engine (regular)
[05/07 01:21:56   2999s] Set min layer with parameter ( 7 )
[05/07 01:21:56   2999s] Set max layer with parameter ( 8 )
[05/07 01:21:56   2999s] (I)      clean place blk overflow:
[05/07 01:21:56   2999s] (I)      H : enabled 1.00 0
[05/07 01:21:56   2999s] (I)      V : enabled 1.00 0
[05/07 01:21:56   2999s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.08 MB )
[05/07 01:21:56   2999s] (I)      Running eGR Regular flow
[05/07 01:21:56   2999s] (I)      # wire layers (front) : 11
[05/07 01:21:56   2999s] (I)      # wire layers (back)  : 0
[05/07 01:21:56   2999s] (I)      min wire layer : 1
[05/07 01:21:56   2999s] (I)      max wire layer : 10
[05/07 01:21:56   2999s] (I)      # cut layers (front) : 10
[05/07 01:21:56   2999s] (I)      # cut layers (back)  : 0
[05/07 01:21:56   2999s] (I)      min cut layer : 1
[05/07 01:21:56   2999s] (I)      max cut layer : 9
[05/07 01:21:56   2999s] (I)      =================================== Layers ===================================
[05/07 01:21:56   2999s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:21:56   2999s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:21:56   2999s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:21:56   2999s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:21:56   2999s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:21:56   2999s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:21:56   2999s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:21:56   2999s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:21:56   2999s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:21:56   2999s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:21:56   2999s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:21:56   2999s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:21:56   2999s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:21:56   2999s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:21:56   2999s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:21:56   2999s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:21:56   2999s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:21:56   2999s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:21:56   2999s] (I)      Started Import and model ( Curr Mem: 6.08 MB )
[05/07 01:21:56   2999s] (I)      == Non-default Options ==
[05/07 01:21:56   2999s] (I)      Model preroutes as blockages                       : true
[05/07 01:21:56   2999s] (I)      Maximum routing layer                              : 8
[05/07 01:21:56   2999s] (I)      Minimum routing layer                              : 7
[05/07 01:21:56   2999s] (I)      Top routing layer                                  : 8
[05/07 01:21:56   2999s] (I)      Bottom routing layer                               : 7
[05/07 01:21:56   2999s] (I)      Route selected nets only                           : true
[05/07 01:21:56   2999s] (I)      Honor PRL                                          : true
[05/07 01:21:56   2999s] (I)      Number of threads                                  : 8
[05/07 01:21:56   2999s] (I)      Apply PRL on obs objects                           : true
[05/07 01:21:56   2999s] (I)      Parallel spacing query fix                         : true
[05/07 01:21:56   2999s] (I)      Route tie net to shape                             : auto
[05/07 01:21:56   2999s] (I)      Handle NDR rules during blockages                  : CTS_RULE
[05/07 01:21:56   2999s] (I)      Enable special modeling                            : false
[05/07 01:21:56   2999s] (I)      Method to set GCell size                           : row
[05/07 01:21:56   2999s] (I)      Min sites blocked by any object                    : 0
[05/07 01:21:56   2999s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:21:56   2999s] (I)      Backside routing mode                              : front
[05/07 01:21:56   2999s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:21:56   2999s] (I)      ============== Pin Summary ==============
[05/07 01:21:56   2999s] (I)      +-------+--------+---------+------------+
[05/07 01:21:56   2999s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:21:56   2999s] (I)      +-------+--------+---------+------------+
[05/07 01:21:56   2999s] (I)      |     1 | 161418 |  100.00 |        Pin |
[05/07 01:21:56   2999s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:21:56   2999s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:21:56   2999s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:21:56   2999s] (I)      +-------+--------+---------+------------+
[05/07 01:21:56   2999s] (I)      Use row-based GCell size
[05/07 01:21:56   2999s] (I)      Use row-based GCell align
[05/07 01:21:56   2999s] (I)      layer 0 area = 10000
[05/07 01:21:56   2999s] (I)      layer 1 area = 16000
[05/07 01:21:56   2999s] (I)      layer 2 area = 16000
[05/07 01:21:56   2999s] (I)      layer 3 area = 16000
[05/07 01:21:56   2999s] (I)      layer 4 area = 16000
[05/07 01:21:56   2999s] (I)      layer 5 area = 16000
[05/07 01:21:56   2999s] (I)      layer 6 area = 16000
[05/07 01:21:56   2999s] (I)      layer 7 area = 16000
[05/07 01:21:56   2999s] (I)      GCell unit size   : 1672
[05/07 01:21:56   2999s] (I)      GCell multiplier  : 1
[05/07 01:21:56   2999s] (I)      GCell row height  : 1672
[05/07 01:21:56   2999s] (I)      Actual row height : 1672
[05/07 01:21:56   2999s] (I)      GCell align ref   : 10032 10032
[05/07 01:21:56   2999s] [NR-eGR] Track table information for default rule: 
[05/07 01:21:56   2999s] [NR-eGR] M1 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M2 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M3 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M4 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M5 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M6 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M7 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M8 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] M9 has single uniform track structure
[05/07 01:21:56   2999s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:21:56   2999s] (I)      ============== Default via ===============
[05/07 01:21:56   2999s] (I)      +---+------------------+-----------------+
[05/07 01:21:56   2999s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:21:56   2999s] (I)      +---+------------------+-----------------+
[05/07 01:21:56   2999s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[05/07 01:21:56   2999s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[05/07 01:21:56   2999s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[05/07 01:21:56   2999s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[05/07 01:21:56   2999s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[05/07 01:21:56   2999s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[05/07 01:21:56   2999s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[05/07 01:21:56   2999s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:21:56   2999s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:21:56   2999s] (I)      +---+------------------+-----------------+
[05/07 01:21:56   2999s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:21:56   2999s] [NR-eGR] Read 10848 PG shapes
[05/07 01:21:56   2999s] [NR-eGR] Read 0 clock shapes
[05/07 01:21:56   2999s] [NR-eGR] Read 0 other shapes
[05/07 01:21:56   2999s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:21:56   2999s] [NR-eGR] #Instance Blockages : 0
[05/07 01:21:56   2999s] [NR-eGR] #PG Blockages       : 10848
[05/07 01:21:56   2999s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:21:56   2999s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:21:56   2999s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:21:56   2999s] [NR-eGR] #Other Blockages    : 0
[05/07 01:21:56   2999s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:21:56   2999s] (I)      Custom ignore net properties:
[05/07 01:21:56   2999s] (I)      1 : NotLegal
[05/07 01:21:56   2999s] (I)      2 : NotSelected
[05/07 01:21:56   2999s] (I)      Default ignore net properties:
[05/07 01:21:56   2999s] (I)      1 : Special
[05/07 01:21:56   2999s] (I)      2 : Analog
[05/07 01:21:56   2999s] (I)      3 : Fixed
[05/07 01:21:56   2999s] (I)      4 : Skipped
[05/07 01:21:56   2999s] (I)      5 : MixedSignal
[05/07 01:21:56   2999s] (I)      Prerouted net properties:
[05/07 01:21:56   2999s] (I)      1 : NotLegal
[05/07 01:21:56   2999s] (I)      2 : Special
[05/07 01:21:56   2999s] (I)      3 : Analog
[05/07 01:21:56   2999s] (I)      4 : Fixed
[05/07 01:21:56   2999s] (I)      5 : Skipped
[05/07 01:21:56   2999s] (I)      6 : MixedSignal
[05/07 01:21:56   2999s] [NR-eGR] Early global route reroute 0 out of 43160 routable nets
[05/07 01:21:56   2999s] [NR-eGR] #prerouted nets         : 0
[05/07 01:21:56   2999s] [NR-eGR] #prerouted special nets : 0
[05/07 01:21:56   2999s] [NR-eGR] #prerouted wires        : 0
[05/07 01:21:56   2999s] [NR-eGR] Read 43160 nets ( ignored 43160 )
[05/07 01:21:56   2999s] (I)        Front-side 43160 ( ignored 43160 )
[05/07 01:21:56   2999s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:21:56   2999s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:21:56   2999s] (I)      Reading macro buffers
[05/07 01:21:56   2999s] (I)      Number of macros with buffers: 0
[05/07 01:21:56   2999s] (I)      early_global_route_priority property id does not exist.
[05/07 01:21:56   2999s] (I)      Read Num Blocks=10848  Num Prerouted Wires=0  Num CS=0
[05/07 01:21:56   2999s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 0
[05/07 01:21:56   2999s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 0
[05/07 01:21:56   2999s] (I)      Number of ignored nets                =  43160
[05/07 01:21:56   2999s] (I)      Number of connected nets              =      0
[05/07 01:21:56   2999s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/07 01:21:56   2999s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/07 01:21:56   2999s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:21:56   2999s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:21:56   2999s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:21:56   2999s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/07 01:21:56   2999s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:21:56   2999s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:21:56   2999s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:21:56   2999s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:21:56   2999s] (I)      Site width          :   152  (dbu)
[05/07 01:21:56   2999s] (I)      Row height          :  1672  (dbu)
[05/07 01:21:56   2999s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:21:56   2999s] (I)      GCell width         :  1672  (dbu)
[05/07 01:21:56   2999s] (I)      GCell height        :  1672  (dbu)
[05/07 01:21:56   2999s] (I)      Grid                :   588   356     8
[05/07 01:21:56   2999s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 01:21:56   2999s] (I)      Vertical capacity   :     0     0     0     0     0     0     0  1672
[05/07 01:21:56   2999s] (I)      Horizontal capacity :     0     0     0     0     0     0  1672     0
[05/07 01:21:56   2999s] (I)      Default wire width  :    50    56    56    56    56    56    56    56
[05/07 01:21:56   2999s] (I)      Default wire space  :    50    56    56    56    56    56    56    56
[05/07 01:21:56   2999s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112
[05/07 01:21:56   2999s] (I)      Default pitch size  :   100   112   112   112   112   112  1216  1216
[05/07 01:21:56   2999s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368
[05/07 01:21:56   2999s] (I)      Num tracks per GCell: 16.72 14.93 14.93 14.93 14.93 14.93  1.38  1.38
[05/07 01:21:56   2999s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807
[05/07 01:21:56   2999s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[05/07 01:21:56   2999s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 01:21:56   2999s] (I)      --------------------------------------------------------
[05/07 01:21:56   2999s] 
[05/07 01:21:56   2999s] [NR-eGR] ============ Routing rule table ============
[05/07 01:21:56   2999s] [NR-eGR] ========================================
[05/07 01:21:56   2999s] [NR-eGR] 
[05/07 01:21:56   2999s] (I)      ======== NDR :  =========
[05/07 01:21:56   2999s] (I)      +--------------+--------+
[05/07 01:21:56   2999s] (I)      |           ID |      0 |
[05/07 01:21:56   2999s] (I)      |         Name |        |
[05/07 01:21:56   2999s] (I)      |      Default |    yes |
[05/07 01:21:56   2999s] (I)      |  Clk Special |     no |
[05/07 01:21:56   2999s] (I)      | Hard spacing |     no |
[05/07 01:21:56   2999s] (I)      |    NDR track | (none) |
[05/07 01:21:56   2999s] (I)      |      NDR via | (none) |
[05/07 01:21:56   2999s] (I)      |  Extra space |      0 |
[05/07 01:21:56   2999s] (I)      |      Shields |      0 |
[05/07 01:21:56   2999s] (I)      |   Demand (H) |      1 |
[05/07 01:21:56   2999s] (I)      |   Demand (V) |      1 |
[05/07 01:21:56   2999s] (I)      |        #Nets |      0 |
[05/07 01:21:56   2999s] (I)      +--------------+--------+
[05/07 01:21:56   2999s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:21:56   2999s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:21:56   2999s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:21:56   2999s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:21:56   2999s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:21:56   2999s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:21:56   2999s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:21:56   2999s] (I)      +--------------+----------+
[05/07 01:21:56   2999s] (I)      |           ID |        1 |
[05/07 01:21:56   2999s] (I)      |         Name | CTS_RULE |
[05/07 01:21:56   2999s] (I)      |      Default |      yes |
[05/07 01:21:56   2999s] (I)      |  Clk Special |       no |
[05/07 01:21:56   2999s] (I)      | Hard spacing |       no |
[05/07 01:21:56   2999s] (I)      |    NDR track |   (none) |
[05/07 01:21:56   2999s] (I)      |      NDR via |   (none) |
[05/07 01:21:56   2999s] (I)      |  Extra space |        0 |
[05/07 01:21:56   2999s] (I)      |      Shields |        0 |
[05/07 01:21:56   2999s] (I)      |   Demand (H) |        1 |
[05/07 01:21:56   2999s] (I)      |   Demand (V) |        1 |
[05/07 01:21:56   2999s] (I)      |        #Nets |        0 |
[05/07 01:21:56   2999s] (I)      +--------------+----------+
[05/07 01:21:56   2999s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:21:56   2999s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:21:56   2999s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:21:56   2999s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:21:56   2999s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:21:56   2999s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:21:56   2999s] (I)      =============== Blocked Tracks ===============
[05/07 01:21:56   2999s] (I)      +-------+---------+----------+---------------+
[05/07 01:21:56   2999s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:21:56   2999s] (I)      +-------+---------+----------+---------------+
[05/07 01:21:56   2999s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:21:56   2999s] (I)      |     2 |       0 |        0 |         0.00% |
[05/07 01:21:56   2999s] (I)      |     3 |       0 |        0 |         0.00% |
[05/07 01:21:56   2999s] (I)      |     4 |       0 |        0 |         0.00% |
[05/07 01:21:56   2999s] (I)      |     5 |       0 |        0 |         0.00% |
[05/07 01:21:56   2999s] (I)      |     6 |       0 |        0 |         0.00% |
[05/07 01:21:56   2999s] (I)      |     7 |  286944 |    40329 |        14.05% |
[05/07 01:21:56   2999s] (I)      |     8 |  287292 |    25815 |         8.99% |
[05/07 01:21:56   2999s] (I)      +-------+---------+----------+---------------+
[05/07 01:21:56   2999s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.56 sec, Curr Mem: 6.09 MB )
[05/07 01:21:56   2999s] [NR-eGR] No Net to Route
[05/07 01:21:56   2999s] (I)      Updating congestion map
[05/07 01:21:56   2999s] (I)      total 2D Cap : 508986 = (247340 H, 261646 V)
[05/07 01:21:56   2999s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 01:21:56   2999s] (I)      Running track assignment and export wires
[05/07 01:21:56   2999s] [NR-eGR] No Net to Route
[05/07 01:21:56   2999s] (I)      Started Export ( Curr Mem: 6.09 MB )
[05/07 01:21:56   2999s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:21:56   2999s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:21:56   2999s] [NR-eGR] Report for selected net(s) only.
[05/07 01:21:56   2999s] [NR-eGR]               Length (um)  Vias 
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------
[05/07 01:21:56   2999s] [NR-eGR]  M1    (1H)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M2    (2V)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M3    (3H)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M4    (4V)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M5    (5H)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M6    (6V)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M7    (7H)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M8    (8V)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  M9    (9H)             0     0 
[05/07 01:21:56   2999s] [NR-eGR]  MRDL  (10V)            0     0 
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------
[05/07 01:21:56   2999s] [NR-eGR]        Total            0     0 
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:21:56   2999s] [NR-eGR] Total half perimeter of net bounding box: 0um
[05/07 01:21:56   2999s] [NR-eGR] Total length: 0um, number of vias: 0
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:21:56   2999s] [NR-eGR] Total routed clock nets wire length: 0um, number of vias: 0
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:21:56   2999s] [NR-eGR]               Length (um)    Vias 
[05/07 01:21:56   2999s] [NR-eGR] ----------------------------------
[05/07 01:21:56   2999s] [NR-eGR]  M1    (1H)             0  163174 
[05/07 01:21:56   2999s] [NR-eGR]  M2    (2V)        230630  219469 
[05/07 01:21:56   2999s] [NR-eGR]  M3    (3H)        339747   66928 
[05/07 01:21:56   2999s] [NR-eGR]  M4    (4V)        136032   15079 
[05/07 01:21:56   2999s] [NR-eGR]  M5    (5H)        136887    3888 
[05/07 01:21:56   2999s] [NR-eGR]  M6    (6V)         42917    2095 
[05/07 01:21:56   2999s] [NR-eGR]  M7    (7H)         61312     338 
[05/07 01:21:56   2999s] [NR-eGR]  M8    (8V)          2414     147 
[05/07 01:21:56   2999s] [NR-eGR]  M9    (9H)          5983       2 
[05/07 01:21:56   2999s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:21:56   2999s] [NR-eGR] ----------------------------------
[05/07 01:21:56   2999s] [NR-eGR]        Total       955926  471120 
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:21:56   2999s] [NR-eGR] Total half perimeter of net bounding box: 828762um
[05/07 01:21:56   2999s] [NR-eGR] Total length: 955926um, number of vias: 471120
[05/07 01:21:56   2999s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:21:56   2999s] (I)      == Layer wire length by net rule ==
[05/07 01:21:56   2999s] (I)                     Default 
[05/07 01:21:56   2999s] (I)      -----------------------
[05/07 01:21:56   2999s] (I)       M1    (1H)        0um 
[05/07 01:21:56   2999s] (I)       M2    (2V)   230630um 
[05/07 01:21:56   2999s] (I)       M3    (3H)   339747um 
[05/07 01:21:56   2999s] (I)       M4    (4V)   136032um 
[05/07 01:21:56   2999s] (I)       M5    (5H)   136887um 
[05/07 01:21:56   2999s] (I)       M6    (6V)    42917um 
[05/07 01:21:56   2999s] (I)       M7    (7H)    61312um 
[05/07 01:21:56   2999s] (I)       M8    (8V)     2414um 
[05/07 01:21:56   2999s] (I)       M9    (9H)     5983um 
[05/07 01:21:56   2999s] (I)       MRDL  (10V)       5um 
[05/07 01:21:56   2999s] (I)      -----------------------
[05/07 01:21:56   2999s] (I)             Total  955926um 
[05/07 01:21:56   2999s] (I)      == Layer via count by net rule ==
[05/07 01:21:56   2999s] (I)                    Default 
[05/07 01:21:56   2999s] (I)      ----------------------
[05/07 01:21:56   2999s] (I)       M1    (1H)    163174 
[05/07 01:21:56   2999s] (I)       M2    (2V)    219469 
[05/07 01:21:56   2999s] (I)       M3    (3H)     66928 
[05/07 01:21:56   2999s] (I)       M4    (4V)     15079 
[05/07 01:21:56   2999s] (I)       M5    (5H)      3888 
[05/07 01:21:56   2999s] (I)       M6    (6V)      2095 
[05/07 01:21:56   2999s] (I)       M7    (7H)       338 
[05/07 01:21:56   2999s] (I)       M8    (8V)       147 
[05/07 01:21:56   2999s] (I)       M9    (9H)         2 
[05/07 01:21:56   2999s] (I)       MRDL  (10V)        0 
[05/07 01:21:56   2999s] (I)      ----------------------
[05/07 01:21:56   2999s] (I)             Total   471120 
[05/07 01:21:57   3000s] (I)      Finished Export ( CPU: 0.57 sec, Real: 0.30 sec, Curr Mem: 6.09 MB )
[05/07 01:21:57   3000s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 0.91 sec, Curr Mem: 6.09 MB )
[05/07 01:21:57   3000s] [NR-eGR] Finished Early Global Route ( CPU: 1.20 sec, Real: 0.92 sec, Curr Mem: 6.07 MB )
[05/07 01:21:57   3000s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:21:57   3000s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:21:57   3000s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:21:57   3000s] (I)       Early Global Route                             100.00%  719.00 sec  719.92 sec  0.92 sec  1.20 sec 
[05/07 01:21:57   3000s] (I)       +-Early Global Route kernel                     98.89%  719.01 sec  719.91 sec  0.91 sec  1.19 sec 
[05/07 01:21:57   3000s] (I)       | +-Import and model                            60.60%  719.02 sec  719.57 sec  0.56 sec  0.57 sec 
[05/07 01:21:57   3000s] (I)       | | +-Create place DB                           28.88%  719.02 sec  719.28 sec  0.27 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)       | | | +-Import place data                       28.85%  719.02 sec  719.28 sec  0.26 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Read instances and placement           5.81%  719.02 sec  719.07 sec  0.05 sec  0.06 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Read nets                             22.53%  719.07 sec  719.28 sec  0.21 sec  0.21 sec 
[05/07 01:21:57   3000s] (I)       | | +-Create route DB                           28.07%  719.28 sec  719.54 sec  0.26 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)       | | | +-Import route data (8T)                  27.98%  719.28 sec  719.54 sec  0.26 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Read blockages ( Layer 7-8 )           3.14%  719.33 sec  719.35 sec  0.03 sec  0.05 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read routing blockages               0.00%  719.33 sec  719.33 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read instance blockages              1.59%  719.33 sec  719.34 sec  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read PG blockages                    1.15%  719.34 sec  719.35 sec  0.01 sec  0.03 sec 
[05/07 01:21:57   3000s] (I)       | | | | | | +-Allocate memory for PG via list    0.30%  719.34 sec  719.34 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read clock blockages                 0.00%  719.35 sec  719.35 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read other blockages                 0.00%  719.35 sec  719.35 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read halo blockages                  0.15%  719.35 sec  719.35 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Read boundary cut boxes              0.00%  719.35 sec  719.35 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Read blackboxes                        0.00%  719.35 sec  719.35 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Read prerouted                        18.01%  719.35 sec  719.52 sec  0.17 sec  0.16 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Read nets                              0.15%  719.52 sec  719.52 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Set up via pillars                     0.00%  719.53 sec  719.53 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Initialize 3D grid graph               0.28%  719.53 sec  719.53 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | | | +-Model blockage capacity                1.07%  719.53 sec  719.54 sec  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)       | | | | | +-Initialize 3D capacity               0.84%  719.53 sec  719.54 sec  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)       | | +-Read aux data                              0.00%  719.54 sec  719.54 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | +-Others data preparation                    0.00%  719.54 sec  719.54 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | +-Create route kernel                        2.12%  719.54 sec  719.56 sec  0.02 sec  0.02 sec 
[05/07 01:21:57   3000s] (I)       | +-Export cong map                              4.18%  719.58 sec  719.61 sec  0.04 sec  0.05 sec 
[05/07 01:21:57   3000s] (I)       | | +-Export 2D cong map                         0.85%  719.61 sec  719.61 sec  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)       | +-Export                                      32.30%  719.62 sec  719.91 sec  0.30 sec  0.57 sec 
[05/07 01:21:57   3000s] (I)       | | +-Export DB wires                            1.23%  719.62 sec  719.63 sec  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)       | | | +-Export all nets (8T)                     0.82%  719.62 sec  719.62 sec  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)       | | | +-Set wire vias (8T)                       0.32%  719.62 sec  719.63 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | | +-Report wirelength                         24.76%  719.63 sec  719.85 sec  0.23 sec  0.23 sec 
[05/07 01:21:57   3000s] (I)       | | +-Update net boxes                           6.11%  719.86 sec  719.91 sec  0.06 sec  0.33 sec 
[05/07 01:21:57   3000s] (I)       | | +-Update timing                              0.00%  719.91 sec  719.91 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)       | +-Postprocess design                           0.25%  719.91 sec  719.91 sec  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)      ====================== Summary by functions ======================
[05/07 01:21:57   3000s] (I)       Lv  Step                                   %      Real       CPU 
[05/07 01:21:57   3000s] (I)      ------------------------------------------------------------------
[05/07 01:21:57   3000s] (I)        0  Early Global Route               100.00%  0.92 sec  1.20 sec 
[05/07 01:21:57   3000s] (I)        1  Early Global Route kernel         98.89%  0.91 sec  1.19 sec 
[05/07 01:21:57   3000s] (I)        2  Import and model                  60.60%  0.56 sec  0.57 sec 
[05/07 01:21:57   3000s] (I)        2  Export                            32.30%  0.30 sec  0.57 sec 
[05/07 01:21:57   3000s] (I)        2  Export cong map                    4.18%  0.04 sec  0.05 sec 
[05/07 01:21:57   3000s] (I)        2  Postprocess design                 0.25%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        3  Create place DB                   28.88%  0.27 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)        3  Create route DB                   28.07%  0.26 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)        3  Report wirelength                 24.76%  0.23 sec  0.23 sec 
[05/07 01:21:57   3000s] (I)        3  Update net boxes                   6.11%  0.06 sec  0.33 sec 
[05/07 01:21:57   3000s] (I)        3  Create route kernel                2.12%  0.02 sec  0.02 sec 
[05/07 01:21:57   3000s] (I)        3  Export DB wires                    1.23%  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)        3  Export 2D cong map                 0.85%  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        4  Import place data                 28.85%  0.26 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)        4  Import route data (8T)            27.98%  0.26 sec  0.27 sec 
[05/07 01:21:57   3000s] (I)        4  Export all nets (8T)               0.82%  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)        4  Set wire vias (8T)                 0.32%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        5  Read nets                         22.68%  0.21 sec  0.21 sec 
[05/07 01:21:57   3000s] (I)        5  Read prerouted                    18.01%  0.17 sec  0.16 sec 
[05/07 01:21:57   3000s] (I)        5  Read instances and placement       5.81%  0.05 sec  0.06 sec 
[05/07 01:21:57   3000s] (I)        5  Read blockages ( Layer 7-8 )       3.14%  0.03 sec  0.05 sec 
[05/07 01:21:57   3000s] (I)        5  Model blockage capacity            1.07%  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)        5  Initialize 3D grid graph           0.28%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        6  Read instance blockages            1.59%  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)        6  Read PG blockages                  1.15%  0.01 sec  0.03 sec 
[05/07 01:21:57   3000s] (I)        6  Initialize 3D capacity             0.84%  0.01 sec  0.01 sec 
[05/07 01:21:57   3000s] (I)        6  Read halo blockages                0.15%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] (I)        7  Allocate memory for PG via list    0.30%  0.00 sec  0.00 sec 
[05/07 01:21:57   3000s] Running post-eGR process
[05/07 01:21:57   3000s] #% End earlyGlobalRoute (date=05/07 01:21:57, total cpu=0:00:01.3, real=0:00:01.0, peak res=3220.3M, current mem=3214.0M)
[05/07 01:21:57   3000s] **WARN: (IMPCCOPT-5076):	Output pin of flexH driver INVX16_LVT has no stack via rule list and stack via required property configured.
[05/07 01:21:57   3000s] Grid density data update skipped
[05/07 01:21:57   3000s] eee: pegSigSF=1.070000
[05/07 01:21:57   3000s] Initializing multi-corner capacitance tables ... 
[05/07 01:21:57   3001s] Initializing multi-corner resistance tables ...
[05/07 01:21:57   3001s] eee: Grid unit RC data computation started
[05/07 01:21:58   3001s] eee: Grid unit RC data computation completed
[05/07 01:21:58   3001s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:21:58   3001s] eee: l=2 avDens=0.125678 usedTrk=13689.681888 availTrk=108926.960642 sigTrk=13689.681888
[05/07 01:21:58   3001s] eee: l=3 avDens=0.367391 usedTrk=20227.641511 availTrk=55057.499880 sigTrk=20227.641511
[05/07 01:21:58   3001s] eee: l=4 avDens=0.181388 usedTrk=10094.388521 availTrk=55650.696082 sigTrk=10094.388521
[05/07 01:21:58   3001s] eee: l=5 avDens=0.352489 usedTrk=10181.645989 availTrk=28884.993732 sigTrk=10181.645989
[05/07 01:21:58   3001s] eee: l=6 avDens=0.105302 usedTrk=5504.915785 availTrk=52277.500000 sigTrk=5504.915785
[05/07 01:21:58   3001s] eee: l=7 avDens=0.313288 usedTrk=8701.585402 availTrk=27775.000000 sigTrk=8723.670031
[05/07 01:21:58   3001s] eee: l=8 avDens=0.074704 usedTrk=1009.720336 availTrk=13516.250000 sigTrk=1009.720336
[05/07 01:21:58   3001s] eee: l=9 avDens=0.087327 usedTrk=360.223623 availTrk=4125.000000 sigTrk=360.223623
[05/07 01:21:58   3001s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:21:58   3001s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:21:58   3001s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:21:58   3001s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.358697 uaWl=0.000000 uaWlH=0.408400 aWlH=0.000000 lMod=0 pMax=0.889600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:21:58   3001s] eee: NetCapCache creation started. (Current Mem: 6429.602M) 
[05/07 01:21:58   3001s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 6429.602M) 
[05/07 01:21:58   3001s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:21:58   3001s] eee: Metal Layers Info:
[05/07 01:21:58   3001s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:21:58   3001s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:21:58   3001s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:21:58   3001s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:21:58   3001s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:21:58   3001s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:21:58   3001s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:21:58   3001s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:21:58   3001s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:21:58   3001s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:21:58   3001s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:21:58   3001s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:21:58   3001s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:21:58   3001s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:21:58   3001s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:21:58   3001s] End AAE Lib Interpolated Model. (MEM=6429.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:22:01   3004s] Computing placement data for trunk cell 'INVX16_LVT', final cell 'INVX8_LVT', power domain 'PD_ORCA_TOP'...
[05/07 01:22:02   3005s] Computing placement data for trunk cell 'INVX16_LVT', final cell 'INVX8_LVT', power domain 'PD_ORCA_TOP' done.
[05/07 01:22:02   3005s] Disconnecting clock tree from netlist...
[05/07 01:22:02   3005s] Disconnecting clock tree from netlist done.
[05/07 01:22:02   3005s] Preparing to synthesize flexible H-tree 'flex_HTREE'...
[05/07 01:22:03   3007s] Preparing to synthesize flexible H-tree 'flex_HTREE' done.
[05/07 01:22:03   3007s] Synthesizing flexible H-tree 'flex_HTREE' (max driver distance 632.016um)...
[05/07 01:22:25   3028s] Synthesizing flexible H-tree 'flex_HTREE' (max driver distance 632.016um) done.
[05/07 01:22:25   3028s] Resynthesising clock tree into netlist...
[05/07 01:22:25   3028s]   Reset timing graph...
[05/07 01:22:25   3028s] Ignoring AAE DB Resetting ...
[05/07 01:22:25   3028s]   Reset timing graph done.
[05/07 01:22:25   3028s] Resynthesising clock tree into netlist done.
[05/07 01:22:25   3028s] Leaving CCOpt scope - ClockRefiner...
[05/07 01:22:25   3028s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7389.8M, EPOCH TIME: 1746606145.128131
[05/07 01:22:25   3028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2105).
[05/07 01:22:25   3028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:25   3028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] # Resetting pin-track-align track data.
[05/07 01:22:25   3028s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.440, REAL:0.190, MEM:6572.1M, EPOCH TIME: 1746606145.318115
[05/07 01:22:25   3028s] Fixing 22 Flexible H-Tree instances.
[05/07 01:22:25   3028s] Assigned high priority to 3602 instances.
[05/07 01:22:25   3028s] Soft fixed 104 clock instances.
[05/07 01:22:25   3028s] Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/07 01:22:25   3028s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/07 01:22:25   3028s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6572.1M, EPOCH TIME: 1746606145.324784
[05/07 01:22:25   3028s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6572.1M, EPOCH TIME: 1746606145.324936
[05/07 01:22:25   3028s] Processing tracks to init pin-track alignment.
[05/07 01:22:25   3028s] z: 2, totalTracks: 1
[05/07 01:22:25   3028s] z: 4, totalTracks: 1
[05/07 01:22:25   3028s] z: 6, totalTracks: 1
[05/07 01:22:25   3028s] z: 8, totalTracks: 1
[05/07 01:22:25   3028s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:22:25   3028s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:25   3028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:22:25   3028s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:22:25   3028s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6572.1M, EPOCH TIME: 1746606145.361434
[05/07 01:22:25   3028s] Info: 201 insts are soft-fixed.
[05/07 01:22:25   3028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:25   3028s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6572.1M, EPOCH TIME: 1746606145.363605
[05/07 01:22:25   3028s] Max number of tech site patterns supported in site array is 256.
[05/07 01:22:25   3028s] Core basic site is unit
[05/07 01:22:25   3029s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:22:25   3029s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:22:25   3029s] Fast DP-INIT is on for default
[05/07 01:22:25   3029s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:22:25   3029s] SiteArray: use 1,466,368 bytes
[05/07 01:22:25   3029s] SiteArray: current memory after site array memory allocation 6573.5M
[05/07 01:22:25   3029s] SiteArray: FP blocked sites are writable
[05/07 01:22:25   3029s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:22:25   3029s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:22:25   3029s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:22:25   3029s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:6573.5M, EPOCH TIME: 1746606145.463409
[05/07 01:22:25   3029s] Process 988 wires and vias for routing blockage analysis
[05/07 01:22:25   3029s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.030, REAL:0.018, MEM:6573.5M, EPOCH TIME: 1746606145.481234
[05/07 01:22:25   3029s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:22:25   3029s] Atter site array init, number of instance map data is 0.
[05/07 01:22:25   3029s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.300, REAL:0.178, MEM:6573.5M, EPOCH TIME: 1746606145.541297
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:25   3029s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:25   3029s] OPERPROF:       Starting CMU at level 4, MEM:6573.5M, EPOCH TIME: 1746606145.583631
[05/07 01:22:25   3029s] OPERPROF:       Finished CMU at level 4, CPU:0.040, REAL:0.010, MEM:6573.5M, EPOCH TIME: 1746606145.593234
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:22:25   3029s] Info: 201 insts are soft-fixed.
[05/07 01:22:25   3029s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.390, REAL:0.244, MEM:6573.5M, EPOCH TIME: 1746606145.605149
[05/07 01:22:25   3029s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6573.5M, EPOCH TIME: 1746606145.605277
[05/07 01:22:25   3029s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:6573.5M, EPOCH TIME: 1746606145.605960
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=6573.5MB).
[05/07 01:22:25   3029s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.480, REAL:0.321, MEM:6573.5M, EPOCH TIME: 1746606145.646212
[05/07 01:22:25   3029s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.480, REAL:0.321, MEM:6573.5M, EPOCH TIME: 1746606145.646270
[05/07 01:22:25   3029s] TDRefine: refinePlace mode is spiral
[05/07 01:22:25   3029s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.8
[05/07 01:22:25   3029s] OPERPROF: Starting Refine-Place at level 1, MEM:6573.5M, EPOCH TIME: 1746606145.651235
[05/07 01:22:25   3029s] *** Starting refinePlace (0:50:30 mem=6573.5M) ***
[05/07 01:22:25   3029s] Total net bbox length = 8.307e+05 (4.950e+05 3.357e+05) (ext = 1.230e+04)
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:25   3029s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:25   3029s] Info: 201 insts are soft-fixed.
[05/07 01:22:25   3029s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s]  === Spiral for Logical I: (movable: 145) ===
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s] FGC Caching: map cells: 2 total: 2  non_cacheable: 0
[05/07 01:22:25   3029s] 
[05/07 01:22:25   3029s]  === Spiral for Logical I: (movable: 56) ===
[05/07 01:22:25   3029s] Move report: Soft Fixed moves 54 insts, mean move: 1.69 um, max move: 5.02 um 
[05/07 01:22:25   3029s] 	Max move on inst (I_RISC_CORE/FE_OFC2925_n_1): (146.83, 160.51) --> (146.83, 155.50)
[05/07 01:22:25   3029s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:22:25   3029s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:22:25   3029s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:22:25   3029s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6576.5M, EPOCH TIME: 1746606145.781249
[05/07 01:22:25   3029s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6576.5M, EPOCH TIME: 1746606145.783075
[05/07 01:22:25   3029s] Set min layer with default ( 2 )
[05/07 01:22:25   3029s] Set max layer with default ( 127 )
[05/07 01:22:25   3029s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:25   3029s] Min route layer (adjusted) = 2
[05/07 01:22:25   3029s] Max route layer (adjusted) = 10
[05/07 01:22:25   3029s] Set min layer with default ( 2 )
[05/07 01:22:25   3029s] Set max layer with default ( 127 )
[05/07 01:22:25   3029s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:25   3029s] Min route layer (adjusted) = 2
[05/07 01:22:25   3029s] Max route layer (adjusted) = 10
[05/07 01:22:25   3029s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6576.5M, EPOCH TIME: 1746606145.798838
[05/07 01:22:25   3029s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6576.5M, EPOCH TIME: 1746606145.800591
[05/07 01:22:25   3029s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6576.5M, EPOCH TIME: 1746606145.800745
[05/07 01:22:25   3029s] Starting refinePlace ...
[05/07 01:22:25   3029s] Set min layer with default ( 2 )
[05/07 01:22:25   3029s] Set max layer with default ( 127 )
[05/07 01:22:25   3029s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:25   3029s] Min route layer (adjusted) = 2
[05/07 01:22:25   3029s] Max route layer (adjusted) = 10
[05/07 01:22:25   3029s] One DDP V2 for no tweak run.
[05/07 01:22:25   3029s] Set min layer with default ( 2 )
[05/07 01:22:25   3029s] Set max layer with default ( 127 )
[05/07 01:22:25   3029s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:25   3029s] Min route layer (adjusted) = 2
[05/07 01:22:25   3029s] Max route layer (adjusted) = 10
[05/07 01:22:25   3029s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:22:25   3029s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:22:25   3029s] DDP markSite nrRow 104 nrJob 104
[05/07 01:22:25   3029s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:22:25   3029s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:22:25   3029s] DDP markSite nrRow 355 nrJob 355
[05/07 01:22:26   3029s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:22:26   3029s]  ** Cut row section real time 0:00:00.0.
[05/07 01:22:26   3029s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 01:22:26   3032s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:01.0, mem=6554.0MB) @(0:50:31 - 0:50:33).
[05/07 01:22:26   3032s] Move report: preRPlace moves 141 insts, mean move: 0.99 um, max move: 3.50 um 
[05/07 01:22:26   3032s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__27_): (242.14, 344.43) --> (243.96, 342.76)
[05/07 01:22:26   3032s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFARX1_RVT
[05/07 01:22:26   3032s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:22:26   3032s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:22:26   3032s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:22:26   3032s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:22:26   3032s] 
[05/07 01:22:26   3032s]  === Spiral for Logical I: (movable: 2177) ===
[05/07 01:22:26   3032s] 
[05/07 01:22:26   3032s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:22:26   3032s] 
[05/07 01:22:26   3032s]  === Spiral for Logical I: (movable: 149) ===
[05/07 01:22:26   3032s] 
[05/07 01:22:26   3032s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:22:26   3032s] 
[05/07 01:22:26   3032s]  === Spiral for Logical I: (movable: 38047) ===
[05/07 01:22:26   3032s] 
[05/07 01:22:26   3032s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:22:29   3040s] 
[05/07 01:22:29   3040s]  Info: 0 filler has been deleted!
[05/07 01:22:29   3040s] Move report: legalization moves 28 insts, mean move: 1.77 um, max move: 4.26 um spiral
[05/07 01:22:29   3040s] 	Max move on inst (I_RISC_CORE/U1549): (170.39, 163.86) --> (167.81, 162.18)
[05/07 01:22:29   3040s] [CPU] RefinePlace/Spiral (cpu=0:00:03.8, real=0:00:00.0)
[05/07 01:22:29   3040s] [CPU] RefinePlace/Commit (cpu=0:00:03.8, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:03.8, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:22:29   3040s] [CPU] RefinePlace/Legalization (cpu=0:00:07.9, real=0:00:03.0, mem=6569.3MB) @(0:50:33 - 0:50:41).
[05/07 01:22:29   3040s] Move report: Detail placement moves 169 insts, mean move: 1.12 um, max move: 4.26 um 
[05/07 01:22:29   3040s] 	Max move on inst (I_RISC_CORE/U1549): (170.39, 163.86) --> (167.81, 162.18)
[05/07 01:22:29   3040s] 	Runtime: CPU: 0:00:10.5 REAL: 0:00:04.0 MEM: 6569.3MB
[05/07 01:22:29   3040s] Statistics of distance of Instance movement in refine placement:
[05/07 01:22:29   3040s]   maximum (X+Y) =         5.02 um
[05/07 01:22:29   3040s]   inst (I_RISC_CORE/FE_OFC2925_n_1) with max move: (146.832, 160.512) -> (146.832, 155.496)
[05/07 01:22:29   3040s]   mean    (X+Y) =         1.26 um
[05/07 01:22:29   3040s] Summary Report:
[05/07 01:22:29   3040s] Instances move: 223 (out of 40574 movable)
[05/07 01:22:29   3040s] Instances flipped: 0
[05/07 01:22:29   3040s] Mean displacement: 1.26 um
[05/07 01:22:29   3040s] Max displacement: 5.02 um (Instance: I_RISC_CORE/FE_OFC2925_n_1) (146.832, 160.512) -> (146.832, 155.496)
[05/07 01:22:29   3040s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT, constraint:Fence
[05/07 01:22:29   3040s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:22:29   3040s] Total instances moved : 223
[05/07 01:22:29   3040s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:10.580, REAL:3.654, MEM:6569.3M, EPOCH TIME: 1746606149.454354
[05/07 01:22:29   3040s] Total net bbox length = 8.309e+05 (4.951e+05 3.358e+05) (ext = 1.231e+04)
[05/07 01:22:29   3040s] Runtime: CPU: 0:00:10.7 REAL: 0:00:04.0 MEM: 6569.3MB
[05/07 01:22:29   3040s] [CPU] RefinePlace/total (cpu=0:00:10.7, real=0:00:04.0, mem=6569.3MB) @(0:50:30 - 0:50:41).
[05/07 01:22:29   3040s] *** Finished refinePlace (0:50:41 mem=6569.3M) ***
[05/07 01:22:29   3040s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.8
[05/07 01:22:29   3040s] OPERPROF: Finished Refine-Place at level 1, CPU:10.760, REAL:3.834, MEM:6569.3M, EPOCH TIME: 1746606149.485552
[05/07 01:22:29   3040s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6569.3M, EPOCH TIME: 1746606149.485620
[05/07 01:22:29   3040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42736).
[05/07 01:22:29   3040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:29   3040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] # Resetting pin-track-align track data.
[05/07 01:22:29   3040s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.460, REAL:0.167, MEM:6553.9M, EPOCH TIME: 1746606149.652188
[05/07 01:22:29   3040s] ClockRefiner summary
[05/07 01:22:29   3040s] All clock instances: Moved 86, flipped 37 and cell swapped 0 (out of a total of 3603).
[05/07 01:22:29   3040s] All Clock instances: Average move = 1.63um
[05/07 01:22:29   3040s] The largest move was 5.02 um for I_RISC_CORE/FE_OFC2925_n_1.
[05/07 01:22:29   3040s] Non-sink clock instances: Moved 52, flipped 24 and cell swapped 0 (out of a total of 112).
[05/07 01:22:29   3040s] Non-sink clock instances: Average move = 1.72um
[05/07 01:22:29   3040s] The largest move was 5.02 um for I_RISC_CORE/FE_OFC2925_n_1.
[05/07 01:22:29   3040s] Clock sinks: Moved 34, flipped 13 and cell swapped 0 (out of a total of 3491).
[05/07 01:22:29   3040s] Clock sinks: Average move = 1.51um
[05/07 01:22:29   3040s] The largest move was 3.5 um for I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__27_.
[05/07 01:22:29   3040s] Restoring pStatusCts on 104 clock instances.
[05/07 01:22:29   3040s] Revert refine place priority changes on 3602 instances.
[05/07 01:22:29   3040s] Unfixing 22 Flexible H-Tree instances.
[05/07 01:22:29   3040s] OPERPROF: Starting DPlace-Init at level 1, MEM:6553.9M, EPOCH TIME: 1746606149.667618
[05/07 01:22:29   3040s] Processing tracks to init pin-track alignment.
[05/07 01:22:29   3040s] z: 2, totalTracks: 1
[05/07 01:22:29   3040s] z: 4, totalTracks: 1
[05/07 01:22:29   3040s] z: 6, totalTracks: 1
[05/07 01:22:29   3040s] z: 8, totalTracks: 1
[05/07 01:22:29   3040s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:22:29   3040s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:29   3040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:22:29   3040s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:22:29   3040s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6553.9M, EPOCH TIME: 1746606149.720967
[05/07 01:22:29   3040s] Info: 98 insts are soft-fixed.
[05/07 01:22:29   3040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:29   3040s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6553.9M, EPOCH TIME: 1746606149.723224
[05/07 01:22:29   3040s] Max number of tech site patterns supported in site array is 256.
[05/07 01:22:29   3040s] Core basic site is unit
[05/07 01:22:29   3040s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:22:29   3040s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:22:29   3040s] Fast DP-INIT is on for default
[05/07 01:22:29   3040s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:22:29   3040s] SiteArray: use 1,466,368 bytes
[05/07 01:22:29   3040s] SiteArray: current memory after site array memory allocation 6555.3M
[05/07 01:22:29   3040s] SiteArray: FP blocked sites are writable
[05/07 01:22:29   3040s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:22:29   3040s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:22:29   3040s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:22:29   3040s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6555.3M, EPOCH TIME: 1746606149.822005
[05/07 01:22:29   3040s] Process 988 wires and vias for routing blockage analysis
[05/07 01:22:29   3040s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.030, REAL:0.019, MEM:6555.3M, EPOCH TIME: 1746606149.841204
[05/07 01:22:29   3040s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:22:29   3040s] Atter site array init, number of instance map data is 0.
[05/07 01:22:29   3040s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.290, REAL:0.185, MEM:6555.3M, EPOCH TIME: 1746606149.908341
[05/07 01:22:29   3040s] 
[05/07 01:22:29   3040s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:29   3040s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:29   3041s] OPERPROF:     Starting CMU at level 3, MEM:6555.3M, EPOCH TIME: 1746606149.944734
[05/07 01:22:29   3041s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.009, MEM:6555.3M, EPOCH TIME: 1746606149.953935
[05/07 01:22:29   3041s] 
[05/07 01:22:29   3041s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:22:29   3041s] Info: 98 insts are soft-fixed.
[05/07 01:22:29   3041s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.380, REAL:0.246, MEM:6555.3M, EPOCH TIME: 1746606149.967118
[05/07 01:22:29   3041s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6555.3M, EPOCH TIME: 1746606149.967234
[05/07 01:22:29   3041s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:6555.3M, EPOCH TIME: 1746606149.967816
[05/07 01:22:29   3041s] 
[05/07 01:22:30   3041s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=6555.3MB).
[05/07 01:22:30   3041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.480, REAL:0.343, MEM:6555.3M, EPOCH TIME: 1746606150.010761
[05/07 01:22:30   3041s] Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.6 real=0:00:04.9)
[05/07 01:22:30   3041s] Using Gcell grid size 60 for H-tree routing.
[05/07 01:22:30   3041s] Clock implementation routing...
[05/07 01:22:30   3041s]   Leaving CCOpt scope - Routing Tools...
[05/07 01:22:30   3041s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6555.6M, EPOCH TIME: 1746606150.020332
[05/07 01:22:30   3041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2105).
[05/07 01:22:30   3041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:30   3041s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:30   3041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:30   3041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:30   3041s] # Resetting pin-track-align track data.
[05/07 01:22:30   3041s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.410, REAL:0.115, MEM:6553.9M, EPOCH TIME: 1746606150.135507
[05/07 01:22:30   3041s] Net route status summary:
[05/07 01:22:30   3041s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:22:30   3041s]   Non-clock: 45236 (unrouted=2153, trialRouted=42823, noStatus=260, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2076, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:22:30   3041s]   Routing using NRHF...
[05/07 01:22:30   3041s] 
[05/07 01:22:30   3041s] CCOPT: Preparing to route 7 clock nets with NanoRoute.
[05/07 01:22:30   3041s]   0 nets are default rule and 7 are CTS_RULE.
[05/07 01:22:30   3041s]   Preferred NanoRoute mode settings: Current
[05/07 01:22:30   3041s] -route_detail_end_iteration 0
[05/07 01:22:30   3041s] -route_with_via_only_for_stdcell_pin false
[05/07 01:22:30   3041s]     Clock detailed routing...
[05/07 01:22:30   3041s]       NanoRoute...
[05/07 01:22:30   3041s] #% Begin globalDetailRoute (date=05/07 01:22:30, mem=3319.7M)
[05/07 01:22:30   3041s] 
[05/07 01:22:30   3041s] globalDetailRoute
[05/07 01:22:30   3041s] 
[05/07 01:22:30   3041s] #Start globalDetailRoute on Wed May  7 01:22:30 2025
[05/07 01:22:30   3041s] #
[05/07 01:22:30   3041s] ### Time Record (globalDetailRoute) is installed.
[05/07 01:22:30   3041s] ### Time Record (Pre Callback) is installed.
[05/07 01:22:30   3041s] ### Time Record (Pre Callback) is uninstalled.
[05/07 01:22:30   3041s] ### Time Record (DB Import) is installed.
[05/07 01:22:30   3041s] ### Time Record (Timing Data Generation) is installed.
[05/07 01:22:30   3041s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 01:22:30   3041s] ### info: trigger incremental cell import ( 1086 new cells ).
[05/07 01:22:30   3041s] ### info: trigger incremental reloading library data ( #cell = 1086 ).
[05/07 01:22:32   3044s] ### Net info: total nets: 45243
[05/07 01:22:32   3044s] ### Net info: dirty nets: 0
[05/07 01:22:32   3044s] ### Net info: marked as disconnected nets: 0
[05/07 01:22:32   3045s] ### Net info: fully routed nets: 7
[05/07 01:22:32   3045s] ### Net info: trivial (< 2 pins) nets: 2076
[05/07 01:22:32   3045s] ### Net info: unrouted nets: 43160
[05/07 01:22:32   3045s] ### Net info: re-extraction nets: 0
[05/07 01:22:32   3045s] ### Net info: selected nets: 23
[05/07 01:22:32   3045s] ### Net info: ignored nets: 0
[05/07 01:22:32   3045s] ### Net info: skip routing nets: 0
[05/07 01:22:32   3046s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:33   3046s] ### import design signature (2): route=1363091261 fixed_route=2145813812 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=1835589618 dirty_area=0 del_dirty_area=0 cell=690893702 placement=1219634388 pin_access=1 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1 timing=2145813812 sns=2145813812
[05/07 01:22:33   3046s] ### Time Record (DB Import) is uninstalled.
[05/07 01:22:33   3046s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/07 01:22:33   3046s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:33   3046s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:33   3046s] #
[05/07 01:22:33   3046s] #Wire/Via statistics before line assignment ...
[05/07 01:22:33   3046s] #Total number of nets with non-default rule or having extra spacing = 7
[05/07 01:22:33   3046s] #Total wire length = 2096 um.
[05/07 01:22:33   3046s] #Total half perimeter of net bounding box = 1769 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M2 = 0 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M3 = 0 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M4 = 0 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M5 = 2 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M6 = 6 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M7 = 1306 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M8 = 782 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER M9 = 0 um.
[05/07 01:22:33   3046s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:22:33   3046s] #Total number of vias = 255
[05/07 01:22:33   3046s] #Up-Via Summary (total 255):
[05/07 01:22:33   3046s] #           
[05/07 01:22:33   3046s] #-----------------------
[05/07 01:22:33   3046s] # M1                 28
[05/07 01:22:33   3046s] # M2                 28
[05/07 01:22:33   3046s] # M3                 28
[05/07 01:22:33   3046s] # M4                 28
[05/07 01:22:33   3046s] # M5                 74
[05/07 01:22:33   3046s] # M6                 29
[05/07 01:22:33   3046s] # M7                 40
[05/07 01:22:33   3046s] #-----------------------
[05/07 01:22:33   3046s] #                   255 
[05/07 01:22:33   3046s] #
[05/07 01:22:33   3046s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:33   3046s] ### Time Record (Data Preparation) is installed.
[05/07 01:22:33   3046s] #Start routing data preparation on Wed May  7 01:22:33 2025
[05/07 01:22:33   3046s] #
[05/07 01:22:33   3046s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:33   3046s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:33   3046s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/07 01:22:33   3046s] #WARNING (NRDB-2040) Rule CTS_RULE doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/07 01:22:33   3047s] ### Time Record (Cell Pin Access) is installed.
[05/07 01:22:33   3047s] #Initial pin access analysis.
[05/07 01:22:33   3048s] #Detail pin access analysis.
[05/07 01:22:34   3050s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 01:22:34   3050s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/07 01:22:34   3050s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/07 01:22:34   3050s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/07 01:22:34   3050s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/07 01:22:34   3050s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/07 01:22:34   3050s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
[05/07 01:22:34   3050s] #pin_access_rlayer=2(M2)
[05/07 01:22:34   3050s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/07 01:22:34   3050s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/07 01:22:34   3050s] #enable_dpt_layer_shield=F
[05/07 01:22:34   3050s] #has_line_end_grid=F
[05/07 01:22:34   3050s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3438.49 (MB), peak = 4242.97 (MB)
[05/07 01:22:34   3051s] #Regenerating Ggrids automatically.
[05/07 01:22:34   3051s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/07 01:22:34   3051s] #Using automatically generated G-grids.
[05/07 01:22:34   3051s] #Done routing data preparation.
[05/07 01:22:34   3051s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3481.55 (MB), peak = 4242.97 (MB)
[05/07 01:22:34   3051s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:22:34   3051s] ### Time Record (Data Preparation) is installed.
[05/07 01:22:34   3051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:34   3051s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:22:34   3051s] #Start instance access analysis using 8 threads...
[05/07 01:22:34   3051s] #Set layer M1 to be advanced pin access layer.
[05/07 01:22:34   3051s] ### Time Record (Instance Pin Access) is installed.
[05/07 01:22:34   3051s] #Set instance access analysis scope -6.68800, 181.43300, 630.09500, 390.36400
[05/07 01:22:35   3052s] #0 instance pins are hard to access
[05/07 01:22:35   3052s] #Instance access analysis statistics:
[05/07 01:22:35   3052s] #Cpu time = 00:00:01
[05/07 01:22:35   3052s] #Elapsed time = 00:00:00
[05/07 01:22:35   3052s] #Increased memory = 7.50 (MB)
[05/07 01:22:35   3052s] #Total memory = 3489.09 (MB)
[05/07 01:22:35   3052s] #Peak memory = 4242.97 (MB)
[05/07 01:22:35   3052s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 01:22:35   3052s] ### Time Record (Line Assignment) is installed.
[05/07 01:22:35   3052s] #
[05/07 01:22:35   3052s] #Distribution of nets:
[05/07 01:22:35   3052s] #  
[05/07 01:22:35   3052s] # #pin range           #net       % 
[05/07 01:22:35   3052s] #------------------------------------
[05/07 01:22:35   3052s] #          2           21060 ( 46.5%)
[05/07 01:22:35   3052s] #          3           11580 ( 25.6%)
[05/07 01:22:35   3052s] #          4            2715 (  6.0%)
[05/07 01:22:35   3052s] #          5            1654 (  3.7%)
[05/07 01:22:35   3052s] #          6            2933 (  6.5%)
[05/07 01:22:35   3052s] #          7             301 (  0.7%)
[05/07 01:22:35   3052s] #          8             270 (  0.6%)
[05/07 01:22:35   3052s] #          9             391 (  0.9%)
[05/07 01:22:35   3052s] #  10  -  19            1699 (  3.8%)
[05/07 01:22:35   3052s] #  20  -  29             426 (  0.9%)
[05/07 01:22:35   3052s] #  30  -  39              85 (  0.2%)
[05/07 01:22:35   3052s] #  40  -  49              31 (  0.1%)
[05/07 01:22:35   3052s] #  50  -  59              14 (  0.0%)
[05/07 01:22:35   3052s] #  60  -  69               3 (  0.0%)
[05/07 01:22:35   3052s] #  70  -  79               1 (  0.0%)
[05/07 01:22:35   3052s] #  100 - 199               1 (  0.0%)
[05/07 01:22:35   3052s] #  300 - 399               1 (  0.0%)
[05/07 01:22:35   3052s] #  1300-1399               2 (  0.0%)
[05/07 01:22:35   3052s] #     >=2000               0 (  0.0%)
[05/07 01:22:35   3052s] #
[05/07 01:22:35   3052s] #Total: 45243 nets, 43167 non-trivial nets
[05/07 01:22:35   3052s] #                                    #net       % 
[05/07 01:22:35   3052s] #-------------------------------------------------
[05/07 01:22:35   3052s] #  Fully global routed                  7 ( 0.0%)
[05/07 01:22:35   3052s] #  Clock                                7
[05/07 01:22:35   3052s] #  Nondefault rule                      7
[05/07 01:22:35   3052s] #  Prefer layer range               43167
[05/07 01:22:35   3052s] #
[05/07 01:22:35   3052s] #  Rule            #net     #shield
[05/07 01:22:35   3052s] #----------------------------------
[05/07 01:22:35   3052s] #  CTS_RULE           7           0
[05/07 01:22:35   3052s] #
[05/07 01:22:35   3052s] #Nets in 2 layer ranges:
[05/07 01:22:35   3052s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[05/07 01:22:35   3052s] #---------------------------------------------------------
[05/07 01:22:35   3052s] #            -------           6 M6  *      43160 (100.0%)
[05/07 01:22:35   3052s] #             7 M7             8 M8             7 (  0.0%)
[05/07 01:22:35   3052s] #
[05/07 01:22:35   3052s] #7 nets selected.
[05/07 01:22:35   3052s] #
[05/07 01:22:35   3053s] ### 
[05/07 01:22:35   3053s] ### Net length summary before Line Assignment:
[05/07 01:22:35   3053s] ### Layer     H-Len   V-Len         Total       #Up-Via
[05/07 01:22:35   3053s] ### ---------------------------------------------------
[05/07 01:22:35   3053s] ###  1 M1         0       0       0(  0%)      28( 11%)
[05/07 01:22:35   3053s] ###  2 M2         0       0       0(  0%)      28( 11%)
[05/07 01:22:35   3053s] ###  3 M3         0       0       0(  0%)      28( 11%)
[05/07 01:22:35   3053s] ###  4 M4         0       0       0(  0%)      28( 11%)
[05/07 01:22:35   3053s] ###  5 M5         2       0       2(  0%)      74( 29%)
[05/07 01:22:35   3053s] ###  6 M6         0       6       6(  0%)      29( 11%)
[05/07 01:22:35   3053s] ###  7 M7      1305       0    1305( 62%)      40( 16%)
[05/07 01:22:35   3053s] ###  8 M8         0     781     781( 37%)       0(  0%)
[05/07 01:22:35   3053s] ###  9 M9         0       0       0(  0%)       0(  0%)
[05/07 01:22:35   3053s] ### 10 MRDL       0       0       0(  0%)       0(  0%)
[05/07 01:22:35   3053s] ### ---------------------------------------------------
[05/07 01:22:35   3053s] ###            1307     788    2095           255      
[05/07 01:22:35   3053s] #
[05/07 01:22:35   3053s] #...
[05/07 01:22:35   3053s] #
[05/07 01:22:36   3054s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.67 [8]--
[05/07 01:22:36   3054s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.66 [8]--
[05/07 01:22:36   3054s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.64 [8]--
[05/07 01:22:36   3054s] ### 
[05/07 01:22:36   3054s] ### Net length and overlap summary after Line Assignment:
[05/07 01:22:36   3054s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[05/07 01:22:36   3054s] ### ----------------------------------------------------------------------------
[05/07 01:22:36   3054s] ###  1 M1         0       0       0(  0%)      28( 11%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  2 M2         0       0       0(  0%)      28( 11%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  3 M3         0       0       0(  0%)      28( 11%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  4 M4         0       0       0(  0%)      28( 11%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  5 M5         2       0       2(  0%)      74( 29%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  6 M6         0       6       6(  0%)      29( 11%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  7 M7      1305       0    1305( 62%)      40( 16%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  8 M8         0     781     781( 37%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ###  9 M9         0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ### 10 MRDL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:22:36   3054s] ### ----------------------------------------------------------------------------
[05/07 01:22:36   3054s] ###            1307     788    2095           255          0           0        
[05/07 01:22:36   3054s] #
[05/07 01:22:36   3054s] #Line Assignment statistics:
[05/07 01:22:36   3054s] #Cpu time = 00:00:01
[05/07 01:22:36   3054s] #Elapsed time = 00:00:01
[05/07 01:22:36   3054s] #Increased memory = 2.89 (MB)
[05/07 01:22:36   3054s] #Total memory = 3539.11 (MB)
[05/07 01:22:36   3054s] #Peak memory = 4242.97 (MB)
[05/07 01:22:36   3054s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:3.5 GB, peak:4.1 GB --1.26 [8]--
[05/07 01:22:37   3054s] ### Time Record (Line Assignment) is uninstalled.
[05/07 01:22:37   3054s] #
[05/07 01:22:37   3054s] #Wire/Via statistics after line assignment ...
[05/07 01:22:37   3054s] #Total number of nets with non-default rule or having extra spacing = 7
[05/07 01:22:37   3054s] #Total wire length = 2096 um.
[05/07 01:22:37   3054s] #Total half perimeter of net bounding box = 1769 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M2 = 0 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M3 = 0 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M4 = 0 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M5 = 2 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M6 = 6 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M7 = 1306 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M8 = 782 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER M9 = 0 um.
[05/07 01:22:37   3054s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:22:37   3054s] #Total number of vias = 255
[05/07 01:22:37   3054s] #Up-Via Summary (total 255):
[05/07 01:22:37   3054s] #           
[05/07 01:22:37   3054s] #-----------------------
[05/07 01:22:37   3054s] # M1                 28
[05/07 01:22:37   3054s] # M2                 28
[05/07 01:22:37   3054s] # M3                 28
[05/07 01:22:37   3054s] # M4                 28
[05/07 01:22:37   3054s] # M5                 74
[05/07 01:22:37   3054s] # M6                 29
[05/07 01:22:37   3054s] # M7                 40
[05/07 01:22:37   3054s] #-----------------------
[05/07 01:22:37   3054s] #                   255 
[05/07 01:22:37   3054s] #
[05/07 01:22:37   3054s] #Routing data preparation, pin analysis, line assignment statistics:
[05/07 01:22:37   3054s] #Cpu time = 00:00:08
[05/07 01:22:37   3054s] #Elapsed time = 00:00:04
[05/07 01:22:37   3054s] #Increased memory = 137.25 (MB)
[05/07 01:22:37   3054s] #Total memory = 3514.41 (MB)
[05/07 01:22:37   3054s] #Peak memory = 4242.97 (MB)
[05/07 01:22:37   3054s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3054s] #Skip comparing routing design signature in db-snapshot flow
[05/07 01:22:37   3054s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3054s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3054s] #Using multithreading with 8 threads.
[05/07 01:22:37   3055s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3055s] ### Time Record (Detail Routing) is installed.
[05/07 01:22:37   3055s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3055s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3055s] ### Time Record (Data Preparation) is installed.
[05/07 01:22:37   3055s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:22:37   3055s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:22:37   3055s] ### drc_pitch = 10000 ( 5.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[05/07 01:22:37   3055s] #
[05/07 01:22:37   3055s] #Start Detail Routing..
[05/07 01:22:37   3055s] #start initial detail routing ...
[05/07 01:22:37   3055s] ### Design has 173 dirty nets
[05/07 01:22:39   3063s] ### Gcell dirty-map stats: routing = 5.74%, drc-check-only = 7.87%
[05/07 01:22:39   3063s] #   number of violations = 0
[05/07 01:22:39   3064s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3625.39 (MB), peak = 4347.57 (MB)
[05/07 01:22:39   3064s] #Complete Detail Routing.
[05/07 01:22:39   3064s] #Total number of nets with non-default rule or having extra spacing = 7
[05/07 01:22:39   3064s] #Total wire length = 2119 um.
[05/07 01:22:39   3064s] #Total half perimeter of net bounding box = 1769 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M2 = 13 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M3 = 1 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M4 = 1 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M5 = 1 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M6 = 7 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M7 = 1321 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M8 = 775 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER M9 = 0 um.
[05/07 01:22:39   3064s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:22:39   3064s] #Total number of vias = 207
[05/07 01:22:39   3064s] #Up-Via Summary (total 207):
[05/07 01:22:39   3064s] #           
[05/07 01:22:39   3064s] #-----------------------
[05/07 01:22:39   3064s] # M1                 28
[05/07 01:22:39   3064s] # M2                 28
[05/07 01:22:39   3064s] # M3                 28
[05/07 01:22:39   3064s] # M4                 28
[05/07 01:22:39   3064s] # M5                 28
[05/07 01:22:39   3064s] # M6                 29
[05/07 01:22:39   3064s] # M7                 38
[05/07 01:22:39   3064s] #-----------------------
[05/07 01:22:39   3064s] #                   207 
[05/07 01:22:39   3064s] #
[05/07 01:22:39   3064s] #Total number of DRC violations = 0
[05/07 01:22:39   3064s] ### Time Record (Detail Routing) is uninstalled.
[05/07 01:22:39   3064s] #Cpu time = 00:00:09
[05/07 01:22:39   3064s] #Elapsed time = 00:00:02
[05/07 01:22:39   3064s] #Increased memory = 85.54 (MB)
[05/07 01:22:39   3064s] #Total memory = 3600.00 (MB)
[05/07 01:22:39   3064s] #Peak memory = 4347.57 (MB)
[05/07 01:22:39   3064s] #detailRoute Statistics:
[05/07 01:22:39   3064s] #Cpu time = 00:00:09
[05/07 01:22:39   3064s] #Elapsed time = 00:00:02
[05/07 01:22:39   3064s] #Increased memory = 85.61 (MB)
[05/07 01:22:39   3064s] #Total memory = 3600.02 (MB)
[05/07 01:22:39   3064s] #Peak memory = 4347.57 (MB)
[05/07 01:22:39   3064s] ### Time Record (DB Export) is installed.
[05/07 01:22:39   3064s] ### export design design signature (7): route=674960443 fixed_route=2145813812 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=2086091920 dirty_area=0 del_dirty_area=0 cell=690893702 placement=1209266132 pin_access=1341453558 inst_pattern=150974262 inst_orient=979582277 via=1536360258 routing_via=1320957506 timing=2145813812 sns=2145813812
[05/07 01:22:40   3065s] ### Time Record (DB Export) is uninstalled.
[05/07 01:22:40   3065s] ### Time Record (Post Callback) is installed.
[05/07 01:22:40   3065s] ### Time Record (Post Callback) is uninstalled.
[05/07 01:22:40   3065s] #
[05/07 01:22:40   3065s] #globalDetailRoute statistics:
[05/07 01:22:40   3065s] #Cpu time = 00:00:24
[05/07 01:22:40   3065s] #Elapsed time = 00:00:10
[05/07 01:22:40   3065s] #Increased memory = 226.75 (MB)
[05/07 01:22:40   3065s] #Total memory = 3546.58 (MB)
[05/07 01:22:40   3065s] #Peak memory = 4347.57 (MB)
[05/07 01:22:40   3065s] #Number of warnings = 16
[05/07 01:22:40   3065s] #Total number of warnings = 16
[05/07 01:22:40   3065s] #Number of fails = 0
[05/07 01:22:40   3065s] #Total number of fails = 0
[05/07 01:22:40   3065s] #Complete globalDetailRoute on Wed May  7 01:22:40 2025
[05/07 01:22:40   3065s] #
[05/07 01:22:40   3065s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1341453558 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1320957506 timing=1 sns=1
[05/07 01:22:40   3065s] ### Time Record (globalDetailRoute) is uninstalled.
[05/07 01:22:40   3065s] #
[05/07 01:22:40   3065s] #  Scalability Statistics
[05/07 01:22:40   3065s] #
[05/07 01:22:40   3065s] #-------------------------+---------+-------------+------------+
[05/07 01:22:40   3065s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/07 01:22:40   3065s] #-------------------------+---------+-------------+------------+
[05/07 01:22:40   3065s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/07 01:22:40   3065s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/07 01:22:40   3065s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/07 01:22:40   3065s] #  DB Import              | 00:00:05|     00:00:03|         1.8|
[05/07 01:22:40   3065s] #  DB Export              | 00:00:02|     00:00:01|         1.0|
[05/07 01:22:40   3065s] #  Cell Pin Access        | 00:00:03|     00:00:01|         1.0|
[05/07 01:22:40   3065s] #  Instance Pin Access    | 00:00:01|     00:00:00|         1.0|
[05/07 01:22:40   3065s] #  Data Preparation       | 00:00:01|     00:00:01|         1.4|
[05/07 01:22:40   3065s] #  Line Assignment        | 00:00:02|     00:00:02|         1.3|
[05/07 01:22:40   3065s] #  Detail Routing         | 00:00:09|     00:00:02|         4.6|
[05/07 01:22:40   3065s] #  Entire Command         | 00:00:24|     00:00:10|         2.4|
[05/07 01:22:40   3065s] #-------------------------+---------+-------------+------------+
[05/07 01:22:40   3065s] #
[05/07 01:22:40   3065s] #% End globalDetailRoute (date=05/07 01:22:40, total cpu=0:00:24.1, real=0:00:10.0, peak res=4347.6M, current mem=3507.0M)
[05/07 01:22:40   3065s]       NanoRoute done. (took cpu=0:00:24.2 real=0:00:10.0)
[05/07 01:22:40   3065s]     Clock detailed routing done.
[05/07 01:22:40   3065s] Skipping check of guided vs. routed net lengths.
[05/07 01:22:40   3065s] Set FIXED routing status on 7 net(s)
[05/07 01:22:40   3065s]   Routing using NRHF done.
[05/07 01:22:40   3065s] Net route status summary:
[05/07 01:22:40   3065s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:22:40   3065s]   Non-clock: 45236 (unrouted=45236, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2076, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:22:40   3065s] 
[05/07 01:22:40   3065s] CCOPT: Done with clock implementation routing.
[05/07 01:22:40   3065s] 
[05/07 01:22:40   3065s] OPERPROF: Starting DPlace-Init at level 1, MEM:6622.1M, EPOCH TIME: 1746606160.429953
[05/07 01:22:40   3065s] Processing tracks to init pin-track alignment.
[05/07 01:22:40   3065s] z: 2, totalTracks: 1
[05/07 01:22:40   3065s] z: 4, totalTracks: 1
[05/07 01:22:40   3065s] z: 6, totalTracks: 1
[05/07 01:22:40   3065s] z: 8, totalTracks: 1
[05/07 01:22:40   3065s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:22:40   3066s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:40   3066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:40   3066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:40   3066s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:22:40   3066s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:22:40   3066s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6622.1M, EPOCH TIME: 1746606160.482302
[05/07 01:22:40   3066s] Info: 98 insts are soft-fixed.
[05/07 01:22:40   3066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:40   3066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:40   3066s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6622.1M, EPOCH TIME: 1746606160.485008
[05/07 01:22:40   3066s] Max number of tech site patterns supported in site array is 256.
[05/07 01:22:40   3066s] Core basic site is unit
[05/07 01:22:40   3066s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:22:40   3066s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:22:40   3066s] Fast DP-INIT is on for default
[05/07 01:22:40   3066s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:22:40   3066s] SiteArray: use 1,466,368 bytes
[05/07 01:22:40   3066s] SiteArray: current memory after site array memory allocation 6623.5M
[05/07 01:22:40   3066s] SiteArray: FP blocked sites are writable
[05/07 01:22:40   3066s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:22:40   3066s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:22:40   3066s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:22:40   3066s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6623.5M, EPOCH TIME: 1746606160.571268
[05/07 01:22:40   3066s] Process 988 wires and vias for routing blockage analysis
[05/07 01:22:40   3066s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.015, MEM:6623.5M, EPOCH TIME: 1746606160.586426
[05/07 01:22:40   3066s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:22:40   3066s] Atter site array init, number of instance map data is 0.
[05/07 01:22:40   3066s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.170, MEM:6623.5M, EPOCH TIME: 1746606160.654699
[05/07 01:22:40   3066s] 
[05/07 01:22:40   3066s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:40   3066s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:40   3066s] OPERPROF:     Starting CMU at level 3, MEM:6623.5M, EPOCH TIME: 1746606160.696224
[05/07 01:22:40   3066s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.010, MEM:6623.5M, EPOCH TIME: 1746606160.705994
[05/07 01:22:40   3066s] 
[05/07 01:22:40   3066s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:22:40   3066s] Info: 98 insts are soft-fixed.
[05/07 01:22:40   3066s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.370, REAL:0.237, MEM:6623.5M, EPOCH TIME: 1746606160.719613
[05/07 01:22:40   3066s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6623.5M, EPOCH TIME: 1746606160.719749
[05/07 01:22:40   3066s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6623.5M, EPOCH TIME: 1746606160.720205
[05/07 01:22:40   3066s] 
[05/07 01:22:40   3066s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=6623.5MB).
[05/07 01:22:40   3066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.470, REAL:0.335, MEM:6623.5M, EPOCH TIME: 1746606160.765054
[05/07 01:22:40   3066s]   Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.3 real=0:00:10.8)
[05/07 01:22:40   3066s] Clock implementation routing done.
[05/07 01:22:40   3066s] Ignoring AAE DB Resetting ...
[05/07 01:22:40   3066s] Updating timing graph...
[05/07 01:22:40   3066s]   
[05/07 01:22:40   3066s]   Leaving CCOpt scope - BuildTimeGraph...
[05/07 01:22:40   3066s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:22:40   3066s] #################################################################################
[05/07 01:22:40   3066s] # Design Stage: PreRoute
[05/07 01:22:40   3066s] # Design Name: ORCA_TOP
[05/07 01:22:40   3066s] # Design Mode: 28nm
[05/07 01:22:40   3066s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:22:40   3066s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:22:40   3066s] # Signoff Settings: SI Off 
[05/07 01:22:40   3066s] #################################################################################
[05/07 01:22:40   3066s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:22:40   3066s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:22:40   3066s] Extraction called for design 'ORCA_TOP' of instances=40636 and nets=45242 using extraction engine 'preRoute' .
[05/07 01:22:40   3066s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:22:40   3066s] RC Extraction called in multi-corner(2) mode.
[05/07 01:22:40   3066s] RCMode: PreRoute
[05/07 01:22:40   3066s]       RC Corner Indexes            0       1   
[05/07 01:22:40   3066s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:22:40   3066s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:22:40   3066s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:22:40   3066s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:22:40   3066s] Shrink Factor                : 1.00000
[05/07 01:22:40   3066s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:22:40   3066s] Using capacitance table file ...
[05/07 01:22:41   3066s] eee: Design is not marked Stenier-routed. Refreshing the RC Grid.
[05/07 01:22:41   3066s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:22:41   3066s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:22:41   3066s] eee: pegSigSF=1.070000
[05/07 01:22:41   3066s] Initializing multi-corner capacitance tables ... 
[05/07 01:22:41   3066s] Initializing multi-corner resistance tables ...
[05/07 01:22:41   3066s] eee: Grid unit RC data computation started
[05/07 01:22:41   3067s] eee: Grid unit RC data computation completed
[05/07 01:22:41   3067s] eee: l=1 avDens=0.126188 usedTrk=14257.591326 availTrk=112987.225403 sigTrk=14257.591326
[05/07 01:22:41   3067s] eee: l=2 avDens=0.001260 usedTrk=9.551256 availTrk=7577.461466 sigTrk=9.551256
[05/07 01:22:41   3067s] eee: l=3 avDens=0.007602 usedTrk=16.323983 availTrk=2147.344602 sigTrk=16.323983
[05/07 01:22:41   3067s] eee: l=4 avDens=0.034462 usedTrk=1799.318180 availTrk=52212.207048 sigTrk=1799.318180
[05/07 01:22:41   3067s] eee: l=5 avDens=0.066764 usedTrk=1800.614413 availTrk=26969.801769 sigTrk=1800.614413
[05/07 01:22:41   3067s] eee: l=6 avDens=0.059279 usedTrk=2917.996174 availTrk=49225.000000 sigTrk=2917.996174
[05/07 01:22:41   3067s] eee: l=7 avDens=0.194372 usedTrk=5187.538280 availTrk=26688.750000 sigTrk=5187.538280
[05/07 01:22:41   3067s] eee: l=8 avDens=0.072261 usedTrk=905.161005 availTrk=12526.250000 sigTrk=905.161005
[05/07 01:22:41   3067s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:22:41   3067s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:22:41   3067s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:22:41   3067s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:22:41   3067s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.457431 uaWl=0.000000 uaWlH=0.408400 aWlH=0.000000 lMod=0 pMax=0.889600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:22:41   3067s] eee: NetCapCache creation started. (Current Mem: 6621.805M) 
[05/07 01:22:41   3067s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6624.867M) 
[05/07 01:22:41   3067s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:22:41   3067s] eee: Metal Layers Info:
[05/07 01:22:41   3067s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:22:41   3067s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:22:41   3067s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:22:41   3067s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:22:41   3067s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:22:41   3067s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:22:41   3067s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:22:41   3067s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:22:41   3067s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:22:41   3067s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:22:41   3067s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:22:41   3067s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:22:41   3067s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:22:41   3067s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:22:41   3067s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:22:41   3067s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 6624.867M)
[05/07 01:22:42   3071s] Topological Sorting (REAL = 0:00:00.0, MEM = 6685.4M, InitMEM = 6685.4M)
[05/07 01:22:43   3075s] Calculate delays in BcWc mode...
[05/07 01:22:43   3075s] Calculate delays in BcWc mode...
[05/07 01:22:43   3075s] Start delay calculation (fullDC) (8 T). (MEM=3648.41)
[05/07 01:22:44   3075s] End AAE Lib Interpolated Model. (MEM=6701.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U290/A1 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25635_n_12, driver I_RISC_CORE/FE_OFC5267_n_12/Y (cell INVX1_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1043/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1047/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U243/A3 (cell OA21X2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1004/A2 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1207/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U818/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U757/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U904/A1 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1357/A2 (cell OR4X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:22:44   3078s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X1_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25575_n, driver I_RISC_CORE/FE_OFC5209_n378_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25583_n, driver I_RISC_CORE/FE_OFC5217_n376_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC5287_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:44   3078s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:22:44   3078s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:22:46   3088s] Total number of fetched objects 49761
[05/07 01:22:46   3088s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[05/07 01:22:46   3088s] End delay calculation. (MEM=3698.13 CPU=0:00:10.1 REAL=0:00:02.0)
[05/07 01:22:46   3088s] End delay calculation (fullDC). (MEM=3698.13 CPU=0:00:13.3 REAL=0:00:03.0)
[05/07 01:22:46   3088s] *** CDM Built up (cpu=0:00:22.2  real=0:00:06.0  mem= 7139.5M) ***
[05/07 01:22:46   3089s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:22.8 real=0:00:05.7)
[05/07 01:22:46   3089s] Updating timing graph done.
[05/07 01:22:46   3089s] Updating latch analysis...
[05/07 01:22:46   3089s]   Leaving CCOpt scope - Updating latch analysis...
[05/07 01:22:47   3093s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:04.3 real=0:00:00.9)
[05/07 01:22:47   3093s] Updating latch analysis done.
[05/07 01:22:47   3093s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:22:47   3093s] End AAE Lib Interpolated Model. (MEM=7139.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:22:47   3093s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.6 real=0:00:00.2)
[05/07 01:22:47   3093s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:22:47   3094s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[05/07 01:22:47   3094s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:22:47   3094s] UM:*                                                                   synthesis group 0
[05/07 01:22:47   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_0...
[05/07 01:22:47   3094s]   clock_tree flexible_htree_flex_HTREE_0 contains 2919 sinks and 3 clock gates.
[05/07 01:22:47   3094s]     Found 32 clock convergence points while defining clock tree.
[05/07 01:22:47   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_0 done.
[05/07 01:22:47   3094s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_0.
[05/07 01:22:47   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_1...
[05/07 01:22:47   3094s]   clock_tree flexible_htree_flex_HTREE_1 contains 0 sinks and 0 clock gates.
[05/07 01:22:47   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_1 done.
[05/07 01:22:48   3094s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_1.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_2...
[05/07 01:22:48   3094s]   clock_tree flexible_htree_flex_HTREE_2 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_2 done.
[05/07 01:22:48   3094s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_2.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_3...
[05/07 01:22:48   3094s]   clock_tree flexible_htree_flex_HTREE_3 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_3 done.
[05/07 01:22:48   3094s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_3.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_4...
[05/07 01:22:48   3094s]   clock_tree flexible_htree_flex_HTREE_4 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_4 done.
[05/07 01:22:48   3094s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_4.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_5...
[05/07 01:22:48   3094s]   clock_tree flexible_htree_flex_HTREE_5 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3094s] Extracting original clock gating for flexible_htree_flex_HTREE_5 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_5.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_6...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_6 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_6 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_6.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_7...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_7 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_7 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_7.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_8...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_8 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_8 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_8.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_9...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_9 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_9 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_9.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_10...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_10 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_10 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_10.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_11...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_11 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_11 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_11.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_12...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_12 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_12 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_12.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_13...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_13 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_13 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_13.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_14...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_14 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_14 done.
[05/07 01:22:48   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_14.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_15...
[05/07 01:22:48   3095s]   clock_tree flexible_htree_flex_HTREE_15 contains 0 sinks and 0 clock gates.
[05/07 01:22:48   3095s] Extracting original clock gating for flexible_htree_flex_HTREE_15 done.
[05/07 01:22:49   3095s] Found 1 generator input for clock tree flexible_htree_flex_HTREE_15.
[05/07 01:22:49   3095s] The skew group flexible_htree_flex_HTREE/reporting_only was created. It contains 16 sinks and 1 sources.
[05/07 01:22:49   3095s] Fixing 38 nodes and 0 sinks after H-tree synthesis.
[05/07 01:22:49   3095s] 
[05/07 01:22:49   3095s] Flexible H-Tree Metrics Summary after routing
[05/07 01:22:49   3095s]   Flexible H-Tree: flex_HTREE
[05/07 01:22:49   3095s]     sinks=16, insts=6, levels=3
[05/07 01:22:49   3095s]     wire_length=2118.891, vias=207, nets=7
[05/07 01:22:49   3095s]     insertion_delay (min, max, avg)= (0.199, 0.199, 0.199), skew= 0.000
[05/07 01:22:49   3095s]     transition time violating pins: num=0, max=0.000, sum=0.000
[05/07 01:22:49   3095s]       target=0.185 (total 22 pins): num=0, max=0.000, sum=0.000
[05/07 01:22:49   3095s] 
[05/07 01:22:49   3095s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:22:49   3095s] UM:*                                                                   synthesize_flexible_htrees
[05/07 01:22:49   3095s] Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:22:49   3095s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7139.5M, EPOCH TIME: 1746606169.204215
[05/07 01:22:49   3095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2105).
[05/07 01:22:49   3095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:49   3096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] # Resetting pin-track-align track data.
[05/07 01:22:49   3096s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.220, REAL:0.096, MEM:6674.9M, EPOCH TIME: 1746606169.300173
[05/07 01:22:49   3096s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[05/07 01:22:49   3096s] <CMD> set_ccopt_property extract_balance_multi_source_clocks true
[05/07 01:22:49   3096s] <CMD> set_ccopt_property top_buffer_cells NBUFFX32_LVT
[05/07 01:22:49   3096s] <CMD> set_ccopt_property buffer_cells {NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT}
[05/07 01:22:49   3096s] <CMD> set_ccopt_property leaf_buffer_cells {NBUFFX4_LVT NBUFFX8_LVT }
[05/07 01:22:49   3096s] <CMD> get_ccopt_clock_tree_cells -node_types clock_gate
[05/07 01:22:49   3096s] <CMD> create_route_type -name topshieldRoute -top_preferred_layer M8 -bottom_preferred_layer M7 -shield_net VSS
[05/07 01:22:49   3096s] <CMD> set_ccopt_property -net_type top route_type topshieldRoute
[05/07 01:22:49   3096s] <CMD> create_route_type -name trunkshieldRoute -top_preferred_layer M6 -bottom_preferred_layer M5 -shield_net VSS
[05/07 01:22:49   3096s] <CMD> set_ccopt_property -net_type trunk route_type trunkshieldRoute
[05/07 01:22:49   3096s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[05/07 01:22:49   3096s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
[05/07 01:22:49   3096s] # if {[info exists synopsys_program_name]} {

} else {
  if [is_common_ui_mode ] {
    #set_db [get_pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK ] .cts_pin_insertion_delay 350ps
   #set_db cts_use_inverters false
  set_db cts_buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ] 
   # set_ccopt_property inverter_cells [ get_db [get_lib_cells */IBUF*LVT* ] .base_name ]
  } else {

    #set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
   # set_dont_touch [dbGet top.insts.cell.name *NBUFF*]
   # set_ccopt_property use_inverters false 
    set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
    #set_ccopt_property inverter_cells [ get_db [get_lib_cells */IBUF*LVT* ] .base_name ]
  }
}
<CMD> is_common_ui_mode
[05/07 01:22:49   3096s] <CMD> set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
[05/07 01:22:49   3096s] ### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
[05/07 01:22:49   3096s] <CMD> ccopt_design
[05/07 01:22:49   3096s] #% Begin ccopt_design (date=05/07 01:22:49, mem=3524.5M)
[05/07 01:22:49   3096s] *** ccopt_design #1 [begin] () : totSession cpu/real = 0:51:37.3/0:19:19.8 (2.7), mem = 5120.8M
[05/07 01:22:49   3096s] Runtime...
[05/07 01:22:49   3096s] **INFO: User's settings:
[05/07 01:22:49   3096s] setNanoRouteMode -route_detail_end_iteration                   5
[05/07 01:22:49   3096s] setNanoRouteMode -route_detail_post_route_spread_wire          false
[05/07 01:22:49   3096s] setNanoRouteMode -route_extract_third_party_compatible         false
[05/07 01:22:49   3096s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     11
[05/07 01:22:49   3096s] setNanoRouteMode -route_with_via_only_for_block_cell_pin       false
[05/07 01:22:49   3096s] setNanoRouteMode -route_with_via_only_for_stdcell_pin          1:1
[05/07 01:22:49   3096s] setDesignMode -earlyClockFlow                                  false
[05/07 01:22:49   3096s] setDesignMode -flowEffort                                      extreme
[05/07 01:22:49   3096s] setDesignMode -process                                         28
[05/07 01:22:49   3096s] setExtractRCMode -coupling_c_th                                0.1
[05/07 01:22:49   3096s] setExtractRCMode -engine                                       preRoute
[05/07 01:22:49   3096s] setExtractRCMode -relative_c_th                                1
[05/07 01:22:49   3096s] setExtractRCMode -total_c_th                                   0
[05/07 01:22:49   3096s] setDelayCalMode -enable_high_fanout                            true
[05/07 01:22:49   3096s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/07 01:22:49   3096s] setDelayCalMode -engine                                        aae
[05/07 01:22:49   3096s] setDelayCalMode -ignoreNetLoad                                 false
[05/07 01:22:49   3096s] setDelayCalMode -socv_accuracy_mode                            low
[05/07 01:22:49   3096s] setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
[05/07 01:22:49   3096s] setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
[05/07 01:22:49   3096s] setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
[05/07 01:22:49   3096s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
[05/07 01:22:49   3096s] setOptMode -opt_drv_margin                                     0
[05/07 01:22:49   3096s] setOptMode -opt_enable_podv2_clock_opt_flow                    false
[05/07 01:22:49   3096s] setOptMode -opt_exp_buffer_tat_enhancement                     true
[05/07 01:22:49   3096s] setOptMode -opt_exp_flow_effort_extreme                        true
[05/07 01:22:49   3096s] setOptMode -opt_exp_global_sizing_tat_fix                      true
[05/07 01:22:49   3096s] setOptMode -opt_exp_pre_cts_new_standard_flow                  true
[05/07 01:22:49   3096s] setOptMode -opt_exp_reclaim_area_rebuffer_tat_fix              true
[05/07 01:22:49   3096s] setOptMode -opt_exp_roi_flow_tat_enhancements                  true
[05/07 01:22:49   3096s] setOptMode -opt_exp_view_pruning_timer_mode                    low
[05/07 01:22:49   3096s] setOptMode -opt_flow_ccopt_extreme_tat_enhancement_v2          true
[05/07 01:22:49   3096s] setOptMode -opt_drv                                            true
[05/07 01:22:49   3096s] setOptMode -opt_post_route_enable_si_attacker_sizing           false
[05/07 01:22:49   3096s] setOptMode -opt_resize_flip_flops                              true
[05/07 01:22:49   3096s] setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
[05/07 01:22:49   3096s] setOptMode -opt_preserve_all_sequential                        true
[05/07 01:22:49   3096s] setOptMode -opt_area_recovery                                  true
[05/07 01:22:49   3096s] setOptMode -opt_setup_target_slack                             0
[05/07 01:22:49   3096s] setOptMode -opt_skew                                           true
[05/07 01:22:49   3096s] setOptMode -opt_skew_ccopt                                     none
[05/07 01:22:49   3096s] setOptMode -opt_skew_post_route                                false
[05/07 01:22:49   3096s] setOptMode -opt_skew_pre_cts                                   false
[05/07 01:22:49   3096s] 
[05/07 01:22:49   3096s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/07 01:22:49   3096s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/07 01:22:49   3096s] Set place::cacheFPlanSiteMark to 1
[05/07 01:22:49   3096s] Using CCOpt effort none.
[05/07 01:22:49   3096s] Updating ideal nets and annotations...
[05/07 01:22:49   3096s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/07 01:22:49   3096s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:22:49   3096s] CCOpt::Phase::Initialization...
[05/07 01:22:49   3096s] Check Prerequisites...
[05/07 01:22:49   3096s] Net 'sdram_clk' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Net 'CTS_39' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Net 'CTS_38' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Net 'CTS_34' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Net 'CTS_35' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Net 'CTS_36' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Net 'CTS_37' is pre-routed or has the -skip_routing attribute.
[05/07 01:22:49   3096s] Found 7 pre-routed clock net(s). Pre-routed clock nets are treated as dont_touch and their routing geometry will be preserved.
[05/07 01:22:49   3096s] Leaving CCOpt scope - CheckPlace...
[05/07 01:22:49   3096s] OPERPROF: Starting checkPlace at level 1, MEM:5120.8M, EPOCH TIME: 1746606169.502183
[05/07 01:22:49   3096s] Processing tracks to init pin-track alignment.
[05/07 01:22:49   3096s] z: 2, totalTracks: 1
[05/07 01:22:49   3096s] z: 4, totalTracks: 1
[05/07 01:22:49   3096s] z: 6, totalTracks: 1
[05/07 01:22:49   3096s] z: 8, totalTracks: 1
[05/07 01:22:49   3096s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:22:49   3096s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:49   3096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:22:49   3096s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:22:49   3096s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5120.8M, EPOCH TIME: 1746606169.541634
[05/07 01:22:49   3096s] Info: 98 insts are soft-fixed.
[05/07 01:22:49   3096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3096s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5120.8M, EPOCH TIME: 1746606169.543901
[05/07 01:22:49   3096s] Max number of tech site patterns supported in site array is 256.
[05/07 01:22:49   3096s] Core basic site is unit
[05/07 01:22:49   3096s] After signature check, allow fast init is false, keep pre-filter is true.
[05/07 01:22:49   3096s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/07 01:22:49   3096s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:22:49   3096s] SiteArray: use 11,816,960 bytes
[05/07 01:22:49   3096s] SiteArray: current memory after site array memory allocation 4907.8M
[05/07 01:22:49   3096s] SiteArray: FP blocked sites are writable
[05/07 01:22:49   3096s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:22:49   3096s] SiteArray: use 1,466,368 bytes
[05/07 01:22:49   3096s] SiteArray: current memory after site array memory allocation 4909.2M
[05/07 01:22:49   3096s] SiteArray: FP blocked sites are writable
[05/07 01:22:49   3096s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:22:49   3096s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:22:49   3096s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:22:49   3096s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:22:49   3096s] Atter site array init, number of instance map data is 0.
[05/07 01:22:49   3096s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.170, REAL:0.066, MEM:4909.2M, EPOCH TIME: 1746606169.610256
[05/07 01:22:49   3096s] 
[05/07 01:22:49   3096s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:49   3096s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:49   3096s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.082, MEM:4909.2M, EPOCH TIME: 1746606169.623711
[05/07 01:22:49   3096s] 
[05/07 01:22:49   3096s] Begin checking placement ... (start mem=5120.8M, init mem=4909.2M)
[05/07 01:22:49   3096s] Begin checking exclusive groups violation ...
[05/07 01:22:49   3096s] There are 0 groups to check, max #box is 0, total #box is 0
[05/07 01:22:49   3096s] Finished checking exclusive groups violations. Found 0 Vio.
[05/07 01:22:49   3096s] 
[05/07 01:22:49   3096s] Running CheckPlace using 8 threads!...
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] ...checkPlace MT is done!
[05/07 01:22:49   3097s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4877.2M, EPOCH TIME: 1746606169.877485
[05/07 01:22:49   3097s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.024, MEM:4877.2M, EPOCH TIME: 1746606169.901958
[05/07 01:22:49   3097s] *info: Placed = 40636          (Fixed = 160)
[05/07 01:22:49   3097s] *info: Unplaced = 0           
[05/07 01:22:49   3097s] Placement Density:42.59%(145734/342155)
[05/07 01:22:49   3097s] Placement Density (including fixed std cells):42.68%(146258/342679)
[05/07 01:22:49   3097s] PowerDomain Density <PD_RISC_CORE>:26.16%(5993/22909)
[05/07 01:22:49   3097s] PowerDomain Density <PD_ORCA_TOP>:43.77%(139741/319247)
[05/07 01:22:49   3097s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:49   3097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42736).
[05/07 01:22:49   3097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3097s] # Resetting pin-track-align track data.
[05/07 01:22:49   3097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:49   3097s] Finished checkPlace (total: cpu=0:00:01.3, real=0:00:00.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=4875.8M)
[05/07 01:22:49   3097s] OPERPROF: Finished checkPlace at level 1, CPU:1.310, REAL:0.450, MEM:4875.8M, EPOCH TIME: 1746606169.952169
[05/07 01:22:49   3097s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.3 real=0:00:00.5)
[05/07 01:22:49   3097s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/07 01:22:49   3097s]  * CCOpt property update_io_latency is false
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] No differences between SDC and CTS ideal net status found.
[05/07 01:22:49   3097s] No differences between SDC and CTS transition time annotations found.
[05/07 01:22:49   3097s] No differences between SDC and CTS delay annotations found.
[05/07 01:22:49   3097s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:00.5)
[05/07 01:22:49   3097s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:00.5)
[05/07 01:22:49   3097s] Info: 8 threads available for lower-level modules during optimization.
[05/07 01:22:49   3097s] Executing ccopt post-processing.
[05/07 01:22:49   3097s] Synthesizing clock trees with CCOpt...
[05/07 01:22:49   3097s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:51:38.8/0:19:20.3 (2.7), mem = 4875.8M
[05/07 01:22:49   3097s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:22:49   3097s] CCOpt::Phase::PreparingToBalance...
[05/07 01:22:49   3097s] Leaving CCOpt scope - Initializing power interface...
[05/07 01:22:49   3097s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] Positive (advancing) pin insertion delays
[05/07 01:22:49   3097s] =========================================
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] Found 0 advancing pin insertion delay (0.000% of 3514 clock tree sinks)
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] Negative (delaying) pin insertion delays
[05/07 01:22:49   3097s] ========================================
[05/07 01:22:49   3097s] 
[05/07 01:22:49   3097s] Found 0 delaying pin insertion delay (0.000% of 3514 clock tree sinks)
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
[05/07 01:22:50   3097s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode
[05/07 01:22:50   3097s] The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
[05/07 01:22:50   3097s] The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode, so it will not be cloned.
[05/07 01:22:50   3097s] Notify start of optimization...
[05/07 01:22:50   3097s] Notify start of optimization done.
[05/07 01:22:50   3097s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/07 01:22:50   3097s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4875.8M, EPOCH TIME: 1746606170.028567
[05/07 01:22:50   3097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:50   3097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:50   3097s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:4875.8M, EPOCH TIME: 1746606170.030049
[05/07 01:22:50   3097s] [oiLAM] Zs 10, 11
[05/07 01:22:50   3097s] ### Creating LA Mngr. totSessionCpu=0:51:39 mem=4875.8M
[05/07 01:22:50   3097s] ### Creating LA Mngr, finished. totSessionCpu=0:51:39 mem=4875.8M
[05/07 01:22:50   3097s] Running pre-eGR process
[05/07 01:22:50   3097s] [PSP]    Started Early Global Route ( Curr Mem: 4.54 MB )
[05/07 01:22:50   3097s] (I)      Initializing eGR engine (regular)
[05/07 01:22:50   3097s] Set min layer with default ( 2 )
[05/07 01:22:50   3097s] Set max layer with default ( 127 )
[05/07 01:22:50   3097s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:50   3097s] Min route layer (adjusted) = 2
[05/07 01:22:50   3097s] Max route layer (adjusted) = 10
[05/07 01:22:50   3097s] (I)      clean place blk overflow:
[05/07 01:22:50   3097s] (I)      H : enabled 1.00 0
[05/07 01:22:50   3097s] (I)      V : enabled 1.00 0
[05/07 01:22:50   3097s] (I)      Initializing eGR engine (regular)
[05/07 01:22:50   3097s] Set min layer with default ( 2 )
[05/07 01:22:50   3097s] Set max layer with default ( 127 )
[05/07 01:22:50   3097s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:50   3097s] Min route layer (adjusted) = 2
[05/07 01:22:50   3097s] Max route layer (adjusted) = 10
[05/07 01:22:50   3097s] (I)      clean place blk overflow:
[05/07 01:22:50   3097s] (I)      H : enabled 1.00 0
[05/07 01:22:50   3097s] (I)      V : enabled 1.00 0
[05/07 01:22:50   3097s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4.54 MB )
[05/07 01:22:50   3097s] (I)      Running eGR Regular flow
[05/07 01:22:50   3097s] (I)      # wire layers (front) : 11
[05/07 01:22:50   3097s] (I)      # wire layers (back)  : 0
[05/07 01:22:50   3097s] (I)      min wire layer : 1
[05/07 01:22:50   3097s] (I)      max wire layer : 10
[05/07 01:22:50   3097s] (I)      # cut layers (front) : 10
[05/07 01:22:50   3097s] (I)      # cut layers (back)  : 0
[05/07 01:22:50   3097s] (I)      min cut layer : 1
[05/07 01:22:50   3097s] (I)      max cut layer : 9
[05/07 01:22:50   3097s] (I)      =================================== Layers ===================================
[05/07 01:22:50   3097s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:22:50   3097s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:22:50   3097s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:22:50   3097s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:22:50   3097s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:22:50   3097s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:22:50   3097s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:22:50   3097s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:22:50   3097s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:22:50   3097s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:22:50   3097s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:22:50   3097s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:22:50   3097s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:22:50   3097s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:22:50   3097s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:22:50   3097s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:22:50   3097s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:22:50   3097s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:22:50   3097s] (I)      Started Import and model ( Curr Mem: 4.54 MB )
[05/07 01:22:50   3098s] (I)      == Non-default Options ==
[05/07 01:22:50   3098s] (I)      Maximum routing layer                              : 10
[05/07 01:22:50   3098s] (I)      Top routing layer                                  : 10
[05/07 01:22:50   3098s] (I)      Number of threads                                  : 8
[05/07 01:22:50   3098s] (I)      Route tie net to shape                             : auto
[05/07 01:22:50   3098s] (I)      Method to set GCell size                           : row
[05/07 01:22:50   3098s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:22:50   3098s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:22:50   3098s] (I)      ============== Pin Summary ==============
[05/07 01:22:50   3098s] (I)      +-------+--------+---------+------------+
[05/07 01:22:50   3098s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:22:50   3098s] (I)      +-------+--------+---------+------------+
[05/07 01:22:50   3098s] (I)      |     1 | 161462 |  100.00 |        Pin |
[05/07 01:22:50   3098s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:22:50   3098s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:22:50   3098s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:22:50   3098s] (I)      +-------+--------+---------+------------+
[05/07 01:22:50   3098s] (I)      Use row-based GCell size
[05/07 01:22:50   3098s] (I)      Use row-based GCell align
[05/07 01:22:50   3098s] (I)      layer 0 area = 10000
[05/07 01:22:50   3098s] (I)      layer 1 area = 16000
[05/07 01:22:50   3098s] (I)      layer 2 area = 16000
[05/07 01:22:50   3098s] (I)      layer 3 area = 16000
[05/07 01:22:50   3098s] (I)      layer 4 area = 16000
[05/07 01:22:50   3098s] (I)      layer 5 area = 16000
[05/07 01:22:50   3098s] (I)      layer 6 area = 16000
[05/07 01:22:50   3098s] (I)      layer 7 area = 16000
[05/07 01:22:50   3098s] (I)      layer 8 area = 55000
[05/07 01:22:50   3098s] (I)      layer 9 area = 4000000
[05/07 01:22:50   3098s] (I)      GCell unit size   : 1672
[05/07 01:22:50   3098s] (I)      GCell multiplier  : 1
[05/07 01:22:50   3098s] (I)      GCell row height  : 1672
[05/07 01:22:50   3098s] (I)      Actual row height : 1672
[05/07 01:22:50   3098s] (I)      GCell align ref   : 10032 10032
[05/07 01:22:50   3098s] [NR-eGR] Track table information for default rule: 
[05/07 01:22:50   3098s] [NR-eGR] M1 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M2 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M3 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M4 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M5 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M6 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M7 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M8 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] M9 has single uniform track structure
[05/07 01:22:50   3098s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:22:50   3098s] (I)      ============== Default via ===============
[05/07 01:22:50   3098s] (I)      +---+------------------+-----------------+
[05/07 01:22:50   3098s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:22:50   3098s] (I)      +---+------------------+-----------------+
[05/07 01:22:50   3098s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:22:50   3098s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:22:50   3098s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:22:50   3098s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:22:50   3098s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:22:50   3098s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:22:50   3098s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:22:50   3098s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:22:50   3098s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:22:50   3098s] (I)      +---+------------------+-----------------+
[05/07 01:22:50   3098s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:22:50   3098s] [NR-eGR] Read 99082 PG shapes
[05/07 01:22:50   3098s] [NR-eGR] Read 0 clock shapes
[05/07 01:22:50   3098s] [NR-eGR] Read 0 other shapes
[05/07 01:22:50   3098s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:22:50   3098s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:22:50   3098s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:22:50   3098s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:22:50   3098s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:22:50   3098s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:22:50   3098s] [NR-eGR] #Other Blockages    : 0
[05/07 01:22:50   3098s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:22:50   3098s] (I)      Custom ignore net properties:
[05/07 01:22:50   3098s] (I)      1 : NotLegal
[05/07 01:22:50   3098s] (I)      Default ignore net properties:
[05/07 01:22:50   3098s] (I)      1 : Special
[05/07 01:22:50   3098s] (I)      2 : Analog
[05/07 01:22:50   3098s] (I)      3 : Fixed
[05/07 01:22:50   3098s] (I)      4 : Skipped
[05/07 01:22:50   3098s] (I)      5 : MixedSignal
[05/07 01:22:50   3098s] (I)      Prerouted net properties:
[05/07 01:22:50   3098s] (I)      1 : NotLegal
[05/07 01:22:50   3098s] (I)      2 : Special
[05/07 01:22:50   3098s] (I)      3 : Analog
[05/07 01:22:50   3098s] (I)      4 : Fixed
[05/07 01:22:50   3098s] (I)      5 : Skipped
[05/07 01:22:50   3098s] (I)      6 : MixedSignal
[05/07 01:22:50   3098s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:22:50   3098s] [NR-eGR] #prerouted nets         : 7
[05/07 01:22:50   3098s] [NR-eGR] #prerouted special nets : 0
[05/07 01:22:50   3098s] [NR-eGR] #prerouted wires        : 284
[05/07 01:22:50   3098s] [NR-eGR] Read 43167 nets ( ignored 7 )
[05/07 01:22:50   3098s] (I)        Front-side 43167 ( ignored 7 )
[05/07 01:22:50   3098s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:22:50   3098s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:22:50   3098s] (I)      Reading macro buffers
[05/07 01:22:50   3098s] (I)      Number of macros with buffers: 0
[05/07 01:22:50   3098s] (I)      early_global_route_priority property id does not exist.
[05/07 01:22:50   3098s] (I)      Read Num Blocks=122102  Num Prerouted Wires=284  Num CS=0
[05/07 01:22:50   3098s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 59
[05/07 01:22:50   3098s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 32
[05/07 01:22:50   3098s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 33
[05/07 01:22:50   3098s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 30
[05/07 01:22:50   3098s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 40
[05/07 01:22:50   3098s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 67
[05/07 01:22:50   3098s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 23
[05/07 01:22:50   3098s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:22:50   3098s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:22:50   3098s] (I)      Number of ignored nets                =      7
[05/07 01:22:50   3098s] (I)      Number of connected nets              =      0
[05/07 01:22:50   3098s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[05/07 01:22:50   3098s] (I)      Number of clock nets                  =     95.  Ignored: No
[05/07 01:22:50   3098s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:22:50   3098s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:22:50   3098s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:22:50   3098s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:22:50   3098s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:22:50   3098s] [NR-eGR] There are 88 clock nets ( 0 with NDR ).
[05/07 01:22:50   3098s] (I)      Ndr track 0 does not exist
[05/07 01:22:50   3098s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:22:50   3098s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:22:50   3098s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:22:50   3098s] (I)      Site width          :   152  (dbu)
[05/07 01:22:50   3098s] (I)      Row height          :  1672  (dbu)
[05/07 01:22:50   3098s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:22:50   3098s] (I)      GCell width         :  1672  (dbu)
[05/07 01:22:50   3098s] (I)      GCell height        :  1672  (dbu)
[05/07 01:22:50   3098s] (I)      Grid                :   588   356    10
[05/07 01:22:50   3098s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:22:50   3098s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:22:50   3098s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:22:50   3098s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:22:50   3098s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:22:50   3098s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:22:50   3098s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:22:50   3098s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:22:50   3098s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:22:50   3098s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:22:50   3098s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:22:50   3098s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:22:50   3098s] (I)      --------------------------------------------------------
[05/07 01:22:50   3098s] 
[05/07 01:22:50   3098s] [NR-eGR] ============ Routing rule table ============
[05/07 01:22:50   3098s] [NR-eGR] Rule id: 0  Nets: 43160
[05/07 01:22:50   3098s] [NR-eGR] ========================================
[05/07 01:22:50   3098s] [NR-eGR] 
[05/07 01:22:50   3098s] (I)      ======== NDR :  =========
[05/07 01:22:50   3098s] (I)      +--------------+--------+
[05/07 01:22:50   3098s] (I)      |           ID |      0 |
[05/07 01:22:50   3098s] (I)      |         Name |        |
[05/07 01:22:50   3098s] (I)      |      Default |    yes |
[05/07 01:22:50   3098s] (I)      |  Clk Special |     no |
[05/07 01:22:50   3098s] (I)      | Hard spacing |     no |
[05/07 01:22:50   3098s] (I)      |    NDR track | (none) |
[05/07 01:22:50   3098s] (I)      |      NDR via | (none) |
[05/07 01:22:50   3098s] (I)      |  Extra space |      0 |
[05/07 01:22:50   3098s] (I)      |      Shields |      0 |
[05/07 01:22:50   3098s] (I)      |   Demand (H) |      1 |
[05/07 01:22:50   3098s] (I)      |   Demand (V) |      1 |
[05/07 01:22:50   3098s] (I)      |        #Nets |  43160 |
[05/07 01:22:50   3098s] (I)      +--------------+--------+
[05/07 01:22:50   3098s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:22:50   3098s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:22:50   3098s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:22:50   3098s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:22:50   3098s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:22:50   3098s] (I)      +--------------+----------+
[05/07 01:22:50   3098s] (I)      |           ID |        1 |
[05/07 01:22:50   3098s] (I)      |         Name | CTS_RULE |
[05/07 01:22:50   3098s] (I)      |      Default |       no |
[05/07 01:22:50   3098s] (I)      |  Clk Special |       no |
[05/07 01:22:50   3098s] (I)      | Hard spacing |       no |
[05/07 01:22:50   3098s] (I)      |    NDR track |   (none) |
[05/07 01:22:50   3098s] (I)      |      NDR via |   (none) |
[05/07 01:22:50   3098s] (I)      |  Extra space |        0 |
[05/07 01:22:50   3098s] (I)      |      Shields |        0 |
[05/07 01:22:50   3098s] (I)      |   Demand (H) |        3 |
[05/07 01:22:50   3098s] (I)      |   Demand (V) |        3 |
[05/07 01:22:50   3098s] (I)      |        #Nets |        0 |
[05/07 01:22:50   3098s] (I)      +--------------+----------+
[05/07 01:22:50   3098s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:22:50   3098s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:22:50   3098s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:22:50   3098s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:22:50   3098s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:22:50   3098s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:22:50   3098s] (I)      =============== Blocked Tracks ===============
[05/07 01:22:50   3098s] (I)      +-------+---------+----------+---------------+
[05/07 01:22:50   3098s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:22:50   3098s] (I)      +-------+---------+----------+---------------+
[05/07 01:22:50   3098s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:22:50   3098s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:22:50   3098s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:22:50   3098s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:22:50   3098s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:22:50   3098s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:22:50   3098s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:22:50   3098s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:22:50   3098s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:22:50   3098s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:22:50   3098s] (I)      +-------+---------+----------+---------------+
[05/07 01:22:50   3098s] (I)      Finished Import and model ( CPU: 0.52 sec, Real: 0.50 sec, Curr Mem: 4.61 MB )
[05/07 01:22:50   3098s] (I)      Delete wires for 43160 nets (async)
[05/07 01:22:50   3098s] (I)      Reset routing kernel
[05/07 01:22:50   3098s] (I)      Started Global Routing ( Curr Mem: 4.61 MB )
[05/07 01:22:50   3098s] (I)      totalPins=163457  totalGlobalPin=159779 (97.75%)
[05/07 01:22:50   3098s] (I)      ================= Net Group Info =================
[05/07 01:22:50   3098s] (I)      +----+----------------+--------------+-----------+
[05/07 01:22:50   3098s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:22:50   3098s] (I)      +----+----------------+--------------+-----------+
[05/07 01:22:50   3098s] (I)      |  1 |          43160 |        M2(2) |  MRDL(10) |
[05/07 01:22:50   3098s] (I)      +----+----------------+--------------+-----------+
[05/07 01:22:50   3098s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:22:50   3098s] (I)      total 2D Demand : 5007 = (877 H, 4130 V)
[05/07 01:22:50   3098s] (I)      #blocked GCells = 0
[05/07 01:22:50   3098s] (I)      #regions = 1
[05/07 01:22:50   3098s] (I)      Adjusted 0 GCells for pin access
[05/07 01:22:50   3098s] [NR-eGR] Layer group 1: route 43160 net(s) in layer range [2, 10]
[05/07 01:22:50   3098s] (I)      
[05/07 01:22:50   3098s] (I)      ============  Phase 1a Route ============
[05/07 01:22:51   3099s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/07 01:22:51   3099s] (I)      Usage: 543534 = (319282 H, 224252 V) = (22.69% H, 7.73% V) = (5.338e+05um H, 3.749e+05um V)
[05/07 01:22:51   3100s] (I)      
[05/07 01:22:51   3100s] (I)      ============  Phase 1b Route ============
[05/07 01:22:51   3100s] (I)      Usage: 543893 = (319376 H, 224517 V) = (22.70% H, 7.74% V) = (5.340e+05um H, 3.754e+05um V)
[05/07 01:22:51   3100s] (I)      Overflow of layer group 1: 1.42% H + 0.03% V. EstWL: 9.093891e+05um
[05/07 01:22:51   3100s] (I)      Congestion metric : 2.66%H 0.06%V, 2.72%HV
[05/07 01:22:51   3100s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:22:51   3100s] (I)      
[05/07 01:22:51   3100s] (I)      ============  Phase 1c Route ============
[05/07 01:22:51   3100s] (I)      Level2 Grid: 118 x 72
[05/07 01:22:51   3100s] (I)      Usage: 544209 = (319388 H, 224821 V) = (22.70% H, 7.75% V) = (5.340e+05um H, 3.759e+05um V)
[05/07 01:22:51   3100s] (I)      
[05/07 01:22:51   3100s] (I)      ============  Phase 1d Route ============
[05/07 01:22:51   3101s] (I)      Usage: 545054 = (319470 H, 225584 V) = (22.71% H, 7.78% V) = (5.342e+05um H, 3.772e+05um V)
[05/07 01:22:51   3101s] (I)      
[05/07 01:22:51   3101s] (I)      ============  Phase 1e Route ============
[05/07 01:22:51   3101s] (I)      Usage: 545054 = (319470 H, 225584 V) = (22.71% H, 7.78% V) = (5.342e+05um H, 3.772e+05um V)
[05/07 01:22:51   3101s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.02% V. EstWL: 9.113303e+05um
[05/07 01:22:51   3101s] (I)      
[05/07 01:22:51   3101s] (I)      ============  Phase 1l Route ============
[05/07 01:22:51   3102s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:22:51   3102s] (I)      Layer  2:    1347431    173392       305      905861     1390279    (39.45%) 
[05/07 01:22:52   3102s] (I)      Layer  3:     676010    214977      1409      458188      691158    (39.87%) 
[05/07 01:22:52   3102s] (I)      Layer  4:     663200     88044        26      454866      693204    (39.62%) 
[05/07 01:22:52   3102s] (I)      Layer  5:     331990     84382       320      225712      348961    (39.28%) 
[05/07 01:22:52   3102s] (I)      Layer  6:     558126     26150        51           0      574035    ( 0.00%) 
[05/07 01:22:52   3102s] (I)      Layer  7:     257120     37290       366       15438      271898    ( 5.37%) 
[05/07 01:22:52   3102s] (I)      Layer  8:     261861      1969         2       23418      263600    ( 8.16%) 
[05/07 01:22:52   3102s] (I)      Layer  9:     143228      3727         2       45199       98469    (31.46%) 
[05/07 01:22:52   3102s] (I)      Layer 10:      71355         3         0       47226       24528    (65.82%) 
[05/07 01:22:52   3102s] (I)      Total:       4310321    629934      2481     2175906     4356129    (33.31%) 
[05/07 01:22:52   3102s] (I)      
[05/07 01:22:52   3102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:22:52   3102s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:22:52   3102s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:22:52   3102s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:22:52   3102s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:22:52   3102s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:22:52   3102s] [NR-eGR]      M2 ( 2)       186( 0.15%)        20( 0.02%)   ( 0.16%) 
[05/07 01:22:52   3102s] [NR-eGR]      M3 ( 3)      1185( 0.94%)        16( 0.01%)   ( 0.96%) 
[05/07 01:22:52   3102s] [NR-eGR]      M4 ( 4)        26( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/07 01:22:52   3102s] [NR-eGR]      M5 ( 5)       295( 0.23%)         4( 0.00%)   ( 0.24%) 
[05/07 01:22:52   3102s] [NR-eGR]      M6 ( 6)        37( 0.02%)         1( 0.00%)   ( 0.02%) 
[05/07 01:22:52   3102s] [NR-eGR]      M7 ( 7)       260( 0.13%)        27( 0.01%)   ( 0.15%) 
[05/07 01:22:52   3102s] [NR-eGR]      M8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:22:52   3102s] [NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:22:52   3102s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:22:52   3102s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:22:52   3102s] [NR-eGR]        Total      1993( 0.15%)        68( 0.01%)   ( 0.16%) 
[05/07 01:22:52   3102s] [NR-eGR] 
[05/07 01:22:52   3102s] (I)      Finished Global Routing ( CPU: 4.05 sec, Real: 1.47 sec, Curr Mem: 4.63 MB )
[05/07 01:22:52   3102s] (I)      Updating congestion map
[05/07 01:22:52   3102s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:22:52   3102s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[05/07 01:22:52   3102s] (I)      Running track assignment and export wires
[05/07 01:22:52   3102s] (I)      ============= Track Assignment ============
[05/07 01:22:52   3102s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.62 MB )
[05/07 01:22:52   3102s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:22:52   3102s] (I)      Run Multi-thread track assignment
[05/07 01:22:52   3104s] (I)      Finished Track Assignment (8T) ( CPU: 2.22 sec, Real: 0.35 sec, Curr Mem: 4.67 MB )
[05/07 01:22:52   3104s] (I)      Started Export ( Curr Mem: 4.67 MB )
[05/07 01:22:52   3105s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:22:52   3105s] [NR-eGR] Total eGR-routed clock nets wire length: 24262um, number of vias: 11213
[05/07 01:22:52   3105s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:22:53   3106s] [NR-eGR]               Length (um)    Vias 
[05/07 01:22:53   3106s] [NR-eGR] ----------------------------------
[05/07 01:22:53   3106s] [NR-eGR]  M1    (1H)             0  163267 
[05/07 01:22:53   3106s] [NR-eGR]  M2    (2V)        229760  220021 
[05/07 01:22:53   3106s] [NR-eGR]  M3    (3H)        337841   67925 
[05/07 01:22:53   3106s] [NR-eGR]  M4    (4V)        137917   15326 
[05/07 01:22:53   3106s] [NR-eGR]  M5    (5H)        139318    3958 
[05/07 01:22:53   3106s] [NR-eGR]  M6    (6V)         42507    2164 
[05/07 01:22:53   3106s] [NR-eGR]  M7    (7H)         62383     399 
[05/07 01:22:53   3106s] [NR-eGR]  M8    (8V)          3368     127 
[05/07 01:22:53   3106s] [NR-eGR]  M9    (9H)          6275       2 
[05/07 01:22:53   3106s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:22:53   3106s] [NR-eGR] ----------------------------------
[05/07 01:22:53   3106s] [NR-eGR]        Total       959373  473189 
[05/07 01:22:53   3106s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:22:53   3106s] [NR-eGR] Total half perimeter of net bounding box: 830875um
[05/07 01:22:53   3106s] [NR-eGR] Total length: 959373um, number of vias: 473189
[05/07 01:22:53   3106s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:22:53   3106s] (I)      == Layer wire length by net rule ==
[05/07 01:22:53   3106s] (I)                     Default  CTS_RULE 
[05/07 01:22:53   3106s] (I)      ---------------------------------
[05/07 01:22:53   3106s] (I)       M1    (1H)        0um       0um 
[05/07 01:22:53   3106s] (I)       M2    (2V)   229747um      13um 
[05/07 01:22:53   3106s] (I)       M3    (3H)   337840um       1um 
[05/07 01:22:53   3106s] (I)       M4    (4V)   137916um       1um 
[05/07 01:22:53   3106s] (I)       M5    (5H)   139317um       1um 
[05/07 01:22:53   3106s] (I)       M6    (6V)    42500um       7um 
[05/07 01:22:53   3106s] (I)       M7    (7H)    61061um    1321um 
[05/07 01:22:53   3106s] (I)       M8    (8V)     2593um     775um 
[05/07 01:22:53   3106s] (I)       M9    (9H)     6275um       0um 
[05/07 01:22:53   3106s] (I)       MRDL  (10V)       5um       0um 
[05/07 01:22:53   3106s] (I)      ---------------------------------
[05/07 01:22:53   3106s] (I)             Total  957254um    2119um 
[05/07 01:22:53   3106s] (I)      == Layer via count by net rule ==
[05/07 01:22:53   3106s] (I)                    Default  CTS_RULE 
[05/07 01:22:53   3106s] (I)      --------------------------------
[05/07 01:22:53   3106s] (I)       M1    (1H)    163239        28 
[05/07 01:22:53   3106s] (I)       M2    (2V)    219993        28 
[05/07 01:22:53   3106s] (I)       M3    (3H)     67897        28 
[05/07 01:22:53   3106s] (I)       M4    (4V)     15298        28 
[05/07 01:22:53   3106s] (I)       M5    (5H)      3930        28 
[05/07 01:22:53   3106s] (I)       M6    (6V)      2135        29 
[05/07 01:22:53   3106s] (I)       M7    (7H)       361        38 
[05/07 01:22:53   3106s] (I)       M8    (8V)       127         0 
[05/07 01:22:53   3106s] (I)       M9    (9H)         2         0 
[05/07 01:22:53   3106s] (I)       MRDL  (10V)        0         0 
[05/07 01:22:53   3106s] (I)      --------------------------------
[05/07 01:22:53   3106s] (I)             Total   472982       207 
[05/07 01:22:53   3107s] (I)      Finished Export ( CPU: 2.28 sec, Real: 1.20 sec, Curr Mem: 4.52 MB )
[05/07 01:22:53   3107s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:22:53   3107s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.19 sec, Real: 3.64 sec, Curr Mem: 4.52 MB )
[05/07 01:22:53   3107s] [NR-eGR] Finished Early Global Route ( CPU: 9.24 sec, Real: 3.69 sec, Curr Mem: 4.44 MB )
[05/07 01:22:53   3107s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:22:53   3107s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:22:53   3107s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:22:53   3107s] (I)       Early Global Route                             100.00%  772.91 sec  776.60 sec  3.69 sec  9.24 sec 
[05/07 01:22:53   3107s] (I)       +-Early Global Route kernel                     98.80%  772.92 sec  776.57 sec  3.64 sec  9.19 sec 
[05/07 01:22:53   3107s] (I)       | +-Import and model                            13.60%  772.93 sec  773.43 sec  0.50 sec  0.52 sec 
[05/07 01:22:53   3107s] (I)       | | +-Create place DB                            6.29%  772.93 sec  773.16 sec  0.23 sec  0.24 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Import place data                        6.28%  772.93 sec  773.16 sec  0.23 sec  0.24 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Read instances and placement           1.42%  772.93 sec  772.98 sec  0.05 sec  0.06 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Read nets                              4.73%  772.98 sec  773.16 sec  0.17 sec  0.18 sec 
[05/07 01:22:53   3107s] (I)       | | +-Create route DB                            6.00%  773.16 sec  773.38 sec  0.22 sec  0.23 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Import route data (8T)                   5.98%  773.16 sec  773.38 sec  0.22 sec  0.23 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.15%  773.19 sec  773.23 sec  0.04 sec  0.06 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read routing blockages               0.00%  773.19 sec  773.19 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read instance blockages              0.42%  773.19 sec  773.21 sec  0.02 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read PG blockages                    0.64%  773.21 sec  773.23 sec  0.02 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)       | | | | | | +-Allocate memory for PG via list    0.12%  773.21 sec  773.21 sec  0.00 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read clock blockages                 0.00%  773.23 sec  773.23 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read other blockages                 0.00%  773.23 sec  773.23 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read halo blockages                  0.02%  773.23 sec  773.23 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Read boundary cut boxes              0.00%  773.23 sec  773.23 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Read blackboxes                        0.00%  773.24 sec  773.24 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Read prerouted                         0.58%  773.24 sec  773.26 sec  0.02 sec  0.02 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Read nets                              0.64%  773.26 sec  773.28 sec  0.02 sec  0.02 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Set up via pillars                     0.04%  773.29 sec  773.29 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Initialize 3D grid graph               0.31%  773.29 sec  773.31 sec  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Model blockage capacity                2.08%  773.31 sec  773.38 sec  0.08 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Initialize 3D capacity               1.86%  773.31 sec  773.37 sec  0.07 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)       | | +-Read aux data                              0.00%  773.38 sec  773.38 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | +-Others data preparation                    0.00%  773.38 sec  773.38 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | | +-Create route kernel                        0.95%  773.38 sec  773.42 sec  0.04 sec  0.03 sec 
[05/07 01:22:53   3107s] (I)       | +-Global Routing                              39.95%  773.44 sec  774.91 sec  1.47 sec  4.05 sec 
[05/07 01:22:53   3107s] (I)       | | +-Initialization                             0.60%  773.44 sec  773.46 sec  0.02 sec  0.02 sec 
[05/07 01:22:53   3107s] (I)       | | +-Net group 1                               37.68%  773.47 sec  774.86 sec  1.39 sec  3.97 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Generate topology (8T)                   1.99%  773.47 sec  773.54 sec  0.07 sec  0.20 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Phase 1a                                 9.88%  773.62 sec  773.98 sec  0.36 sec  1.36 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Pattern routing (8T)                   7.63%  773.62 sec  773.90 sec  0.28 sec  1.28 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.16%  773.90 sec  773.95 sec  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Add via demand to 2D                   0.94%  773.95 sec  773.98 sec  0.03 sec  0.03 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Phase 1b                                 5.01%  773.98 sec  774.17 sec  0.18 sec  0.33 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Monotonic routing (8T)                 2.65%  773.98 sec  774.08 sec  0.10 sec  0.25 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Phase 1c                                 1.69%  774.17 sec  774.23 sec  0.06 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Two level Routing                      1.68%  774.17 sec  774.23 sec  0.06 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Two Level Routing (Regular)          1.36%  774.17 sec  774.22 sec  0.05 sec  0.05 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Two Level Routing (Strong)           0.23%  774.22 sec  774.23 sec  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Phase 1d                                 6.53%  774.23 sec  774.47 sec  0.24 sec  0.64 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Detoured routing (8T)                  6.48%  774.23 sec  774.47 sec  0.24 sec  0.63 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Phase 1e                                 1.20%  774.47 sec  774.52 sec  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Route legalization                     1.12%  774.47 sec  774.51 sec  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)       | | | | | +-Legalize Blockage Violations         1.10%  774.47 sec  774.51 sec  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Phase 1l                                 9.09%  774.52 sec  774.86 sec  0.34 sec  1.25 sec 
[05/07 01:22:53   3107s] (I)       | | | | +-Layer assignment (8T)                  8.47%  774.54 sec  774.85 sec  0.31 sec  1.23 sec 
[05/07 01:22:53   3107s] (I)       | +-Export cong map                              1.70%  774.91 sec  774.98 sec  0.06 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)       | | +-Export 2D cong map                         0.19%  774.97 sec  774.98 sec  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)       | +-Extract Global 3D Wires                      0.68%  774.98 sec  775.00 sec  0.02 sec  0.02 sec 
[05/07 01:22:53   3107s] (I)       | +-Track Assignment (8T)                        9.42%  775.01 sec  775.35 sec  0.35 sec  2.22 sec 
[05/07 01:22:53   3107s] (I)       | | +-Initialization                             0.18%  775.01 sec  775.01 sec  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)       | | +-Track Assignment Kernel                    9.02%  775.01 sec  775.35 sec  0.33 sec  2.21 sec 
[05/07 01:22:53   3107s] (I)       | | +-Free Memory                                0.01%  775.35 sec  775.35 sec  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)       | +-Export                                      32.49%  775.35 sec  776.55 sec  1.20 sec  2.28 sec 
[05/07 01:22:53   3107s] (I)       | | +-Export DB wires                            7.66%  775.35 sec  775.64 sec  0.28 sec  1.06 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Export all nets (8T)                     6.18%  775.36 sec  775.59 sec  0.23 sec  0.77 sec 
[05/07 01:22:53   3107s] (I)       | | | +-Set wire vias (8T)                       1.06%  775.59 sec  775.63 sec  0.04 sec  0.27 sec 
[05/07 01:22:53   3107s] (I)       | | +-Report wirelength                          7.05%  775.64 sec  775.90 sec  0.26 sec  0.26 sec 
[05/07 01:22:53   3107s] (I)       | | +-Update net boxes                           2.01%  775.90 sec  775.97 sec  0.07 sec  0.38 sec 
[05/07 01:22:53   3107s] (I)       | | +-Update timing                             15.19%  775.97 sec  776.53 sec  0.56 sec  0.56 sec 
[05/07 01:22:53   3107s] (I)       | +-Postprocess design                           0.33%  776.55 sec  776.57 sec  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)      ======================= Summary by functions ========================
[05/07 01:22:53   3107s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:22:53   3107s] (I)      ---------------------------------------------------------------------
[05/07 01:22:53   3107s] (I)        0  Early Global Route                  100.00%  3.69 sec  9.24 sec 
[05/07 01:22:53   3107s] (I)        1  Early Global Route kernel            98.80%  3.64 sec  9.19 sec 
[05/07 01:22:53   3107s] (I)        2  Global Routing                       39.95%  1.47 sec  4.05 sec 
[05/07 01:22:53   3107s] (I)        2  Export                               32.49%  1.20 sec  2.28 sec 
[05/07 01:22:53   3107s] (I)        2  Import and model                     13.60%  0.50 sec  0.52 sec 
[05/07 01:22:53   3107s] (I)        2  Track Assignment (8T)                 9.42%  0.35 sec  2.22 sec 
[05/07 01:22:53   3107s] (I)        2  Export cong map                       1.70%  0.06 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)        2  Extract Global 3D Wires               0.68%  0.02 sec  0.02 sec 
[05/07 01:22:53   3107s] (I)        2  Postprocess design                    0.33%  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)        3  Net group 1                          37.68%  1.39 sec  3.97 sec 
[05/07 01:22:53   3107s] (I)        3  Update timing                        15.19%  0.56 sec  0.56 sec 
[05/07 01:22:53   3107s] (I)        3  Track Assignment Kernel               9.02%  0.33 sec  2.21 sec 
[05/07 01:22:53   3107s] (I)        3  Export DB wires                       7.66%  0.28 sec  1.06 sec 
[05/07 01:22:53   3107s] (I)        3  Report wirelength                     7.05%  0.26 sec  0.26 sec 
[05/07 01:22:53   3107s] (I)        3  Create place DB                       6.29%  0.23 sec  0.24 sec 
[05/07 01:22:53   3107s] (I)        3  Create route DB                       6.00%  0.22 sec  0.23 sec 
[05/07 01:22:53   3107s] (I)        3  Update net boxes                      2.01%  0.07 sec  0.38 sec 
[05/07 01:22:53   3107s] (I)        3  Create route kernel                   0.95%  0.04 sec  0.03 sec 
[05/07 01:22:53   3107s] (I)        3  Initialization                        0.79%  0.03 sec  0.03 sec 
[05/07 01:22:53   3107s] (I)        3  Export 2D cong map                    0.19%  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        4  Phase 1a                              9.88%  0.36 sec  1.36 sec 
[05/07 01:22:53   3107s] (I)        4  Phase 1l                              9.09%  0.34 sec  1.25 sec 
[05/07 01:22:53   3107s] (I)        4  Phase 1d                              6.53%  0.24 sec  0.64 sec 
[05/07 01:22:53   3107s] (I)        4  Import place data                     6.28%  0.23 sec  0.24 sec 
[05/07 01:22:53   3107s] (I)        4  Export all nets (8T)                  6.18%  0.23 sec  0.77 sec 
[05/07 01:22:53   3107s] (I)        4  Import route data (8T)                5.98%  0.22 sec  0.23 sec 
[05/07 01:22:53   3107s] (I)        4  Phase 1b                              5.01%  0.18 sec  0.33 sec 
[05/07 01:22:53   3107s] (I)        4  Generate topology (8T)                1.99%  0.07 sec  0.20 sec 
[05/07 01:22:53   3107s] (I)        4  Phase 1c                              1.69%  0.06 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)        4  Phase 1e                              1.20%  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)        4  Set wire vias (8T)                    1.06%  0.04 sec  0.27 sec 
[05/07 01:22:53   3107s] (I)        5  Layer assignment (8T)                 8.47%  0.31 sec  1.23 sec 
[05/07 01:22:53   3107s] (I)        5  Pattern routing (8T)                  7.63%  0.28 sec  1.28 sec 
[05/07 01:22:53   3107s] (I)        5  Detoured routing (8T)                 6.48%  0.24 sec  0.63 sec 
[05/07 01:22:53   3107s] (I)        5  Read nets                             5.37%  0.20 sec  0.20 sec 
[05/07 01:22:53   3107s] (I)        5  Monotonic routing (8T)                2.65%  0.10 sec  0.25 sec 
[05/07 01:22:53   3107s] (I)        5  Model blockage capacity               2.08%  0.08 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)        5  Two level Routing                     1.68%  0.06 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)        5  Read instances and placement          1.42%  0.05 sec  0.06 sec 
[05/07 01:22:53   3107s] (I)        5  Pattern Routing Avoiding Blockages    1.16%  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)        5  Read blockages ( Layer 2-10 )         1.15%  0.04 sec  0.06 sec 
[05/07 01:22:53   3107s] (I)        5  Route legalization                    1.12%  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)        5  Add via demand to 2D                  0.94%  0.03 sec  0.03 sec 
[05/07 01:22:53   3107s] (I)        5  Read prerouted                        0.58%  0.02 sec  0.02 sec 
[05/07 01:22:53   3107s] (I)        5  Initialize 3D grid graph              0.31%  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)        5  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        6  Initialize 3D capacity                1.86%  0.07 sec  0.07 sec 
[05/07 01:22:53   3107s] (I)        6  Two Level Routing (Regular)           1.36%  0.05 sec  0.05 sec 
[05/07 01:22:53   3107s] (I)        6  Legalize Blockage Violations          1.10%  0.04 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)        6  Read PG blockages                     0.64%  0.02 sec  0.04 sec 
[05/07 01:22:53   3107s] (I)        6  Read instance blockages               0.42%  0.02 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)        6  Two Level Routing (Strong)            0.23%  0.01 sec  0.01 sec 
[05/07 01:22:53   3107s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:22:53   3107s] (I)        7  Allocate memory for PG via list       0.12%  0.00 sec  0.01 sec 
[05/07 01:22:53   3107s] Running post-eGR process
[05/07 01:22:53   3107s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.3 real=0:00:03.7)
[05/07 01:22:53   3107s] Legalization setup...
[05/07 01:22:53   3107s] Using cell based legalization.
[05/07 01:22:53   3107s] Leaving CCOpt scope - Initializing placement interface...
[05/07 01:22:53   3107s] OPERPROF: Starting DPlace-Init at level 1, MEM:4827.9M, EPOCH TIME: 1746606173.780055
[05/07 01:22:53   3107s] Processing tracks to init pin-track alignment.
[05/07 01:22:53   3107s] z: 2, totalTracks: 1
[05/07 01:22:53   3107s] z: 4, totalTracks: 1
[05/07 01:22:53   3107s] z: 6, totalTracks: 1
[05/07 01:22:53   3107s] z: 8, totalTracks: 1
[05/07 01:22:53   3107s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:22:53   3107s] Cell ORCA_TOP LLGs are deleted
[05/07 01:22:53   3107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:53   3107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:53   3107s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:22:53   3107s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:22:53   3107s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4827.9M, EPOCH TIME: 1746606173.825953
[05/07 01:22:53   3107s] Info: 98 insts are soft-fixed.
[05/07 01:22:53   3107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:53   3107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:53   3107s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4827.9M, EPOCH TIME: 1746606173.828209
[05/07 01:22:53   3107s] Max number of tech site patterns supported in site array is 256.
[05/07 01:22:53   3107s] Core basic site is unit
[05/07 01:22:53   3107s] After signature check, allow fast init is false, keep pre-filter is true.
[05/07 01:22:53   3107s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/07 01:22:53   3107s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:22:53   3107s] SiteArray: use 11,816,960 bytes
[05/07 01:22:53   3107s] SiteArray: current memory after site array memory allocation 4827.9M
[05/07 01:22:53   3107s] SiteArray: FP blocked sites are writable
[05/07 01:22:53   3107s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:22:53   3107s] SiteArray: use 1,466,368 bytes
[05/07 01:22:53   3107s] SiteArray: current memory after site array memory allocation 4829.3M
[05/07 01:22:53   3107s] SiteArray: FP blocked sites are writable
[05/07 01:22:53   3107s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:22:53   3107s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:22:53   3107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:22:53   3107s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4829.3M, EPOCH TIME: 1746606173.920578
[05/07 01:22:53   3107s] Process 63817 wires and vias for routing blockage analysis
[05/07 01:22:53   3107s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.200, REAL:0.037, MEM:4829.3M, EPOCH TIME: 1746606173.957600
[05/07 01:22:53   3107s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4829.3M, EPOCH TIME: 1746606173.957755
[05/07 01:22:53   3107s] Process 988 wires and vias for routing blockage analysis
[05/07 01:22:53   3107s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.012, MEM:4829.3M, EPOCH TIME: 1746606173.969507
[05/07 01:22:54   3107s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:22:54   3107s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:22:54   3107s] Atter site array init, number of instance map data is 0.
[05/07 01:22:54   3107s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.490, REAL:0.223, MEM:4829.3M, EPOCH TIME: 1746606174.051494
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:54   3107s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:54   3107s] OPERPROF:     Starting CMU at level 3, MEM:4829.3M, EPOCH TIME: 1746606174.091693
[05/07 01:22:54   3107s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.010, MEM:4829.3M, EPOCH TIME: 1746606174.101504
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:22:54   3107s] Info: 98 insts are soft-fixed.
[05/07 01:22:54   3107s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.580, REAL:0.289, MEM:4829.3M, EPOCH TIME: 1746606174.115118
[05/07 01:22:54   3107s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4829.3M, EPOCH TIME: 1746606174.115232
[05/07 01:22:54   3107s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4829.3M, EPOCH TIME: 1746606174.115831
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=4829.3MB).
[05/07 01:22:54   3107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.680, REAL:0.381, MEM:4829.3M, EPOCH TIME: 1746606174.161524
[05/07 01:22:54   3107s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.7 real=0:00:00.4)
[05/07 01:22:54   3107s] Set min layer with default ( 2 )
[05/07 01:22:54   3107s] Set max layer with default ( 127 )
[05/07 01:22:54   3107s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:22:54   3107s] Min route layer (adjusted) = 2
[05/07 01:22:54   3107s] Max route layer (adjusted) = 10
[05/07 01:22:54   3107s] [PSP]    Load db... (mem=4.4M)
[05/07 01:22:54   3107s] [PSP]    Read data from FE... (mem=4.4M)
[05/07 01:22:54   3107s] (I)      Number of ignored instance 0
[05/07 01:22:54   3107s] (I)      Number of inbound cells 0
[05/07 01:22:54   3107s] (I)      Number of opened ILM blockages 0
[05/07 01:22:54   3107s] (I)      Number of instances temporarily fixed by detailed placement 155
[05/07 01:22:54   3107s] (I)      numMoveCells=40481, numMacros=41  numPads=242  numMultiRowHeightInsts=0
[05/07 01:22:54   3107s] (I)      cell height: 1672, count: 40560
[05/07 01:22:54   3107s] [PSP]    Read rows... (mem=4.5M)
[05/07 01:22:54   3107s] (I)      Reading non-standard rows with height 3344
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 581856) - (982528, 585200) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 585200) - (982528, 588544) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 588544) - (982528, 591888) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] **WARN: [PSP]    Only the first 20 messages are printed.
[05/07 01:22:54   3107s] **WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[05/07 01:22:54   3107s] (I)      rowRegion is not equal to core box, resetting core box
[05/07 01:22:54   3107s] (I)      rowRegion : (0, 10032) - (982528, 583528)
[05/07 01:22:54   3107s] (I)      coreBox   : (10032, 10032) - (972496, 583680)
[05/07 01:22:54   3107s] [PSP]    Done Read rows (cpu=0.000s, mem=4.5M)
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] [PSP]    Read module constraints... (mem=4.5M)
[05/07 01:22:54   3107s] [PSP]    Done Read module constraints (cpu=0.000s, mem=4.5M)
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] [PSP]    Done Read data from FE (cpu=0.070s, mem=4.5M)
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] [PSP]    Done Load db (cpu=0.070s, mem=4.5M)
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] [PSP]    Constructing placeable region... (mem=4.5M)
[05/07 01:22:54   3107s] (I)      Constructing bin map
[05/07 01:22:54   3107s] (I)      Initialize bin information with width=16720 height=16720
[05/07 01:22:54   3107s] (I)      Done constructing bin map
[05/07 01:22:54   3107s] **WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[05/07 01:22:54   3107s] [PSP]    Compute region effective width... (mem=4.5M)
[05/07 01:22:54   3107s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=4.5M)
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] [PSP]    Done Constructing placeable region (cpu=0.020s, mem=4.5M)
[05/07 01:22:54   3107s] 
[05/07 01:22:54   3107s] Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.5)
[05/07 01:22:54   3107s] Validating CTS configuration...
[05/07 01:22:54   3107s] CCOpt power management detected and enabled.
[05/07 01:22:54   3107s] Checking module port directions...
[05/07 01:22:54   3107s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:22:54   3107s] Non-default CCOpt properties:
[05/07 01:22:54   3107s]   Public non-default CCOpt properties:
[05/07 01:22:54   3107s]     buffer_cells is set for at least one object
[05/07 01:22:54   3107s]     cts_merge_clock_gates is set for at least one object
[05/07 01:22:54   3107s]     cts_merge_clock_logic is set for at least one object
[05/07 01:22:54   3107s]     extract_balance_multi_source_clocks: true (default: false)
[05/07 01:22:54   3107s]     leaf_buffer_cells is set for at least one object
[05/07 01:22:54   3107s]     primary_delay_corner: worst_corner (default: )
[05/07 01:22:54   3107s]     route_type is set for at least one object
[05/07 01:22:54   3107s]     routing_top_min_fanout is set for at least one object
[05/07 01:22:54   3107s]     source_driver is set for at least one object
[05/07 01:22:54   3107s]     source_group_clock_trees is set for at least one object
[05/07 01:22:54   3107s]     target_insertion_delay is set for at least one object
[05/07 01:22:54   3107s]     target_max_trans is set for at least one object
[05/07 01:22:54   3107s]     target_max_trans_sdc is set for at least one object
[05/07 01:22:54   3107s]     target_skew is set for at least one object
[05/07 01:22:54   3107s]     top_buffer_cells is set for at least one object
[05/07 01:22:54   3107s]     update_io_latency: 0 (default: true)
[05/07 01:22:54   3107s]     use_inverters is set for at least one object
[05/07 01:22:54   3107s]   Private non-default CCOpt properties:
[05/07 01:22:54   3107s]     clock_nets_detailed_routed: 1 (default: false)
[05/07 01:22:54   3107s]     no_symmetry_buffers is set for at least one object
[05/07 01:22:54   3107s]     single_driver_per_grid_point is set for at least one object
[05/07 01:22:54   3107s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:22:54   3108s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:22:54   3108s] eee: pegSigSF=1.070000
[05/07 01:22:54   3108s] Initializing multi-corner capacitance tables ... 
[05/07 01:22:54   3108s] Initializing multi-corner resistance tables ...
[05/07 01:22:54   3108s] eee: Grid unit RC data computation started
[05/07 01:22:54   3108s] eee: Grid unit RC data computation completed
[05/07 01:22:54   3108s] eee: l=1 avDens=0.126188 usedTrk=14257.591326 availTrk=112987.225403 sigTrk=14257.591326
[05/07 01:22:54   3108s] eee: l=2 avDens=0.125512 usedTrk=13771.571405 availTrk=109722.850461 sigTrk=13771.571405
[05/07 01:22:54   3108s] eee: l=3 avDens=0.367598 usedTrk=20225.640305 availTrk=55021.081638 sigTrk=20225.640305
[05/07 01:22:54   3108s] eee: l=4 avDens=0.180031 usedTrk=10049.015317 availTrk=55818.145627 sigTrk=10049.015317
[05/07 01:22:54   3108s] eee: l=5 avDens=0.348937 usedTrk=10140.248305 availTrk=29060.421388 sigTrk=10140.248305
[05/07 01:22:54   3108s] eee: l=6 avDens=0.104516 usedTrk=5463.825419 availTrk=52277.500000 sigTrk=5463.825419
[05/07 01:22:54   3108s] eee: l=7 avDens=0.317287 usedTrk=8821.363268 availTrk=27802.500000 sigTrk=8840.298077
[05/07 01:22:54   3108s] eee: l=8 avDens=0.074697 usedTrk=1060.979367 availTrk=14203.750000 sigTrk=1060.979367
[05/07 01:22:54   3108s] eee: l=9 avDens=0.090685 usedTrk=375.323204 availTrk=4138.750000 sigTrk=375.323204
[05/07 01:22:54   3108s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:22:54   3108s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:22:54   3108s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:22:54   3108s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.362302 uaWl=1.000000 uaWlH=0.407100 aWlH=0.000000 lMod=0 pMax=0.889200 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:22:54   3108s] eee: NetCapCache creation started. (Current Mem: 4840.125M) 
[05/07 01:22:55   3108s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  Curr Mem: 4840.125M) 
[05/07 01:22:55   3108s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:22:55   3108s] eee: Metal Layers Info:
[05/07 01:22:55   3108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:22:55   3108s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:22:55   3108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:22:55   3108s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:22:55   3108s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:22:55   3108s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:22:55   3108s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:22:55   3108s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:22:55   3108s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:22:55   3108s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:22:55   3108s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:22:55   3108s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:22:55   3108s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:22:55   3108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:22:55   3108s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:22:55   3108s] Route type trimming info:
[05/07 01:22:55   3108s]   No route type modifications were made.
[05/07 01:22:55   3108s] End AAE Lib Interpolated Model. (MEM=4840.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: NBUFFX8_LVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: NBUFFX4_LVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: NBUFFX32_LVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: NBUFFX2_LVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: NBUFFX16_LVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX16_LVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX8_HVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX4_HVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX16_HVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.17
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX32_RVT
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX16_RVT
[05/07 01:22:55   3108s] (I)      Filtering out regions for small cell: IBUFFX32_HVT
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.18
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.19
[05/07 01:22:55   3108s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX8_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX2_HVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX16_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX2_RVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX2_LVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX16_HVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX16_RVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX8_RVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.2
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.21
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX4_RVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX8_HVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX4_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX4_HVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.21
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.21
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.23
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.22
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: NBUFFX8_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: NBUFFX4_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: NBUFFX2_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: NBUFFX32_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: NBUFFX16_LVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.24
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.28
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.28
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.31
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.34
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX16_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX8_HVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX32_RVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX16_RVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX4_HVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX32_HVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.35
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: IBUFFX16_HVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.39
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.42
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.45
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.49
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.53
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.58
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX8_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX2_HVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX16_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX4_RVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX2_RVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX2_LVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX16_HVT
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX4_LVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.6
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX16_RVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.61
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX8_RVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.65
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.7
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.76
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX8_HVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.76
[05/07 01:22:55   3109s] (I)      Filtering out regions for small cell: CGLPPSX4_HVT
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.8
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.84
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.88
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.92
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.93
[05/07 01:22:55   3109s] Accumulated time to calculate placeable region: 1.94
[05/07 01:22:55   3109s] Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
[05/07 01:22:55   3109s] Original list had 5 cells:
[05/07 01:22:55   3109s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/07 01:22:55   3109s] Library trimming was not able to trim any cells:
[05/07 01:22:55   3109s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/07 01:22:55   3109s] Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
[05/07 01:22:55   3109s] Original list had 5 cells:
[05/07 01:22:55   3109s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/07 01:22:55   3109s] Library trimming was not able to trim any cells:
[05/07 01:22:55   3109s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
[05/07 01:22:55   3109s] Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
[05/07 01:22:55   3109s] Original list had 7 cells:
[05/07 01:22:55   3109s] IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/07 01:22:55   3109s] New trimmed list has 4 cells:
[05/07 01:22:55   3109s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
[05/07 01:22:55   3109s] Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
[05/07 01:22:55   3109s] Original list had 7 cells:
[05/07 01:22:55   3109s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/07 01:22:55   3109s] New trimmed list has 2 cells:
[05/07 01:22:55   3109s] IBUFFX32_RVT IBUFFX16_LVT 
[05/07 01:22:55   3109s] Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 2 cells
[05/07 01:22:55   3109s] Original list had 2 cells:
[05/07 01:22:55   3109s] NBUFFX8_LVT NBUFFX4_LVT 
[05/07 01:22:55   3109s] Library trimming was not able to trim any cells:
[05/07 01:22:55   3109s] NBUFFX8_LVT NBUFFX4_LVT 
[05/07 01:22:55   3109s] Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 2 cells
[05/07 01:22:55   3109s] Original list had 2 cells:
[05/07 01:22:55   3109s] NBUFFX8_LVT NBUFFX4_LVT 
[05/07 01:22:55   3109s] Library trimming was not able to trim any cells:
[05/07 01:22:55   3109s] NBUFFX8_LVT NBUFFX4_LVT 
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_15 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_15 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_15 and net_type top. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_14 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_14 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_14 and net_type top. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_13 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_13 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_13 and net_type top. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_12 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_12 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_12 and net_type top. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_11 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_11 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_11 and net_type top. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_10 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_10 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_10 and net_type top. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_9 and net_type leaf. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_9 and net_type trunk. CTS will proceed using 0.174ns.
[05/07 01:22:57   3111s] **WARN: (EMS-27):	Message (IMPCCOPT-2427) has exceeded the current message display limit of 20.
[05/07 01:22:57   3111s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO21X2_LVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO21X1_HVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO21X2_RVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO21X2_HVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO21X1_RVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO21X1_LVT
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 1.96
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.02
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.02
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.05
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.08
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.11
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO22X2_HVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO22X2_RVT
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.12
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.13
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: AO22X1_RVT
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.14
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: LSUPX8_LVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: LSUPX2_LVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: LSUPX1_LVT
[05/07 01:22:57   3111s] (I)      Filtering out regions for small cell: LSUPX4_LVT
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.17
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.21
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.24
[05/07 01:22:57   3111s] Accumulated time to calculate placeable region: 2.27
[05/07 01:22:57   3112s] Clock tree balancer configuration for clock_trees flexible_htree_flex_HTREE_15 flexible_htree_flex_HTREE_14 flexible_htree_flex_HTREE_13 flexible_htree_flex_HTREE_12 flexible_htree_flex_HTREE_11 flexible_htree_flex_HTREE_10 flexible_htree_flex_HTREE_9 flexible_htree_flex_HTREE_8 flexible_htree_flex_HTREE_7 flexible_htree_flex_HTREE_6 flexible_htree_flex_HTREE_5 flexible_htree_flex_HTREE_4 flexible_htree_flex_HTREE_3 flexible_htree_flex_HTREE_2 flexible_htree_flex_HTREE_1 flexible_htree_flex_HTREE_0 SYS_CLK:
[05/07 01:22:57   3112s] Non-default CCOpt properties:
[05/07 01:22:57   3112s]   Public non-default CCOpt properties:
[05/07 01:22:57   3112s]     cts_merge_clock_gates: true (default: false)
[05/07 01:22:57   3112s]     cts_merge_clock_logic: true (default: false)
[05/07 01:22:57   3112s]     route_type (leaf): default_route_type_leaf (default: default)
[05/07 01:22:57   3112s]     route_type (top): topshieldRoute (default: default)
[05/07 01:22:57   3112s]     route_type (trunk): trunkshieldRoute (default: default)
[05/07 01:22:57   3112s]     routing_top_min_fanout: 10000 (default: unset)
[05/07 01:22:57   3112s]     use_inverters: false (default: auto)
[05/07 01:22:57   3112s]   No private non-default CCOpt properties
[05/07 01:22:57   3112s] For power domain PD_RISC_CORE:
[05/07 01:22:57   3112s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
[05/07 01:22:57   3112s]   Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
[05/07 01:22:57   3112s]   Top net buffers:     NBUFFX32_LVT
[05/07 01:22:57   3112s]   Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
[05/07 01:22:57   3112s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
[05/07 01:22:57   3112s] For power domain PD_ORCA_TOP:
[05/07 01:22:57   3112s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
[05/07 01:22:57   3112s]   Inverters:   IBUFFX32_RVT IBUFFX16_LVT
[05/07 01:22:57   3112s]   Top net buffers:     NBUFFX32_LVT
[05/07 01:22:57   3112s]   Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
[05/07 01:22:57   3112s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
[05/07 01:22:57   3112s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
[05/07 01:22:57   3112s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
[05/07 01:22:57   3112s] Top Routing info:
[05/07 01:22:57   3112s]   Route-type name: topshieldRoute; Top/bottom preferred layer name: M8/M7; 
[05/07 01:22:57   3112s]   Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] Trunk Routing info:
[05/07 01:22:57   3112s]   Route-type name: trunkshieldRoute; Top/bottom preferred layer name: M6/M5; 
[05/07 01:22:57   3112s]   Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] Leaf Routing info:
[05/07 01:22:57   3112s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/07 01:22:57   3112s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/07 01:22:57   3112s]   Slew time target (leaf):    0.243ns
[05/07 01:22:57   3112s]   Slew time target (trunk):   0.243ns
[05/07 01:22:57   3112s]   Slew time target (top):     0.243ns
[05/07 01:22:57   3112s]   Buffer unit delay: 0.161ns
[05/07 01:22:57   3112s]   Buffer max distance: 1360.360um
[05/07 01:22:57   3112s] Fastest wire driving cells and distances:
[05/07 01:22:57   3112s]   For nets routed with trunk routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1133.302um, saturatedSlew=0.180ns, speed=3854.769um per ns, cellArea=9.419um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.150ns, speed=3073.699um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=610.000um, saturatedSlew=0.242ns, speed=1081.944um per ns, cellArea=13.749um^2 per 1000um}
[05/07 01:22:57   3112s]   For nets routed with top routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1130.167um, saturatedSlew=0.181ns, speed=3836.276um per ns, cellArea=9.445um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.151ns, speed=3060.337um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=604.888um, saturatedSlew=0.242ns, speed=1072.877um per ns, cellArea=13.865um^2 per 1000um}
[05/07 01:22:57   3112s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/07 01:22:57   3112s]   Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
[05/07 01:22:57   3112s]   Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
[05/07 01:22:57   3112s]   Slew time target (top):     0.175ns (Too low; min: 0.227ns)
[05/07 01:22:57   3112s]   Buffer unit delay: 0.082ns
[05/07 01:22:57   3112s]   Buffer max distance: 1217.320um
[05/07 01:22:57   3112s] Fastest wire driving cells and distances:
[05/07 01:22:57   3112s]   For nets routed with trunk routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=788.452um, saturatedSlew=0.083ns, speed=6384.227um per ns, cellArea=13.538um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5587.302um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.129ns, speed=2696.273um per ns, cellArea=12.333um^2 per 1000um}
[05/07 01:22:57   3112s]   For nets routed with top routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=786.362um, saturatedSlew=0.083ns, speed=6357.009um per ns, cellArea=13.574um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5557.310um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.130ns, speed=2687.747um per ns, cellArea=12.333um^2 per 1000um}
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
[05/07 01:22:57   3112s] Non-default CCOpt properties:
[05/07 01:22:57   3112s]   Public non-default CCOpt properties:
[05/07 01:22:57   3112s]     cts_merge_clock_gates: true (default: false)
[05/07 01:22:57   3112s]     cts_merge_clock_logic: true (default: false)
[05/07 01:22:57   3112s]     route_type (leaf): default_route_type_leaf (default: default)
[05/07 01:22:57   3112s]     route_type (top): topshieldRoute (default: default)
[05/07 01:22:57   3112s]     route_type (trunk): trunkshieldRoute (default: default)
[05/07 01:22:57   3112s]     routing_top_min_fanout: 10000 (default: unset)
[05/07 01:22:57   3112s]     source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
[05/07 01:22:57   3112s]     use_inverters: false (default: auto)
[05/07 01:22:57   3112s]   No private non-default CCOpt properties
[05/07 01:22:57   3112s] For power domain PD_RISC_CORE:
[05/07 01:22:57   3112s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
[05/07 01:22:57   3112s]   Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
[05/07 01:22:57   3112s]   Top net buffers:     NBUFFX32_LVT
[05/07 01:22:57   3112s]   Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
[05/07 01:22:57   3112s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
[05/07 01:22:57   3112s] For power domain PD_ORCA_TOP:
[05/07 01:22:57   3112s]   Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
[05/07 01:22:57   3112s]   Inverters:   IBUFFX32_RVT IBUFFX16_LVT
[05/07 01:22:57   3112s]   Top net buffers:     NBUFFX32_LVT
[05/07 01:22:57   3112s]   Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
[05/07 01:22:57   3112s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
[05/07 01:22:57   3112s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
[05/07 01:22:57   3112s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
[05/07 01:22:57   3112s] Top Routing info:
[05/07 01:22:57   3112s]   Route-type name: topshieldRoute; Top/bottom preferred layer name: M8/M7; 
[05/07 01:22:57   3112s]   Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] Trunk Routing info:
[05/07 01:22:57   3112s]   Route-type name: trunkshieldRoute; Top/bottom preferred layer name: M6/M5; 
[05/07 01:22:57   3112s]   Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] Leaf Routing info:
[05/07 01:22:57   3112s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/07 01:22:57   3112s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/07 01:22:57   3112s]   Slew time target (leaf):    0.243ns
[05/07 01:22:57   3112s]   Slew time target (trunk):   0.243ns
[05/07 01:22:57   3112s]   Slew time target (top):     0.243ns
[05/07 01:22:57   3112s]   Buffer unit delay: 0.161ns
[05/07 01:22:57   3112s]   Buffer max distance: 1360.360um
[05/07 01:22:57   3112s] Fastest wire driving cells and distances:
[05/07 01:22:57   3112s]   For nets routed with trunk routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1133.302um, saturatedSlew=0.180ns, speed=3854.769um per ns, cellArea=9.419um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.150ns, speed=3073.699um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=610.000um, saturatedSlew=0.242ns, speed=1081.944um per ns, cellArea=13.749um^2 per 1000um}
[05/07 01:22:57   3112s]   For nets routed with top routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1130.167um, saturatedSlew=0.181ns, speed=3836.276um per ns, cellArea=9.445um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.151ns, speed=3060.337um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=604.888um, saturatedSlew=0.242ns, speed=1072.877um per ns, cellArea=13.865um^2 per 1000um}
[05/07 01:22:57   3112s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/07 01:22:57   3112s]   Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
[05/07 01:22:57   3112s]   Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
[05/07 01:22:57   3112s]   Slew time target (top):     0.175ns (Too low; min: 0.227ns)
[05/07 01:22:57   3112s]   Buffer unit delay: 0.082ns
[05/07 01:22:57   3112s]   Buffer max distance: 1217.320um
[05/07 01:22:57   3112s] Fastest wire driving cells and distances:
[05/07 01:22:57   3112s]   For nets routed with trunk routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=788.452um, saturatedSlew=0.083ns, speed=6384.227um per ns, cellArea=13.538um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5587.302um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.129ns, speed=2696.273um per ns, cellArea=12.333um^2 per 1000um}
[05/07 01:22:57   3112s]   For nets routed with top routing rules:
[05/07 01:22:57   3112s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=786.362um, saturatedSlew=0.083ns, speed=6357.009um per ns, cellArea=13.574um^2 per 1000um}
[05/07 01:22:57   3112s]     Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5557.310um per ns, cellArea=7.509um^2 per 1000um}
[05/07 01:22:57   3112s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.130ns, speed=2687.747um per ns, cellArea=12.333um^2 per 1000um}
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Logic Sizing Table:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] Cell          Instance count    Source         Eligible library cells
[05/07 01:22:57   3112s] ------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] AO21X1_RVT           4          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/07 01:22:57   3112s] AO22X1_RVT          16          library set    {AO22X2_HVT AO22X1_RVT}
[05/07 01:22:57   3112s] AO22X2_RVT          16          library set    {AO22X2_RVT AO22X2_HVT}
[05/07 01:22:57   3112s] LSUPX1_RVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
[05/07 01:22:57   3112s] ------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:22:57   3112s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:22:57   3112s] Clock tree SDRAM_CLK has 1 max_capacitance violation.
[05/07 01:22:57   3112s] Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
[05/07 01:22:57   3112s]  Created from constraint modes: {[]}
[05/07 01:22:57   3112s]   Sources:                     pin pclk
[05/07 01:22:57   3112s]   Total number of sinks:       401
[05/07 01:22:57   3112s]   Delay constrained sinks:     401
[05/07 01:22:57   3112s]   Constrains:                  default
[05/07 01:22:57   3112s]   Non-leaf sinks:              0
[05/07 01:22:57   3112s]   Ignore pins:                 0
[05/07 01:22:57   3112s]  Timing corner worst_corner:setup.late:
[05/07 01:22:57   3112s]   Skew target:                 0.085ns
[05/07 01:22:57   3112s]   Insertion delay target:      0.800ns
[05/07 01:22:57   3112s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
[05/07 01:22:57   3112s]  Created from constraint modes: {[]}
[05/07 01:22:57   3112s]   Sources:                     pin sdram_clk
[05/07 01:22:57   3112s]   Total number of sinks:       2887
[05/07 01:22:57   3112s]   Delay constrained sinks:     2853
[05/07 01:22:57   3112s]   Constrains:                  default
[05/07 01:22:57   3112s]   Non-leaf sinks:              0
[05/07 01:22:57   3112s]   Ignore pins:                 0
[05/07 01:22:57   3112s]  Timing corner worst_corner:setup.late:
[05/07 01:22:57   3112s]   Skew target:                 0.085ns
[05/07 01:22:57   3112s]   Insertion delay target:      0.800ns
[05/07 01:22:57   3112s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
[05/07 01:22:57   3112s]  Created from constraint modes: {[]}
[05/07 01:22:57   3112s]   Sources:                     pin sys_2x_clk
[05/07 01:22:57   3112s]   Total number of sinks:       214
[05/07 01:22:57   3112s]   Delay constrained sinks:     214
[05/07 01:22:57   3112s]   Constrains:                  default
[05/07 01:22:57   3112s]   Non-leaf sinks:              0
[05/07 01:22:57   3112s]   Ignore pins:                 0
[05/07 01:22:57   3112s]  Timing corner worst_corner:setup.late:
[05/07 01:22:57   3112s]   Skew target:                 0.085ns
[05/07 01:22:57   3112s]   Insertion delay target:      0.800ns
[05/07 01:22:57   3112s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
[05/07 01:22:57   3112s]  Created from constraint modes: {[]}
[05/07 01:22:57   3112s]   Sources:                     pin sys_2x_clk
[05/07 01:22:57   3112s]   Total number of sinks:       20
[05/07 01:22:57   3112s]   Delay constrained sinks:     20
[05/07 01:22:57   3112s]   Constrains:                  default
[05/07 01:22:57   3112s]   Non-leaf sinks:              0
[05/07 01:22:57   3112s]   Ignore pins:                 1
[05/07 01:22:57   3112s]  Timing corner worst_corner:setup.late:
[05/07 01:22:57   3112s]   Skew target:                 0.085ns
[05/07 01:22:57   3112s]   Insertion delay target:      0.800ns
[05/07 01:22:57   3112s] Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
[05/07 01:22:57   3112s]  Created from constraint modes: {[]}
[05/07 01:22:57   3112s]   Sources:                     pin ate_clk
[05/07 01:22:57   3112s]   Total number of sinks:       3482
[05/07 01:22:57   3112s]   Delay constrained sinks:     3448
[05/07 01:22:57   3112s]   Constrains:                  default
[05/07 01:22:57   3112s]   Non-leaf sinks:              0
[05/07 01:22:57   3112s]   Ignore pins:                 0
[05/07 01:22:57   3112s]  Timing corner worst_corner:setup.late:
[05/07 01:22:57   3112s]   Skew target:                 0.085ns
[05/07 01:22:57   3112s]   Insertion delay target:      0.800ns
[05/07 01:22:57   3112s] Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
[05/07 01:22:57   3112s]  Created from constraint modes: {[]}
[05/07 01:22:57   3112s]   Sources:                     pin ate_clk
[05/07 01:22:57   3112s]   Total number of sinks:       3288
[05/07 01:22:57   3112s]   Delay constrained sinks:     3254
[05/07 01:22:57   3112s]   Constrains:                  default
[05/07 01:22:57   3112s]   Non-leaf sinks:              0
[05/07 01:22:57   3112s]   Ignore pins:                 1
[05/07 01:22:57   3112s]  Timing corner worst_corner:setup.late:
[05/07 01:22:57   3112s]   Skew target:                 0.085ns
[05/07 01:22:57   3112s]   Insertion delay target:      0.800ns
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Clock Tree Violations Report
[05/07 01:22:57   3112s] ============================
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[05/07 01:22:57   3112s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[05/07 01:22:57   3112s] Consider reviewing your design and relaunching CCOpt.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Max Capacitance Violations
[05/07 01:22:57   3112s] --------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Did not meet the max_capacitance constraint of 82.000fF below cell CTS_cfh_inv_00002 (a lib_cell INVX16_LVT) at (374.376,381.216), in power domain PD_ORCA_TOP, which drives a net CTS_38 which is user don't touch. Achieved capacitance of 82.473fF.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Primary reporting skew groups are:
[05/07 01:22:57   3112s] skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Constraint summary
[05/07 01:22:57   3112s] ==================
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Transition constraints are active in the following delay corners:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] worst_corner:setup.late
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Cap constraints are active in the following delay corners:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] worst_corner:setup.late
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Transition constraint summary:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] Delay corner                         Target (ns)    Num pins    Target source       Clock tree(s)
[05/07 01:22:57   3112s] ------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] worst_corner:setup.late (primary)         -            -               -                                            -
[05/07 01:22:57   3112s]                 -                       0.243         3568      explicit            all
[05/07 01:22:57   3112s]                 -                       0.078            8      liberty explicit    SYS_2x_CLK
[05/07 01:22:57   3112s]                 -                       0.110            8      liberty explicit    SYS_2x_CLK
[05/07 01:22:57   3112s]                 -                       0.177            9      liberty explicit    ate_clk, SYS_2x_CLK, PCI_CLK, SYS_CLK, flexible_htree_flex_HTREE_0
[05/07 01:22:57   3112s]                 -                       0.180            1      liberty explicit    flexible_htree_flex_HTREE_0
[05/07 01:22:57   3112s]                 -                       0.241            1      liberty explicit    SYS_CLK
[05/07 01:22:57   3112s]                 -                       0.175          219      tool modified       SYS_2x_CLK
[05/07 01:22:57   3112s] ------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Capacitance constraint summary:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] Delay corner                         Limit (fF)    Num nets    Target source                Clock tree(s)
[05/07 01:22:57   3112s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] worst_corner:setup.late (primary)        -            -                    -                                                             -
[05/07 01:22:57   3112s]                 -                       8.000         23       library_or_sdc_constraint    SYS_2x_CLK, PCI_CLK, SYS_CLK, flexible_htree_flex_HTREE_0
[05/07 01:22:57   3112s]                 -                      16.000         38       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, PCI_CLK, SYS_CLK, flexible_htree_flex_HTREE_0
[05/07 01:22:57   3112s]                 -                      32.000         26       library_or_sdc_constraint    flexible_htree_flex_HTREE_0
[05/07 01:22:57   3112s]                 -                      64.000         39       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK, PCI_CLK, flexible_htree_flex_HTREE_0
[05/07 01:22:57   3112s]                                                                                              , flexible_htree_flex_HTREE_1, flexible_htree_flex_HTREE_2, flexible_htree_flex_HTREE_3
[05/07 01:22:57   3112s]                                                                                              , flexible_htree_flex_HTREE_4, flexible_htree_flex_HTREE_5, flexible_htree_flex_HTREE_6
[05/07 01:22:57   3112s]                                                                                              , flexible_htree_flex_HTREE_7, flexible_htree_flex_HTREE_8, flexible_htree_flex_HTREE_9
[05/07 01:22:57   3112s]                                                                                              , flexible_htree_flex_HTREE_10, flexible_htree_flex_HTREE_11, flexible_htree_flex_HTREE_12
[05/07 01:22:57   3112s]                                                                                              , flexible_htree_flex_HTREE_13, flexible_htree_flex_HTREE_14, flexible_htree_flex_HTREE_15
[05/07 01:22:57   3112s]                 -                      82.000          6       library_or_sdc_constraint    SDRAM_CLK
[05/07 01:22:57   3112s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Clock DAG hash initial state: 3087084191686275411 9695674770841654203
[05/07 01:22:57   3112s] CTS services accumulated run-time stats initial state:
[05/07 01:22:57   3112s]   delay calculator: calls=32733, total_wall_time=1.640s, mean_wall_time=0.050ms
[05/07 01:22:57   3112s]   legalizer: calls=346154, total_wall_time=0.476s, mean_wall_time=0.001ms
[05/07 01:22:57   3112s]   steiner router: calls=17696, total_wall_time=0.469s, mean_wall_time=0.026ms
[05/07 01:22:57   3112s] Clock DAG stats initial state:
[05/07 01:22:57   3112s]   cell counts      : b=36, i=11, icg=26, dcg=0, l=37, total=110
[05/07 01:22:57   3112s]   sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:22:57   3112s]   misc counts      : r=21, pp=1, mci=36
[05/07 01:22:57   3112s]   cell areas       : b=104.199um^2, i=39.646um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=415.271um^2
[05/07 01:22:57   3112s]   hp wire lengths  : top=1740.096um, trunk=5193.688um, leaf=9748.616um, total=16682.400um
[05/07 01:22:57   3112s] Clock DAG library cell distribution initial state {count}:
[05/07 01:22:57   3112s]    Bufs: NBUFFX8_LVT: 4 NBUFFX8_RVT: 6 NBUFFX4_RVT: 26 
[05/07 01:22:57   3112s]    Invs: INVX16_LVT: 6 INVX8_RVT: 1 INVX2_RVT: 4 
[05/07 01:22:57   3112s]    ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
[05/07 01:22:57   3112s]  Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
[05/07 01:22:57   3112s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:22:57   3112s] UM:*                                                                   InitialState
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Distribution of half-perimeter wire length by ICG depth:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] -----------------------------------------------------------------------------
[05/07 01:22:57   3112s] Min ICG    Max ICG    Count    HPWL
[05/07 01:22:57   3112s] Depth      Depth               (um)
[05/07 01:22:57   3112s] -----------------------------------------------------------------------------
[05/07 01:22:57   3112s]    0          0        98      [min=4, max=816, avg=139, sd=135, total=13640]
[05/07 01:22:57   3112s]    0          1        11      [min=5, max=1205, avg=191, sd=352, total=2106]
[05/07 01:22:57   3112s]    0          2         7      [min=12, max=415, avg=216, sd=153, total=1513]
[05/07 01:22:57   3112s] -----------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/07 01:22:57   3112s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Layer information for route type default_route_type_leaf:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] Layer    Preferred    Route    Res.          Cap.          RC
[05/07 01:22:57   3112s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] M1       N            H          2.000         0.133         0.267
[05/07 01:22:57   3112s] M2       N            V          1.786         0.131         0.234
[05/07 01:22:57   3112s] M3       Y            H          1.786         0.104         0.187
[05/07 01:22:57   3112s] M4       Y            V          1.786         0.104         0.186
[05/07 01:22:57   3112s] M5       N            H          1.786         0.089         0.160
[05/07 01:22:57   3112s] M6       N            V          1.786         0.089         0.160
[05/07 01:22:57   3112s] M7       N            H          1.786         0.089         0.160
[05/07 01:22:57   3112s] M8       N            V          1.786         0.091         0.163
[05/07 01:22:57   3112s] M9       N            H          1.750         0.107         0.187
[05/07 01:22:57   3112s] MRDL     N            V          0.175         0.115         0.020
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Route-type name: topshieldRoute; Top/bottom preferred layer name: M8/M7; 
[05/07 01:22:57   3112s] Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Layer information for route type topshieldRoute:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] Layer    Preferred    Route    Res.          Cap.          RC
[05/07 01:22:57   3112s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] M1       N            H          2.000         0.159         0.317
[05/07 01:22:57   3112s] M2       N            V          1.786         0.164         0.293
[05/07 01:22:57   3112s] M3       N            H          1.786         0.109         0.194
[05/07 01:22:57   3112s] M4       N            V          1.786         0.109         0.194
[05/07 01:22:57   3112s] M5       N            H          1.786         0.089         0.160
[05/07 01:22:57   3112s] M6       N            V          1.786         0.089         0.160
[05/07 01:22:57   3112s] M7       Y            H          1.786         0.089         0.160
[05/07 01:22:57   3112s] M8       Y            V          1.786         0.091         0.163
[05/07 01:22:57   3112s] M9       N            H          1.750         0.107         0.187
[05/07 01:22:57   3112s] MRDL     N            V          0.175         0.122         0.021
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Route-type name: trunkshieldRoute; Top/bottom preferred layer name: M6/M5; 
[05/07 01:22:57   3112s] Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Layer information for route type trunkshieldRoute:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] Layer    Preferred    Route    Res.          Cap.          RC
[05/07 01:22:57   3112s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] M1       N            H          2.000         0.159         0.317
[05/07 01:22:57   3112s] M2       N            V          1.786         0.164         0.293
[05/07 01:22:57   3112s] M3       N            H          1.786         0.109         0.194
[05/07 01:22:57   3112s] M4       N            V          1.786         0.109         0.194
[05/07 01:22:57   3112s] M5       Y            H          1.786         0.089         0.160
[05/07 01:22:57   3112s] M6       Y            V          1.786         0.089         0.160
[05/07 01:22:57   3112s] M7       N            H          1.786         0.089         0.160
[05/07 01:22:57   3112s] M8       N            V          1.786         0.091         0.163
[05/07 01:22:57   3112s] M9       N            H          1.750         0.107         0.187
[05/07 01:22:57   3112s] MRDL     N            V          0.175         0.122         0.021
[05/07 01:22:57   3112s] --------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Via selection for estimated routes (rule default):
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ---------------------------------------------------------------
[05/07 01:22:57   3112s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[05/07 01:22:57   3112s] Range                   (Ohm)    (fF)     (fs)     Only
[05/07 01:22:57   3112s] ---------------------------------------------------------------
[05/07 01:22:57   3112s] M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
[05/07 01:22:57   3112s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[05/07 01:22:57   3112s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[05/07 01:22:57   3112s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[05/07 01:22:57   3112s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[05/07 01:22:57   3112s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[05/07 01:22:57   3112s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[05/07 01:22:57   3112s] M8-M9      VIA89        0.100    0.045    0.004    false
[05/07 01:22:57   3112s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[05/07 01:22:57   3112s] ---------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[05/07 01:22:57   3112s] **WARN: (IMPCCOPT-2314):	CCOpt found 7 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/07 01:22:57   3112s] Type 'man IMPCCOPT-2314' for more detail.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Ideal and dont_touch net fanout counts:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] -----------------------------------------------------------
[05/07 01:22:57   3112s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/07 01:22:57   3112s] -----------------------------------------------------------
[05/07 01:22:57   3112s]       1            10                      7
[05/07 01:22:57   3112s]      11           100                      0
[05/07 01:22:57   3112s]     101          1000                      0
[05/07 01:22:57   3112s]    1001         10000                      0
[05/07 01:22:57   3112s]   10001           +                        0
[05/07 01:22:57   3112s] -----------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Top ideal and dont_touch nets by fanout:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ----------------------
[05/07 01:22:57   3112s] Net name     Fanout ()
[05/07 01:22:57   3112s] ----------------------
[05/07 01:22:57   3112s] CTS_38           4
[05/07 01:22:57   3112s] CTS_37           4
[05/07 01:22:57   3112s] CTS_36           4
[05/07 01:22:57   3112s] CTS_35           4
[05/07 01:22:57   3112s] CTS_34           4
[05/07 01:22:57   3112s] sdram_clk        1
[05/07 01:22:57   3112s] CTS_39           1
[05/07 01:22:57   3112s] ----------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] No dont_touch hnets found in the clock tree
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Total number of dont_touch hpins in the clock network: 1
[05/07 01:22:57   3112s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[05/07 01:22:57   3112s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Summary of reasons for dont_touch hpins in the clock network:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] -----------------------
[05/07 01:22:57   3112s] Reason            Count
[05/07 01:22:57   3112s] -----------------------
[05/07 01:22:57   3112s] upf_constraint      1
[05/07 01:22:57   3112s] -----------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ---------------------
[05/07 01:22:57   3112s] Type            Count
[05/07 01:22:57   3112s] ---------------------
[05/07 01:22:57   3112s] ilm               0
[05/07 01:22:57   3112s] partition         0
[05/07 01:22:57   3112s] power_domain      1
[05/07 01:22:57   3112s] fence             0
[05/07 01:22:57   3112s] none              0
[05/07 01:22:57   3112s] ---------------------
[05/07 01:22:57   3112s] Total             1
[05/07 01:22:57   3112s] ---------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Checking for illegal sizes of clock logic instances...
[05/07 01:22:57   3112s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Filtering reasons for cell type: inverter
[05/07 01:22:57   3112s] =========================================
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] Clock trees    Power domain    Reason                         Library cells
[05/07 01:22:57   3112s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/07 01:22:57   3112s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/07 01:22:57   3112s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/07 01:22:57   3112s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/07 01:22:57   3112s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/07 01:22:57   3112s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/07 01:22:57   3112s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/07 01:22:57   3112s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/07 01:22:57   3112s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/07 01:22:57   3112s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/07 01:22:57   3112s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/07 01:22:57   3112s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/07 01:22:57   3112s] all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/07 01:22:57   3112s] all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/07 01:22:57   3112s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Filtering reasons for cell type: logic cell
[05/07 01:22:57   3112s] ===========================================
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ------------------------------------------------------------------------
[05/07 01:22:57   3112s] Clock trees       Power domain    Reason                  Library cells
[05/07 01:22:57   3112s] ------------------------------------------------------------------------
[05/07 01:22:57   3112s] { SYS_2x_CLK }    PD_RISC_CORE    Missing liberty data    { LSUPX1_RVT }
[05/07 01:22:57   3112s] ------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Validating CTS configuration done. (took cpu=0:00:04.6 real=0:00:03.6)
[05/07 01:22:57   3112s] CCOpt configuration status: all checks passed.
[05/07 01:22:57   3112s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/07 01:22:57   3112s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/07 01:22:57   3112s]   No exclusion drivers are needed.
[05/07 01:22:57   3112s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/07 01:22:57   3112s] Antenna diode management...
[05/07 01:22:57   3112s]   Found 0 antenna diodes in the clock trees.
[05/07 01:22:57   3112s]   
[05/07 01:22:57   3112s] Antenna diode management done.
[05/07 01:22:57   3112s] Adding driver cells for primary IOs...
[05/07 01:22:57   3112s] Adding driver cells for primary IOs done.
[05/07 01:22:57   3112s] Adding driver cells for primary IOs...
[05/07 01:22:57   3112s] Adding driver cells for primary IOs done.
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] ----------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] CCOpt reported the following when adding drivers below input ports and above output ports     
[05/07 01:22:57   3112s] ----------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s]   (empty table)
[05/07 01:22:57   3112s] ----------------------------------------------------------------------------------------------
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] 
[05/07 01:22:57   3112s] Adding driver cell for primary IO roots...
[05/07 01:22:57   3112s] Adding driver cell for primary IO roots done.
[05/07 01:22:57   3112s] (I)      Filtering out regions for small cell: CGLNPRX2_LVT
[05/07 01:22:57   3112s] Accumulated time to calculate placeable region: 2.27
[05/07 01:22:57   3112s] Maximizing clock DAG abstraction...
[05/07 01:22:57   3112s]   Removing clock DAG drivers
[05/07 01:22:57   3112s] Maximizing clock DAG abstraction done.
[05/07 01:22:57   3112s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:14.7 real=0:00:07.9)
[05/07 01:22:57   3112s] Synthesizing clock trees...
[05/07 01:22:57   3112s]   Preparing To Balance...
[05/07 01:22:57   3112s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:22:57   3112s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7012.1M, EPOCH TIME: 1746606177.929242
[05/07 01:22:57   3112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2121).
[05/07 01:22:57   3112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:58   3112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:58   3112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:58   3112s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.410, REAL:0.121, MEM:7008.8M, EPOCH TIME: 1746606178.050218
[05/07 01:22:58   3112s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
[05/07 01:22:58   3112s]   Leaving CCOpt scope - Initializing placement interface...
[05/07 01:22:58   3112s] OPERPROF: Starting DPlace-Init at level 1, MEM:7008.8M, EPOCH TIME: 1746606178.053749
[05/07 01:22:58   3112s] Processing tracks to init pin-track alignment.
[05/07 01:22:58   3112s] z: 2, totalTracks: 1
[05/07 01:22:58   3112s] z: 4, totalTracks: 1
[05/07 01:22:58   3112s] z: 6, totalTracks: 1
[05/07 01:22:58   3112s] z: 8, totalTracks: 1
[05/07 01:22:58   3112s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:22:58   3112s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:22:58   3113s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7008.8M, EPOCH TIME: 1746606178.097438
[05/07 01:22:58   3113s] Info: 98 insts are soft-fixed.
[05/07 01:22:58   3113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:58   3113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:22:58   3113s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:22:58   3113s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:22:58   3113s] 
[05/07 01:22:58   3113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:22:58   3113s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:22:58   3113s] OPERPROF:     Starting CMU at level 3, MEM:7008.8M, EPOCH TIME: 1746606178.211433
[05/07 01:22:58   3113s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.008, MEM:7008.8M, EPOCH TIME: 1746606178.219279
[05/07 01:22:58   3113s] 
[05/07 01:22:58   3113s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:22:58   3113s] Info: 98 insts are soft-fixed.
[05/07 01:22:58   3113s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.132, MEM:7008.8M, EPOCH TIME: 1746606178.229726
[05/07 01:22:58   3113s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7008.8M, EPOCH TIME: 1746606178.229833
[05/07 01:22:58   3113s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:7008.8M, EPOCH TIME: 1746606178.230435
[05/07 01:22:58   3113s] 
[05/07 01:22:58   3113s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=7008.8MB).
[05/07 01:22:58   3113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.208, MEM:7008.8M, EPOCH TIME: 1746606178.261994
[05/07 01:22:58   3113s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
[05/07 01:22:58   3113s] End AAE Lib Interpolated Model. (MEM=7009.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:22:58   3113s]   Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
[05/07 01:22:58   3113s]   Original list had 6 cells:
[05/07 01:22:58   3113s]   CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
[05/07 01:22:58   3113s]   New trimmed list has 2 cells:
[05/07 01:22:58   3113s]   CGLNPRX8_LVT CGLNPRX2_LVT 
[05/07 01:22:58   3113s]   Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
[05/07 01:22:58   3113s]   Original list had 6 cells:
[05/07 01:22:58   3113s]   CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
[05/07 01:22:58   3113s]   New trimmed list has 3 cells:
[05/07 01:22:58   3113s]   CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
[05/07 01:22:58   3113s]   Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
[05/07 01:22:58   3113s]   Original list had 6 cells:
[05/07 01:22:58   3113s]   CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
[05/07 01:22:58   3113s]   New trimmed list has 2 cells:
[05/07 01:22:58   3113s]   CGLPPRX8_LVT CGLPPRX2_LVT 
[05/07 01:22:58   3113s]   Merging duplicate siblings in DAG...
[05/07 01:22:58   3113s]     Clock DAG hash before merging: 7248857139106885727 9451259301512198581
[05/07 01:22:58   3113s]     CTS services accumulated run-time stats before merging:
[05/07 01:22:58   3113s]       delay calculator: calls=33197, total_wall_time=1.645s, mean_wall_time=0.050ms
[05/07 01:22:58   3113s]       legalizer: calls=346154, total_wall_time=0.476s, mean_wall_time=0.001ms
[05/07 01:22:58   3113s]       steiner router: calls=18160, total_wall_time=0.471s, mean_wall_time=0.026ms
[05/07 01:22:58   3113s]     Clock DAG stats before merging:
[05/07 01:22:58   3113s]       cell counts      : b=0, i=8, icg=26, dcg=0, l=37, total=71
[05/07 01:22:58   3113s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:22:58   3113s]       misc counts      : r=21, pp=1, mci=36
[05/07 01:22:58   3113s]       cell areas       : b=0.000um^2, i=35.072um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=306.498um^2
[05/07 01:22:58   3113s]       hp wire lengths  : top=1740.096um, trunk=145.464um, leaf=14582.013um, total=16467.573um
[05/07 01:22:58   3113s]     Clock DAG library cell distribution before merging {count}:
[05/07 01:22:58   3113s]        Invs: INVX16_LVT: 6 INVX8_RVT: 1 INVX2_RVT: 1 
[05/07 01:22:58   3113s]        ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
[05/07 01:22:58   3113s]      Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
[05/07 01:22:58   3113s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:22:58   3113s] UM:*                                                                   before merging
[05/07 01:22:58   3113s]     Resynthesising clock tree into netlist...
[05/07 01:22:58   3113s]       Reset timing graph...
[05/07 01:22:58   3113s] Ignoring AAE DB Resetting ...
[05/07 01:22:58   3113s]       Reset timing graph done.
[05/07 01:22:58   3113s]     Resynthesising clock tree into netlist done.
[05/07 01:22:58   3113s]     Merging duplicate clock dag driver clones in DAG...
[05/07 01:22:58   3113s]     Merging duplicate clock dag driver clones in DAG done.
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Clock gate merging summary:
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     ----------------------------------------------------------
[05/07 01:22:58   3113s]     Description                          Number of occurrences
[05/07 01:22:58   3113s]     ----------------------------------------------------------
[05/07 01:22:58   3113s]     Total clock gates                             26
[05/07 01:22:58   3113s]     Globally unique enables                       25
[05/07 01:22:58   3113s]     Potentially mergeable clock gates              1
[05/07 01:22:58   3113s]     Actually merged clock gates                    0
[05/07 01:22:58   3113s]     ----------------------------------------------------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     --------------------------------------------
[05/07 01:22:58   3113s]     Cannot merge reason    Number of occurrences
[05/07 01:22:58   3113s]     --------------------------------------------
[05/07 01:22:58   3113s]     GloballyUnique                  24
[05/07 01:22:58   3113s]     UndrivenEnablePins               2
[05/07 01:22:58   3113s]     --------------------------------------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Clock logic merging summary:
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     -----------------------------------------------------------
[05/07 01:22:58   3113s]     Description                           Number of occurrences
[05/07 01:22:58   3113s]     -----------------------------------------------------------
[05/07 01:22:58   3113s]     Total clock logics                             37
[05/07 01:22:58   3113s]     Globally unique logic expressions              37
[05/07 01:22:58   3113s]     Potentially mergeable clock logics              0
[05/07 01:22:58   3113s]     Actually merged clock logics                    0
[05/07 01:22:58   3113s]     -----------------------------------------------------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     --------------------------------------------
[05/07 01:22:58   3113s]     Cannot merge reason    Number of occurrences
[05/07 01:22:58   3113s]     --------------------------------------------
[05/07 01:22:58   3113s]     GloballyUnique                  37
[05/07 01:22:58   3113s]     --------------------------------------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Disconnecting clock tree from netlist...
[05/07 01:22:58   3113s]     Disconnecting clock tree from netlist done.
[05/07 01:22:58   3113s]   Merging duplicate siblings in DAG done.
[05/07 01:22:58   3113s] (I)      Filtering out regions for small cell: CGLNPRX8_LVT
[05/07 01:22:58   3113s]   Accumulated time to calculate placeable region: 2.27
[05/07 01:22:58   3113s]   Applying movement limits...
[05/07 01:22:58   3113s]   Applying movement limits done.
[05/07 01:22:58   3113s] (I)      Filtering out regions for small cell: CGLPPRX8_LVT
[05/07 01:22:58   3113s]   Accumulated time to calculate placeable region: 2.28
[05/07 01:22:58   3113s] (I)      Filtering out regions for small cell: CGLPPRX8_LVT
[05/07 01:22:58   3113s]   Accumulated time to calculate placeable region: 2.28
[05/07 01:22:58   3113s]   Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.6)
[05/07 01:22:58   3113s]   CCOpt::Phase::Construction...
[05/07 01:22:58   3113s]   Stage::Clustering...
[05/07 01:22:58   3113s]   Clustering...
[05/07 01:22:58   3113s]     Clock DAG hash before 'Clustering': 13025261456400822342 17038126361657206736
[05/07 01:22:58   3113s]     CTS services accumulated run-time stats before 'Clustering':
[05/07 01:22:58   3113s]       delay calculator: calls=33197, total_wall_time=1.645s, mean_wall_time=0.050ms
[05/07 01:22:58   3113s]       legalizer: calls=346154, total_wall_time=0.476s, mean_wall_time=0.001ms
[05/07 01:22:58   3113s]       steiner router: calls=18160, total_wall_time=0.471s, mean_wall_time=0.026ms
[05/07 01:22:58   3113s]     Initialize for clustering...
[05/07 01:22:58   3113s]     Clock DAG hash before clustering: 13025261456400822342 17038126361657206736
[05/07 01:22:58   3113s]     CTS services accumulated run-time stats before clustering:
[05/07 01:22:58   3113s]       delay calculator: calls=33197, total_wall_time=1.645s, mean_wall_time=0.050ms
[05/07 01:22:58   3113s]       legalizer: calls=346154, total_wall_time=0.476s, mean_wall_time=0.001ms
[05/07 01:22:58   3113s]       steiner router: calls=18160, total_wall_time=0.471s, mean_wall_time=0.026ms
[05/07 01:22:58   3113s]     Clock DAG stats before clustering:
[05/07 01:22:58   3113s]       cell counts      : b=0, i=8, icg=26, dcg=0, l=37, total=71
[05/07 01:22:58   3113s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:22:58   3113s]       misc counts      : r=21, pp=1, mci=36
[05/07 01:22:58   3113s]       cell areas       : b=0.000um^2, i=53.879um^2, icg=196.199um^2, dcg=0.000um^2, l=111.823um^2, total=361.901um^2
[05/07 01:22:58   3113s]       hp wire lengths  : top=1740.096um, trunk=145.464um, leaf=14582.013um, total=16467.573um
[05/07 01:22:58   3113s]     Clock DAG library cell distribution before clustering {count}:
[05/07 01:22:58   3113s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:22:58   3113s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 17 
[05/07 01:22:58   3113s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
[05/07 01:22:58   3113s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:22:58   3113s] UM:*                                                                   before clustering
[05/07 01:22:58   3113s]     Source group sink pre-allocation...
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Allocating sinks for source group: flexible_htree_flex_HTREE
[05/07 01:22:58   3113s]     The target for maximum allowed number of cloned nodes is 7 (38 existing nodes * 0.2 maximum cloned fraction)
[05/07 01:22:58   3113s]     assigning ICG groups for internal nodes...
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 0 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 1 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 2 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 3 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 4 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 5 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 6 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 7 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 8 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 9 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 10 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 11 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 12 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 13 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 14 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 15 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 16 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 17 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 18 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 19 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 20 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 21 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 22 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 23 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 24 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 25 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 26 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 27 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 28 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 29 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 30 
[05/07 01:22:58   3113s] (I)   Reconvergence detected at level 2 : 31 
[05/07 01:22:58   3113s]     Computed default driving distance for flexible_htree_flex_HTREE is 73.5 microns.
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Structure information for source group flexible_htree_flex_HTREE
[05/07 01:22:58   3113s]     ================================================================
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Number of source group roots         :   16
[05/07 01:22:58   3113s]     Number of sinks directly under roots :    8
[05/07 01:22:58   3113s]     Total number of sinks                : 2887
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Internal objects (ICGs, logics, preserved ports) by level:
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     ----------------
[05/07 01:22:58   3113s]     Level    Objects
[05/07 01:22:58   3113s]     ----------------
[05/07 01:22:58   3113s]       4         1
[05/07 01:22:58   3113s]       3         1
[05/07 01:22:58   3113s]       2         2
[05/07 01:22:58   3113s]       1        34
[05/07 01:22:58   3113s]     ----------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Uncloneable objects:
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     ----------------------------------------------------------------------------------------------------------
[05/07 01:22:58   3113s]     Level    Downstream    Reasons                                         Type    Name
[05/07 01:22:58   3113s]                Sinks                                                               
[05/07 01:22:58   3113s]     ----------------------------------------------------------------------------------------------------------
[05/07 01:22:58   3113s]       2          3         correspondingCell: dont_touch.prevent_assign    inst    I_SDRAM_TOP/I_SDRAM_IF/U303
[05/07 01:22:58   3113s]     ----------------------------------------------------------------------------------------------------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     This source group does not drive any generated clock trees.
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]       parameters: min_sinks_per_tap_ratio=0.2, max_sinks_per_tap_ratio=100, max_cloned_pct=0.2, icg_driving_distances=61.2433333333 73.492 88.1904 105.82848, icg_optimization_level=3
[05/07 01:22:58   3113s] (I)   Started Cluster ( Curr Mem: 6.22 MB )
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 1
[05/07 01:22:58   3113s] (I)   465 is moved at iteration 1
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 2
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 2
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 3
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 3
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 4
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 4
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 5
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 5
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 6
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 6
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 7
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 7
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 8
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 8
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 9
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 9
[05/07 01:22:58   3113s] (I)   Post Pin Move Iteration 10
[05/07 01:22:58   3113s] (I)   0 is moved at iteration 10
[05/07 01:22:58   3113s] (I)   ---- after ----
[05/07 01:22:58   3113s] (I)   Total ICG : 38
[05/07 01:22:58   3113s] (I)   Clone ICG : 9 (23.68)
[05/07 01:22:58   3113s] [CLU] 
[05/07 01:22:58   3113s] [CLU] Tap allocation statistics:
[05/07 01:22:58   3113s] [CLU] tap                                     anchor           size   radius     hpwl       mst   L1ICGs L2ICGs L3ICGs L4ICGs
[05/07 01:22:58   3113s] [CLU] =======================================================================================================================
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_0    (   162.488,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_1    (   162.488,   242.288)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_2    (   315.704,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_3    (   315.704,   242.288)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_4    (   161.272,   312.816)    807   225.72   474.70   3101.24       33      2      1      1
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_5    (   161.272,   366.320)      7   151.39    28.42    171.76        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_6    (   314.488,   312.816)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_7    (   314.488,   366.320)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_8    (   470.136,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_9    (   470.136,   242.288)    443   170.85   295.79   1572.63        1      0      1      1
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_10   (   623.352,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_11   (   623.352,   242.288)    610   503.09   704.22   3218.43        1      0      1      1
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_12   (   468.920,   312.816)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_13   (   468.920,   366.320)   1020   331.97   630.50   4006.07        2      0      1      1
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_14   (   622.136,   312.816)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] flexible_htree_flex_HTREE_15   (   622.136,   366.320)      0     0.00     0.00      0.00        0      0      0      0
[05/07 01:22:58   3113s] [CLU] -----------------------------------------------------------------------------------------------------------------------
[05/07 01:22:58   3113s] [CLU] -----------------------------------------------------------------------------------------------------------------------
[05/07 01:22:58   3113s] [CLU] 
[05/07 01:22:58   3113s] [CLU] Result Summary:
[05/07 01:22:58   3113s] [CLU] Cluster#=16 maxSizeRatio=100.00  minSizeRatio=0.20
[05/07 01:22:58   3113s] [CLU] +----------+---------------------------------------------------------+
[05/07 01:22:58   3113s] [CLU] |          |   Min      Avg       Max  Max Diff              Std Dev |
[05/07 01:22:58   3113s] [CLU] +----------+---------------------------------------------------------+
[05/07 01:22:58   3113s] [CLU] |   #Sinks | 0.000  180.438  1020.000  1020.000  (100.000%)  329.690 |
[05/07 01:22:58   3113s] [CLU] |   Radius | 0.000   86.438   503.085   503.085  (100.000%)  147.226 |
[05/07 01:22:58   3113s] [CLU] |     HPWL | 0.002  133.353   704.222   704.220  (100.000%)  240.125 |
[05/07 01:22:58   3113s] [CLU] | Diameter | 0.000  129.521   627.269   627.269  (100.000%)  216.497 |
[05/07 01:22:58   3113s] [CLU] +----------+---------------------------------------------------------+
[05/07 01:22:58   3113s] [CLU] Total MST length 10908.02
[05/07 01:22:58   3113s] [CLU]  #Sinks   : Number of sinks in a cluster
[05/07 01:22:58   3113s] [CLU]  HPWL     : Half perimeter wire length of a cluster
[05/07 01:22:58   3113s] [CLU]  Radius   : Max tap-to-sink distance in a cluster
[05/07 01:22:58   3113s] [CLU]  Diameter : Max sink-to-sink distance in a cluster
[05/07 01:22:58   3113s] [CLU] MST : avg=754.38 max=4006 min=0.00 max diff=4006.07(100.00%) stdev=1356.05
[05/07 01:22:58   3113s] [CLU] ICG Level 1: minExpectedICGs=34     extraICGs=3    (8.82%)  driveDis=206.70
[05/07 01:22:58   3113s] [CLU] ICG Level 2: minExpectedICGs=2      extraICGs=0    (0.00%)  driveDis=248.04
[05/07 01:22:58   3113s] [CLU] ICG Level 3: minExpectedICGs=1      extraICGs=3    (300.00%)  driveDis=297.64
[05/07 01:22:58   3113s] [CLU] ICG Level 4: minExpectedICGs=1      extraICGs=3    (300.00%)  driveDis=357.17
[05/07 01:22:58   3113s] [CLU] Total ICGs : minExpectedICGs=38     extraICGs=9    (23.68%)
[05/07 01:22:58   3113s] [CLU] 
[05/07 01:22:58   3113s] (I)   Finished Cluster ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 6.22 MB )
[05/07 01:22:58   3113s]     Source group allocation rewiring/cloning: implement before clustering.
[05/07 01:22:58   3113s]     Performing source group allocation...
[05/07 01:22:58   3113s]       Resynthesising clock tree into netlist...
[05/07 01:22:58   3113s]         Reset timing graph...
[05/07 01:22:58   3113s] Ignoring AAE DB Resetting ...
[05/07 01:22:58   3113s]         Reset timing graph done.
[05/07 01:22:58   3113s]       Resynthesising clock tree into netlist done.
[05/07 01:22:58   3113s]       Disconnecting clock tree from netlist...
[05/07 01:22:58   3113s]       Disconnecting clock tree from netlist done.
[05/07 01:22:58   3113s]       Clock DAG hash after Performing source group allocation: 10226163800305772902 9987726014099274782
[05/07 01:22:58   3113s]       CTS services accumulated run-time stats after Performing source group allocation:
[05/07 01:22:58   3113s]         delay calculator: calls=33197, total_wall_time=1.645s, mean_wall_time=0.050ms
[05/07 01:22:58   3113s]         legalizer: calls=346154, total_wall_time=0.476s, mean_wall_time=0.001ms
[05/07 01:22:58   3113s]         steiner router: calls=18160, total_wall_time=0.471s, mean_wall_time=0.026ms
[05/07 01:22:58   3113s]       Clock DAG stats after Performing source group allocation:
[05/07 01:22:58   3113s]         cell counts      : b=0, i=8, icg=32, dcg=0, l=40, total=80
[05/07 01:22:58   3113s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:22:58   3113s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:22:58   3113s]         cell areas       : b=0.000um^2, i=53.879um^2, icg=242.962um^2, dcg=0.000um^2, l=120.210um^2, total=417.050um^2
[05/07 01:22:58   3113s]         hp wire lengths  : top=1740.096um, trunk=751.032um, leaf=16370.293um, total=18861.421um
[05/07 01:22:58   3113s]       Clock DAG library cell distribution after Performing source group allocation {count}:
[05/07 01:22:58   3113s]          Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:22:58   3113s]          ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 18 
[05/07 01:22:58   3113s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
[05/07 01:22:58   3113s]     Performing source group allocation done.
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Post-Implementation Source Group Assignment Report
[05/07 01:22:58   3113s]     ==================================================
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     There are no forced sink assignments.
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Unique Root Allocation Summary:
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     -------------------------------------
[05/07 01:22:58   3113s]     Root Allocation                 Sinks
[05/07 01:22:58   3113s]     -------------------------------------
[05/07 01:22:58   3113s]     flexible_htree_flex_HTREE_11     610
[05/07 01:22:58   3113s]     flexible_htree_flex_HTREE_13    1020
[05/07 01:22:58   3113s]     flexible_htree_flex_HTREE_4      807
[05/07 01:22:58   3113s]     flexible_htree_flex_HTREE_5        7
[05/07 01:22:58   3113s]     flexible_htree_flex_HTREE_9      443
[05/07 01:22:58   3113s]     -------------------------------------
[05/07 01:22:58   3113s]     Total                           2887
[05/07 01:22:58   3113s]     -------------------------------------
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Number of cloned nodes : 9
[05/07 01:22:58   3113s]     
[05/07 01:22:58   3113s]     Source group sink pre-allocation done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 01:22:58   3113s]     Computing max distances from locked parents...
[05/07 01:22:58   3113s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/07 01:22:58   3113s]     Computing max distances from locked parents done.
[05/07 01:22:58   3113s]     Computing optimal clock node locations...
[05/07 01:22:58   3113s]     : End AAE Lib Interpolated Model. (MEM=6620.05 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/07 01:22:59   3113s] ...20% ...40% ...60% ...80% ...100% 
[05/07 01:22:59   3114s]     Optimal path computation stats:
[05/07 01:22:59   3114s]       Successful          : 35
[05/07 01:22:59   3114s]       Unsuccessful        : 0
[05/07 01:22:59   3114s]       Immovable           : 28
[05/07 01:22:59   3114s]       lockedParentLocation: 39
[05/07 01:22:59   3114s]       Region hash         : 993032d1ed90f49c
[05/07 01:22:59   3114s]     Unsuccessful details:
[05/07 01:22:59   3114s]     
[05/07 01:22:59   3114s]     Computing optimal clock node locations done. (took cpu=0:00:00.3 real=0:00:00.1)
[05/07 01:22:59   3114s]     
[05/07 01:22:59   3114s]     MT Status Report:
[05/07 01:22:59   3114s]     
[05/07 01:22:59   3114s]     -------------------------------------------------
[05/07 01:22:59   3114s]     Node                             Reason
[05/07 01:22:59   3114s]     -------------------------------------------------
[05/07 01:22:59   3114s]     I_CLOCKING/occ_int1/U1           IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15549    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15550    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15551    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15552    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15553    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15554    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15555    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15556    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15557    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15558    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15559    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15560    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15561    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15562    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15563    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15564    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15565    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15566    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15567    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15568    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15569    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15570    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15571    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15572    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15573    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15574    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15575    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15576    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15577    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15578    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15579    IsMultiInputNode
[05/07 01:22:59   3114s]     I_SDRAM_TOP/I_SDRAM_IF/U15580    IsMultiInputNode
[05/07 01:22:59   3114s]     occ_int2/U1                      IsMultiInputNode
[05/07 01:22:59   3114s]     occ_int2/U2_clone                IsMultiInputNode
[05/07 01:22:59   3114s]     occ_int2/U2_clone_1              IsMultiInputNode
[05/07 01:22:59   3114s]     occ_int2/U2_clone_2              IsMultiInputNode
[05/07 01:22:59   3114s]     occ_int2/U2_clone_3              IsMultiInputNode
[05/07 01:22:59   3114s]     occ_int2/U3                      IsMultiInputNode
[05/07 01:22:59   3114s]     -------------------------------------------------
[05/07 01:22:59   3114s]     
[05/07 01:22:59   3114s]     Found 48 MT nodes and marked 72 non-MT because of 39 problematic nodes.
[05/07 01:22:59   3114s]     
[05/07 01:22:59   3114s]     
[05/07 01:22:59   3114s]     Initialize for clustering done. (took cpu=0:00:00.8 real=0:00:00.5)
[05/07 01:22:59   3114s]     Bottom-up phase...
[05/07 01:22:59   3114s]     Clustering bottom-up starting from leaves...
[05/07 01:22:59   3114s]       Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:22:59   3114s]       Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_1...
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_1 done.
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_2...
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_2 done.
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_3...
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_3 done.
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_0...
[05/07 01:22:59   3116s]       Clustering clock_tree flexible_htree_flex_HTREE_0 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_5...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_5 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_6...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_6 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_7...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_7 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_8...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_8 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_10...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_10 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_12...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_12 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_14...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_14 done.
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_15...
[05/07 01:22:59   3117s]       Clustering clock_tree flexible_htree_flex_HTREE_15 done.
[05/07 01:23:00   3117s] (I)   Filtering out regions for small cell: CGLPPRX2_HVT
[05/07 01:23:00   3117s]         Accumulated time to calculate placeable region: 2.28
[05/07 01:23:00   3117s] (I)   Filtering out regions for small cell: CGLPPRX2_LVT
[05/07 01:23:00   3117s]         Accumulated time to calculate placeable region: 2.28
[05/07 01:23:00   3118s]       Clustering clock_tree SYS_CLK...
[05/07 01:23:00   3118s]       Clustering clock_tree SYS_CLK done.
[05/07 01:23:01   3118s]       Clustering clock_tree PCI_CLK...
[05/07 01:23:01   3118s]       Clustering clock_tree PCI_CLK done.
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_9...
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_9 done.
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_11...
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_11 done.
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_13...
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_13 done.
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_4...
[05/07 01:23:01   3119s]       Clustering clock_tree flexible_htree_flex_HTREE_4 done.
[05/07 01:23:01   3119s]       Clustering clock_tree SYS_2x_CLK...
[05/07 01:23:01   3119s]       Clustering clock_tree SYS_2x_CLK done.
[05/07 01:23:01   3119s]       Clustering clock_tree ate_clk...
[05/07 01:23:01   3119s]       Clustering clock_tree ate_clk done.
[05/07 01:23:01   3119s]       Clustering clock_tree SDRAM_CLK...
[05/07 01:23:01   3119s]       Clustering clock_tree SDRAM_CLK done.
[05/07 01:23:01   3119s]     Clustering bottom-up starting from leaves done.
[05/07 01:23:01   3119s]     Rebuilding the clock tree after clustering...
[05/07 01:23:01   3119s]     Rebuilding the clock tree after clustering done.
[05/07 01:23:01   3119s]     Clock DAG hash after bottom-up phase: 16829791699411890095 15946132299431828570
[05/07 01:23:01   3119s]     CTS services accumulated run-time stats after bottom-up phase:
[05/07 01:23:01   3119s]       delay calculator: calls=37310, total_wall_time=1.902s, mean_wall_time=0.051ms
[05/07 01:23:01   3119s]       legalizer: calls=349012, total_wall_time=0.680s, mean_wall_time=0.002ms
[05/07 01:23:01   3119s]       steiner router: calls=20358, total_wall_time=1.028s, mean_wall_time=0.050ms
[05/07 01:23:01   3119s]     Clock DAG stats after bottom-up phase:
[05/07 01:23:01   3119s]       cell counts      : b=170, i=8, icg=32, dcg=0, l=40, total=250
[05/07 01:23:01   3119s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:01   3119s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:01   3119s]       cell areas       : b=811.482um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=120.210um^2, total=1210.234um^2
[05/07 01:23:01   3119s]       hp wire lengths  : top=1740.096um, trunk=5033.328um, leaf=12173.780um, total=18947.204um
[05/07 01:23:01   3119s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/07 01:23:01   3119s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 
[05/07 01:23:01   3119s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:01   3119s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:01   3119s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
[05/07 01:23:01   3119s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:23:01   3119s] UM:*                                                                   after bottom-up phase
[05/07 01:23:01   3119s]     Bottom-up phase done. (took cpu=0:00:05.1 real=0:00:02.6)
[05/07 01:23:01   3119s]     Legalizing clock trees...
[05/07 01:23:01   3119s]     Resynthesising clock tree into netlist...
[05/07 01:23:01   3119s]       Reset timing graph...
[05/07 01:23:01   3119s] Ignoring AAE DB Resetting ...
[05/07 01:23:01   3119s]       Reset timing graph done.
[05/07 01:23:01   3119s]     Resynthesising clock tree into netlist done.
[05/07 01:23:01   3119s]     Commiting net attributes....
[05/07 01:23:02   3120s]     Commiting net attributes. done.
[05/07 01:23:02   3120s]     Leaving CCOpt scope - ClockRefiner...
[05/07 01:23:02   3120s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7012.4M, EPOCH TIME: 1746606182.274281
[05/07 01:23:02   3120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2121).
[05/07 01:23:02   3120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:02   3120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:02   3120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:02   3120s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.440, REAL:0.115, MEM:6622.1M, EPOCH TIME: 1746606182.388852
[05/07 01:23:02   3120s]     Assigned high priority to 3726 instances.
[05/07 01:23:02   3120s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/07 01:23:02   3120s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/07 01:23:02   3120s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6622.1M, EPOCH TIME: 1746606182.398590
[05/07 01:23:02   3120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6622.1M, EPOCH TIME: 1746606182.398784
[05/07 01:23:02   3120s] Processing tracks to init pin-track alignment.
[05/07 01:23:02   3120s] z: 2, totalTracks: 1
[05/07 01:23:02   3120s] z: 4, totalTracks: 1
[05/07 01:23:02   3120s] z: 6, totalTracks: 1
[05/07 01:23:02   3120s] z: 8, totalTracks: 1
[05/07 01:23:02   3120s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:23:02   3120s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:23:02   3120s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6622.1M, EPOCH TIME: 1746606182.443264
[05/07 01:23:02   3120s] Info: 98 insts are soft-fixed.
[05/07 01:23:02   3120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:02   3120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:02   3120s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:23:02   3120s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:23:02   3120s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:23:02   3120s] OPERPROF:       Starting CMU at level 4, MEM:6622.1M, EPOCH TIME: 1746606182.570590
[05/07 01:23:02   3120s] OPERPROF:       Finished CMU at level 4, CPU:0.030, REAL:0.009, MEM:6622.1M, EPOCH TIME: 1746606182.579485
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:23:02   3120s] Info: 98 insts are soft-fixed.
[05/07 01:23:02   3120s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.210, REAL:0.149, MEM:6622.1M, EPOCH TIME: 1746606182.591952
[05/07 01:23:02   3120s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6622.1M, EPOCH TIME: 1746606182.592070
[05/07 01:23:02   3120s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6622.1M, EPOCH TIME: 1746606182.592557
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=6622.1MB).
[05/07 01:23:02   3120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.228, MEM:6622.1M, EPOCH TIME: 1746606182.627052
[05/07 01:23:02   3120s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.290, REAL:0.229, MEM:6622.1M, EPOCH TIME: 1746606182.627105
[05/07 01:23:02   3120s] TDRefine: refinePlace mode is spiral
[05/07 01:23:02   3120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.9
[05/07 01:23:02   3120s] OPERPROF: Starting Refine-Place at level 1, MEM:6622.1M, EPOCH TIME: 1746606182.631144
[05/07 01:23:02   3120s] *** Starting refinePlace (0:52:02 mem=6622.1M) ***
[05/07 01:23:02   3120s] Total net bbox length = 8.504e+05 (5.098e+05 3.406e+05) (ext = 9.910e+03)
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:23:02   3120s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:23:02   3120s] # spcSbClkGt: 61
[05/07 01:23:02   3120s] Info: 98 insts are soft-fixed.
[05/07 01:23:02   3120s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s] FGC Caching: map cells: 2 total: 2  non_cacheable: 0
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s]  === Spiral for Logical I: (movable: 36) ===
[05/07 01:23:02   3120s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:23:02   3120s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:23:02   3120s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:23:02   3120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:23:02   3120s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6622.1M, EPOCH TIME: 1746606182.737566
[05/07 01:23:02   3120s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6622.1M, EPOCH TIME: 1746606182.739112
[05/07 01:23:02   3120s] Set min layer with default ( 2 )
[05/07 01:23:02   3120s] Set max layer with default ( 127 )
[05/07 01:23:02   3120s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:02   3120s] Min route layer (adjusted) = 2
[05/07 01:23:02   3120s] Max route layer (adjusted) = 10
[05/07 01:23:02   3120s] Set min layer with default ( 2 )
[05/07 01:23:02   3120s] Set max layer with default ( 127 )
[05/07 01:23:02   3120s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:02   3120s] Min route layer (adjusted) = 2
[05/07 01:23:02   3120s] Max route layer (adjusted) = 10
[05/07 01:23:02   3120s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6622.1M, EPOCH TIME: 1746606182.752381
[05/07 01:23:02   3120s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:6622.1M, EPOCH TIME: 1746606182.753874
[05/07 01:23:02   3120s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6622.1M, EPOCH TIME: 1746606182.753999
[05/07 01:23:02   3120s] Starting refinePlace ...
[05/07 01:23:02   3120s] Set min layer with default ( 2 )
[05/07 01:23:02   3120s] Set max layer with default ( 127 )
[05/07 01:23:02   3120s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:02   3120s] Min route layer (adjusted) = 2
[05/07 01:23:02   3120s] Max route layer (adjusted) = 10
[05/07 01:23:02   3120s] One DDP V2 for no tweak run.
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s]  === Spiral for Logical I: (movable: 223) ===
[05/07 01:23:02   3120s] 
[05/07 01:23:02   3120s]  === Spiral for Logical I: (movable: 20) ===
[05/07 01:23:02   3120s] Set min layer with default ( 2 )
[05/07 01:23:02   3120s] Set max layer with default ( 127 )
[05/07 01:23:02   3120s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:02   3120s] Min route layer (adjusted) = 2
[05/07 01:23:02   3120s] Max route layer (adjusted) = 10
[05/07 01:23:02   3121s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:23:02   3121s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:23:02   3121s] DDP markSite nrRow 104 nrJob 104
[05/07 01:23:02   3121s] ** Cut row section cpu time 0:00:00.0.
[05/07 01:23:02   3121s]  ** Cut row section real time 0:00:00.0.
[05/07 01:23:02   3121s]  DDP initSite1 nrRow 355 nrJob 355
[05/07 01:23:03   3121s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:23:03   3121s] DDP markSite nrRow 355 nrJob 355
[05/07 01:23:03   3121s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:23:03   3121s]  ** Cut row section real time 0:00:00.0.
[05/07 01:23:03   3121s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 01:23:03   3123s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:01.0, mem=6602.6MB) @(0:52:02 - 0:52:04).
[05/07 01:23:03   3123s] Move report: preRPlace moves 1070 insts, mean move: 1.81 um, max move: 16.11 um 
[05/07 01:23:03   3123s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U15580): (79.19, 332.73) --> (73.11, 342.76)
[05/07 01:23:03   3123s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
[05/07 01:23:03   3123s] 	Violation at original loc: Overlapping with other instance
[05/07 01:23:03   3123s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:23:03   3123s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:23:03   3123s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:23:03   3123s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:23:03   3123s] 
[05/07 01:23:03   3123s]  === Spiral for Logical I: (movable: 2177) ===
[05/07 01:23:03   3123s] 
[05/07 01:23:03   3123s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:23:03   3124s] 
[05/07 01:23:03   3124s]  === Spiral for Logical I: (movable: 149) ===
[05/07 01:23:03   3124s] 
[05/07 01:23:03   3124s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:23:03   3124s] 
[05/07 01:23:03   3124s]  === Spiral for Logical I: (movable: 38047) ===
[05/07 01:23:03   3124s] 
[05/07 01:23:03   3124s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:23:06   3131s] 
[05/07 01:23:06   3131s]  Info: 0 filler has been deleted!
[05/07 01:23:06   3131s] Move report: legalization moves 3 insts, mean move: 2.23 um, max move: 3.34 um spiral
[05/07 01:23:06   3131s] 	Max move on inst (occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U1): (14.90, 346.10) --> (14.90, 349.45)
[05/07 01:23:06   3131s] [CPU] RefinePlace/Spiral (cpu=0:00:03.7, real=0:00:00.0)
[05/07 01:23:06   3131s] [CPU] RefinePlace/Commit (cpu=0:00:03.4, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:03.4, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:23:06   3131s] [CPU] RefinePlace/Legalization (cpu=0:00:07.5, real=0:00:03.0, mem=6602.6MB) @(0:52:05 - 0:52:12).
[05/07 01:23:06   3131s] Move report: Detail placement moves 1070 insts, mean move: 1.81 um, max move: 16.11 um 
[05/07 01:23:06   3131s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U15580): (79.19, 332.73) --> (73.11, 342.76)
[05/07 01:23:06   3131s] 	Runtime: CPU: 0:00:10.2 REAL: 0:00:04.0 MEM: 6602.6MB
[05/07 01:23:06   3131s] Statistics of distance of Instance movement in refine placement:
[05/07 01:23:06   3131s]   maximum (X+Y) =        16.11 um
[05/07 01:23:06   3131s]   inst (I_SDRAM_TOP/I_SDRAM_IF/U15580) with max move: (79.192, 332.728) -> (73.112, 342.76)
[05/07 01:23:06   3131s]   mean    (X+Y) =         1.81 um
[05/07 01:23:06   3131s] Summary Report:
[05/07 01:23:06   3131s] Instances move: 1070 (out of 40714 movable)
[05/07 01:23:06   3131s] Instances flipped: 0
[05/07 01:23:06   3131s] Mean displacement: 1.81 um
[05/07 01:23:06   3131s] Max displacement: 16.11 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U15580) (79.192, 332.728) -> (73.112, 342.76)
[05/07 01:23:06   3131s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
[05/07 01:23:06   3131s] 	Violation at original loc: Overlapping with other instance
[05/07 01:23:06   3131s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:23:06   3131s] Total instances moved : 1070
[05/07 01:23:06   3131s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:10.260, REAL:3.572, MEM:6602.6M, EPOCH TIME: 1746606186.325503
[05/07 01:23:06   3131s] Total net bbox length = 8.518e+05 (5.105e+05 3.413e+05) (ext = 9.876e+03)
[05/07 01:23:06   3131s] Runtime: CPU: 0:00:10.4 REAL: 0:00:04.0 MEM: 6602.6MB
[05/07 01:23:06   3131s] [CPU] RefinePlace/total (cpu=0:00:10.4, real=0:00:04.0, mem=6602.6MB) @(0:52:02 - 0:52:12).
[05/07 01:23:06   3131s] *** Finished refinePlace (0:52:12 mem=6602.6M) ***
[05/07 01:23:06   3131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.9
[05/07 01:23:06   3131s] OPERPROF: Finished Refine-Place at level 1, CPU:10.430, REAL:3.733, MEM:6602.6M, EPOCH TIME: 1746606186.363998
[05/07 01:23:06   3131s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6602.6M, EPOCH TIME: 1746606186.364113
[05/07 01:23:06   3131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42876).
[05/07 01:23:06   3131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3131s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.490, REAL:0.183, MEM:6622.6M, EPOCH TIME: 1746606186.546788
[05/07 01:23:06   3131s]     ClockRefiner summary
[05/07 01:23:06   3131s]     All clock instances: Moved 363, flipped 114 and cell swapped 0 (out of a total of 3743).
[05/07 01:23:06   3131s]     All Clock instances: Average move = 3.08um
[05/07 01:23:06   3131s]     The largest move was 16.1 um for I_SDRAM_TOP/I_SDRAM_IF/U15579.
[05/07 01:23:06   3131s]     Non-sink clock instances: Moved 105, flipped 14 and cell swapped 0 (out of a total of 267).
[05/07 01:23:06   3131s]     Non-sink clock instances: Average move = 6.9um
[05/07 01:23:06   3131s]     The largest move was 16.1 um for I_SDRAM_TOP/I_SDRAM_IF/U15579.
[05/07 01:23:06   3131s]     Clock sinks: Moved 258, flipped 100 and cell swapped 0 (out of a total of 3476).
[05/07 01:23:06   3131s]     Clock sinks: Average move = 1.53um
[05/07 01:23:06   3131s]     The largest move was 5.93 um for I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__24_.
[05/07 01:23:06   3131s]     Revert refine place priority changes on 0 instances.
[05/07 01:23:06   3131s] OPERPROF: Starting DPlace-Init at level 1, MEM:6622.6M, EPOCH TIME: 1746606186.561050
[05/07 01:23:06   3131s] Processing tracks to init pin-track alignment.
[05/07 01:23:06   3131s] z: 2, totalTracks: 1
[05/07 01:23:06   3131s] z: 4, totalTracks: 1
[05/07 01:23:06   3131s] z: 6, totalTracks: 1
[05/07 01:23:06   3131s] z: 8, totalTracks: 1
[05/07 01:23:06   3131s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:23:06   3131s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:23:06   3131s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6622.6M, EPOCH TIME: 1746606186.604724
[05/07 01:23:06   3131s] Info: 98 insts are soft-fixed.
[05/07 01:23:06   3131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3131s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:23:06   3131s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:23:06   3131s] 
[05/07 01:23:06   3131s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:23:06   3131s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:23:06   3131s] OPERPROF:     Starting CMU at level 3, MEM:6622.6M, EPOCH TIME: 1746606186.713975
[05/07 01:23:06   3131s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.009, MEM:6622.6M, EPOCH TIME: 1746606186.723202
[05/07 01:23:06   3131s] 
[05/07 01:23:06   3131s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:23:06   3131s] Info: 98 insts are soft-fixed.
[05/07 01:23:06   3131s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.130, MEM:6622.6M, EPOCH TIME: 1746606186.734922
[05/07 01:23:06   3131s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6622.6M, EPOCH TIME: 1746606186.735025
[05/07 01:23:06   3131s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6622.6M, EPOCH TIME: 1746606186.735496
[05/07 01:23:06   3131s] 
[05/07 01:23:06   3131s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=6622.6MB).
[05/07 01:23:06   3131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.214, MEM:6622.6M, EPOCH TIME: 1746606186.775399
[05/07 01:23:06   3131s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.0 real=0:00:04.5)
[05/07 01:23:06   3131s]     Disconnecting clock tree from netlist...
[05/07 01:23:06   3131s]     Disconnecting clock tree from netlist done.
[05/07 01:23:06   3132s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:23:06   3132s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6622.9M, EPOCH TIME: 1746606186.792224
[05/07 01:23:06   3132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2121).
[05/07 01:23:06   3132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3132s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.420, REAL:0.103, MEM:6622.6M, EPOCH TIME: 1746606186.895118
[05/07 01:23:06   3132s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
[05/07 01:23:06   3132s]     Leaving CCOpt scope - Initializing placement interface...
[05/07 01:23:06   3132s] OPERPROF: Starting DPlace-Init at level 1, MEM:6622.6M, EPOCH TIME: 1746606186.897895
[05/07 01:23:06   3132s] Processing tracks to init pin-track alignment.
[05/07 01:23:06   3132s] z: 2, totalTracks: 1
[05/07 01:23:06   3132s] z: 4, totalTracks: 1
[05/07 01:23:06   3132s] z: 6, totalTracks: 1
[05/07 01:23:06   3132s] z: 8, totalTracks: 1
[05/07 01:23:06   3132s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:23:06   3132s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:23:06   3132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6622.6M, EPOCH TIME: 1746606186.939256
[05/07 01:23:06   3132s] Info: 98 insts are soft-fixed.
[05/07 01:23:06   3132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:06   3132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:07   3132s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:23:07   3132s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:23:07   3132s] 
[05/07 01:23:07   3132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:23:07   3132s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:23:07   3132s] OPERPROF:     Starting CMU at level 3, MEM:6622.6M, EPOCH TIME: 1746606187.056778
[05/07 01:23:07   3132s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.008, MEM:6622.6M, EPOCH TIME: 1746606187.064399
[05/07 01:23:07   3132s] 
[05/07 01:23:07   3132s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:23:07   3132s] Info: 98 insts are soft-fixed.
[05/07 01:23:07   3132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.135, MEM:6622.6M, EPOCH TIME: 1746606187.074364
[05/07 01:23:07   3132s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6622.6M, EPOCH TIME: 1746606187.074469
[05/07 01:23:07   3132s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:6622.6M, EPOCH TIME: 1746606187.075014
[05/07 01:23:07   3132s] 
[05/07 01:23:07   3132s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=6622.6MB).
[05/07 01:23:07   3132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.213, MEM:6622.6M, EPOCH TIME: 1746606187.110936
[05/07 01:23:07   3132s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
[05/07 01:23:07   3132s]     Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:23:07   3132s] End AAE Lib Interpolated Model. (MEM=6622.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:23:07   3133s]     Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
[05/07 01:23:07   3133s]     
[05/07 01:23:07   3133s]     Clock tree legalization - Histogram:
[05/07 01:23:07   3133s]     ====================================
[05/07 01:23:07   3133s]     
[05/07 01:23:07   3133s]     ----------------------------------
[05/07 01:23:07   3133s]     Movement (um)      Number of cells
[05/07 01:23:07   3133s]     ----------------------------------
[05/07 01:23:07   3133s]     [0.152,1.748)            22
[05/07 01:23:07   3133s]     [1.748,3.344)            12
[05/07 01:23:07   3133s]     [3.344,4.94)             31
[05/07 01:23:07   3133s]     [4.94,6.536)             23
[05/07 01:23:07   3133s]     [6.536,8.132)            12
[05/07 01:23:07   3133s]     [8.132,9.728)             5
[05/07 01:23:07   3133s]     [9.728,11.324)            3
[05/07 01:23:07   3133s]     [11.324,12.92)            3
[05/07 01:23:07   3133s]     [12.92,14.516)            9
[05/07 01:23:07   3133s]     [14.516,16.112)          12
[05/07 01:23:07   3133s]     ----------------------------------
[05/07 01:23:07   3133s]     
[05/07 01:23:07   3133s]     
[05/07 01:23:07   3133s]     Clock tree legalization - Top 10 Movements:
[05/07 01:23:07   3133s]     ===========================================
[05/07 01:23:07   3133s]     
[05/07 01:23:07   3133s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]     Movement (um)    Desired             Achieved            Node
[05/07 01:23:07   3133s]                      location            location            
[05/07 01:23:07   3133s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]        16.112        (79.192,332.728)    (73.112,342.760)    cell I_SDRAM_TOP/I_SDRAM_IF/U15580 (a lib_cell AO22X2_HVT) at (73.112,342.760), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        16.112        (79.192,332.728)    (85.272,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15579 (a lib_cell AO22X2_HVT) at (85.272,322.696), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.808        (79.192,332.728)    (70.072,339.416)    cell I_SDRAM_TOP/I_SDRAM_IF/U15574 (a lib_cell AO22X2_HVT) at (70.072,339.416), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.808        (79.192,332.728)    (76.760,346.104)    cell I_SDRAM_TOP/I_SDRAM_IF/U15577 (a lib_cell AO22X2_HVT) at (76.760,346.104), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.808        (79.192,332.728)    (70.072,326.040)    cell I_SDRAM_TOP/I_SDRAM_IF/U15573 (a lib_cell AO22X2_HVT) at (70.072,326.040), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.808        (79.192,332.728)    (76.760,319.352)    cell I_SDRAM_TOP/I_SDRAM_IF/U15575 (a lib_cell AO22X2_HVT) at (76.760,319.352), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.504        (79.192,332.728)    (73.720,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15571 (a lib_cell AO22X2_HVT) at (73.720,322.696), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.2          (79.192,332.728)    (87.704,339.416)    cell I_SDRAM_TOP/I_SDRAM_IF/U15570 (a lib_cell AO22X2_HVT) at (87.704,339.416), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        15.2          (79.192,332.728)    (87.704,326.040)    cell I_SDRAM_TOP/I_SDRAM_IF/U15569 (a lib_cell AO22X2_HVT) at (87.704,326.040), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]        14.896        (79.192,332.728)    (94.088,332.728)    cell I_SDRAM_TOP/I_SDRAM_IF/U15568 (a lib_cell AO22X2_HVT) at (94.088,332.728), in power domain PD_ORCA_TOP
[05/07 01:23:07   3133s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]     
[05/07 01:23:07   3133s]     Legalizing clock trees done. (took cpu=0:00:14.2 real=0:00:05.7)
[05/07 01:23:07   3133s]     Clock DAG hash after 'Clustering': 6692454421105652724 5222649428051712333
[05/07 01:23:07   3133s]     CTS services accumulated run-time stats after 'Clustering':
[05/07 01:23:07   3133s]       delay calculator: calls=38002, total_wall_time=1.971s, mean_wall_time=0.052ms
[05/07 01:23:07   3133s]       legalizer: calls=349741, total_wall_time=0.708s, mean_wall_time=0.002ms
[05/07 01:23:07   3133s]       steiner router: calls=20923, total_wall_time=1.480s, mean_wall_time=0.071ms
[05/07 01:23:07   3133s]     Clock DAG stats after 'Clustering':
[05/07 01:23:07   3133s]       cell counts      : b=170, i=8, icg=32, dcg=0, l=40, total=250
[05/07 01:23:07   3133s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:07   3133s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:07   3133s]       cell areas       : b=811.482um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=120.210um^2, total=1210.234um^2
[05/07 01:23:07   3133s]       cell capacitance : b=286.546fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=38.239fF, total=413.475fF
[05/07 01:23:07   3133s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:07   3133s]       wire capacitance : top=191.346fF, trunk=742.267fF, leaf=1828.506fF, total=2762.119fF
[05/07 01:23:07   3133s]       wire lengths     : top=2118.891um, trunk=8441.921um, leaf=18805.613um, total=29366.425um
[05/07 01:23:07   3133s]       hp wire lengths  : top=1740.096um, trunk=5594.056um, leaf=12254.796um, total=19588.948um
[05/07 01:23:07   3133s]     Clock DAG net violations after 'Clustering':
[05/07 01:23:07   3133s]       Remaining Transition : {count=19, worst=[0.112ns, 0.112ns, 0.104ns, 0.104ns, 0.103ns, 0.103ns, 0.100ns, 0.100ns, 0.100ns, 0.093ns, ...]} avg=0.081ns sd=0.037ns sum=1.541ns
[05/07 01:23:07   3133s]       Capacitance          : {count=1, worst=[0.473fF]} avg=0.473fF sd=0.000fF sum=0.473fF
[05/07 01:23:07   3133s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/07 01:23:07   3133s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:07   3133s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:07   3133s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:07   3133s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:07   3133s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:07   3133s]       Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:07   3133s]       Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:07   3133s]       Trunk : target=0.241ns count=1 avg=0.165ns sd=0.000ns min=0.165ns max=0.165ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:07   3133s]       Trunk : target=0.243ns count=64 avg=0.114ns sd=0.134ns min=0.000ns max=0.355ns {48 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns} {0 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 16 <= 0.364ns, 0 > 0.364ns}
[05/07 01:23:07   3133s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:07   3133s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:07   3133s]       Leaf  : target=0.175ns count=3 avg=0.040ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:07   3133s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:07   3133s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:07   3133s]       Leaf  : target=0.243ns count=171 avg=0.104ns sd=0.049ns min=0.029ns max=0.247ns {152 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 13 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:23:07   3133s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/07 01:23:07   3133s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 
[05/07 01:23:07   3133s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:07   3133s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:07   3133s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
[05/07 01:23:07   3133s]     Primary reporting skew groups after 'Clustering':
[05/07 01:23:07   3133s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.268, max=1.531, avg=1.419, sd=0.113, skn=-3.602, kur=29.442], skew [1.263 vs 0.085*], 53.6% {1.461, 1.531} (wid=0.108 ws=0.081) (gid=1.463 gs=1.225)
[05/07 01:23:07   3133s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:07   3133s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/CLK
[05/07 01:23:07   3133s]     Skew group summary after 'Clustering':
[05/07 01:23:07   3133s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.097, max=0.730, avg=0.691, sd=0.087, skn=-6.448, kur=41.745], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.590)
[05/07 01:23:07   3133s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.268, max=1.531, avg=1.419, sd=0.113, skn=-3.602, kur=29.442], skew [1.263 vs 0.085*], 53.6% {1.461, 1.531} (wid=0.108 ws=0.081) (gid=1.463 gs=1.225)
[05/07 01:23:07   3133s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.991, avg=0.870, sd=0.160, skn=-4.145, kur=16.933], skew [0.882 vs 0.085*], 83.6% {0.888, 0.973} (wid=0.015 ws=0.015) (gid=0.990 gs=0.882)
[05/07 01:23:07   3133s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.991, avg=0.485, sd=0.329, skn=-0.127, kur=-1.630], skew [0.882 vs 0.085*], 40% {0.109, 0.194} (wid=0.002 ws=0.001) (gid=0.990 gs=0.882)
[05/07 01:23:07   3133s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.349, max=1.293, avg=1.146, sd=0.143, skn=-1.488, kur=1.668], skew [0.944 vs 0.085*], 53.7% {1.213, 1.293} (wid=0.058 ws=0.057) (gid=1.247 gs=0.899)
[05/07 01:23:07   3133s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.349, max=1.293, avg=1.156, sd=0.141, skn=-1.757, kur=2.594], skew [0.944 vs 0.085*], 56.9% {1.213, 1.293} (wid=0.058 ws=0.056) (gid=1.247 gs=0.899)
[05/07 01:23:07   3133s]     Legalizer API calls during this step: 3587 succeeded with high effort: 3587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:07   3133s]   Clustering done. (took cpu=0:00:20.4 real=0:00:09.1)
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Post-Clustering Statistics Report
[05/07 01:23:07   3133s]   =================================
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Fanout Statistics:
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   --------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/07 01:23:07   3133s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/07 01:23:07   3133s]   --------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   Top            7      3.143      1          4        1.464      {2 <= 1, 5 <= 4}
[05/07 01:23:07   3133s]   Trunk         92      3.109      1         30        5.540      {83 <= 6, 5 <= 18, 3 <= 24, 1 <= 30}
[05/07 01:23:07   3133s]   Leaf         191     18.503      0         30       12.478      {11 <= 0, 44 <= 7, 14 <= 14, 14 <= 21, 26 <= 28, 82 <= 35}
[05/07 01:23:07   3133s]   --------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Clustering Failure Statistics:
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   ----------------------------------------------
[05/07 01:23:07   3133s]   Net Type    Clusters    Clusters    Transition
[05/07 01:23:07   3133s]               Tried       Failed      Failures
[05/07 01:23:07   3133s]   ----------------------------------------------
[05/07 01:23:07   3133s]   Trunk          26          0            0
[05/07 01:23:07   3133s]   Leaf          161          3            3
[05/07 01:23:07   3133s]   ----------------------------------------------
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Clustering Partition Statistics:
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   ------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[05/07 01:23:07   3133s]               Fraction    Fraction    Count        Size      Size    Size    Size
[05/07 01:23:07   3133s]   ------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   Trunk        0.520       0.480         25         5.240     1       24        7.384
[05/07 01:23:07   3133s]   Leaf         0.510       0.490         49        69.163     1      714      173.809
[05/07 01:23:07   3133s]   ------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Longest 5 runtime clustering solutions:
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree                     Driver
[05/07 01:23:07   3133s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]     7.163         1         0                  0          flexible_htree_flex_HTREE_4    CTS_ccl_a_buf_00025 {Ccopt::ClockTree::ClockDriver at 0x7fa3691b0428, uid:A17e39, a ccl_a NBUFFX8_LVT at nil in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:23:07   3133s]     7.083         1         0                  0          flexible_htree_flex_HTREE_4    CTS_ccl_a_buf_00067 {Ccopt::ClockTree::ClockDriver at 0x7fa3691b0818, uid:A17e55, a ccl_a NBUFFX8_LVT at nil in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:23:07   3133s]     6.937         1         0                  0          flexible_htree_flex_HTREE_4    CTS_ccl_a_buf_00034 {Ccopt::ClockTree::ClockDriver at 0x7fa3691b1160, uid:A17e3f, a ccl_a NBUFFX8_LVT at nil in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:23:07   3133s]     6.772         1         0                  0          flexible_htree_flex_HTREE_4    CTS_ccl_a_buf_00031 {Ccopt::ClockTree::ClockDriver at 0x7fa3691b0788, uid:A17e3d, a ccl_a NBUFFX8_LVT at nil in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:23:07   3133s]     6.216         1         0                  0          flexible_htree_flex_HTREE_4    CTS_ccl_a_buf_00028 {Ccopt::ClockTree::ClockDriver at 0x7fa3691b0f68, uid:A17e3b, a ccl_a NBUFFX8_LVT at nil in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:23:07   3133s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Longest 10 runtime per clock tree:
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   -----------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   Wall Time    Mean       Min        Max        Std. Dev    Count    Clock Tree
[05/07 01:23:07   3133s]   -----------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]    202.329     202.329    202.329    202.329     0.000         1     flexible_htree_flex_HTREE_6
[05/07 01:23:07   3133s]     76.816      76.816     76.816     76.816     0.000         1     flexible_htree_flex_HTREE_2
[05/07 01:23:07   3133s]     74.985      74.985     74.985     74.985     0.000         1     flexible_htree_flex_HTREE_8
[05/07 01:23:07   3133s]     70.697      70.697     70.697     70.697     0.000         1     flexible_htree_flex_HTREE_14
[05/07 01:23:07   3133s]     69.550      69.550     69.550     69.550     0.000         1     flexible_htree_flex_HTREE_10
[05/07 01:23:07   3133s]     65.762      65.762     65.762     65.762     0.000         1     flexible_htree_flex_HTREE_7
[05/07 01:23:07   3133s]     58.393      58.393     58.393     58.393     0.000         1     flexible_htree_flex_HTREE_15
[05/07 01:23:07   3133s]     56.036      56.036     56.036     56.036     0.000         1     flexible_htree_flex_HTREE_12
[05/07 01:23:07   3133s]     55.139      55.139     55.139     55.139     0.000         1     flexible_htree_flex_HTREE_3
[05/07 01:23:07   3133s]     53.168      53.168     53.168     53.168     0.000         1     flexible_htree_flex_HTREE_0
[05/07 01:23:07   3133s]   -----------------------------------------------------------------------------------------------
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Bottom-up runtime statistics:
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   ---------------------------------------------------------
[05/07 01:23:07   3133s]   Mean          Min      Max            Std. Dev      Count
[05/07 01:23:07   3133s]   ---------------------------------------------------------
[05/07 01:23:07   3133s]   616775.827    6.216    1813720.993    532074.505     180
[05/07 01:23:07   3133s]   ---------------------------------------------------------
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   
[05/07 01:23:07   3133s]   Looking for fanout violations...
[05/07 01:23:07   3133s]   Looking for fanout violations done.
[05/07 01:23:07   3133s]   CongRepair After Initial Clustering...
[05/07 01:23:07   3134s]   Reset timing graph...
[05/07 01:23:07   3134s] Ignoring AAE DB Resetting ...
[05/07 01:23:07   3134s]   Reset timing graph done.
[05/07 01:23:07   3134s]   Leaving CCOpt scope - Early Global Route...
[05/07 01:23:07   3134s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:7019.2M, EPOCH TIME: 1746606187.677124
[05/07 01:23:07   3134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5589).
[05/07 01:23:07   3134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:07   3134s] Cell ORCA_TOP LLGs are deleted
[05/07 01:23:07   3134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:07   3134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:07   3134s] # Resetting pin-track-align track data.
[05/07 01:23:07   3134s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.390, REAL:0.109, MEM:6630.5M, EPOCH TIME: 1746606187.785729
[05/07 01:23:08   3134s]   Clock implementation routing...
[05/07 01:23:08   3135s] Net route status summary:
[05/07 01:23:08   3135s]   Clock:       271 (unrouted=264, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:23:08   3135s]   Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:23:08   3135s]     Routing using eGR only...
[05/07 01:23:08   3135s]       Early Global Route - eGR only step...
[05/07 01:23:08   3135s] (ccopt eGR): There are 264 nets to be routed. 0 nets have skip routing designation.
[05/07 01:23:08   3135s] (ccopt eGR): There are 264 nets for routing of which 253 have one or more fixed wires.
[05/07 01:23:08   3135s] (ccopt eGR): Start to route 264 all nets
[05/07 01:23:08   3135s] Running pre-eGR process
[05/07 01:23:08   3135s] [PSP]    Started Early Global Route ( Curr Mem: 6.25 MB )
[05/07 01:23:08   3135s] (I)      Initializing eGR engine (clean)
[05/07 01:23:08   3135s] Set min layer with default ( 2 )
[05/07 01:23:08   3135s] Set max layer with default ( 127 )
[05/07 01:23:08   3135s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:08   3135s] Min route layer (adjusted) = 2
[05/07 01:23:08   3135s] Max route layer (adjusted) = 10
[05/07 01:23:08   3135s] (I)      clean place blk overflow:
[05/07 01:23:08   3135s] (I)      H : enabled 1.00 0
[05/07 01:23:08   3135s] (I)      V : enabled 1.00 0
[05/07 01:23:08   3135s] (I)      Initializing eGR engine (clean)
[05/07 01:23:08   3135s] Set min layer with default ( 2 )
[05/07 01:23:08   3135s] Set max layer with default ( 127 )
[05/07 01:23:08   3135s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:08   3135s] Min route layer (adjusted) = 2
[05/07 01:23:08   3135s] Max route layer (adjusted) = 10
[05/07 01:23:08   3135s] (I)      clean place blk overflow:
[05/07 01:23:08   3135s] (I)      H : enabled 1.00 0
[05/07 01:23:08   3135s] (I)      V : enabled 1.00 0
[05/07 01:23:08   3135s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6.25 MB )
[05/07 01:23:08   3135s] (I)      Running eGR Cong Clean flow
[05/07 01:23:08   3135s] (I)      # wire layers (front) : 11
[05/07 01:23:08   3135s] (I)      # wire layers (back)  : 0
[05/07 01:23:08   3135s] (I)      min wire layer : 1
[05/07 01:23:08   3135s] (I)      max wire layer : 10
[05/07 01:23:08   3135s] (I)      # cut layers (front) : 10
[05/07 01:23:08   3135s] (I)      # cut layers (back)  : 0
[05/07 01:23:08   3135s] (I)      min cut layer : 1
[05/07 01:23:08   3135s] (I)      max cut layer : 9
[05/07 01:23:08   3135s] (I)      =================================== Layers ===================================
[05/07 01:23:08   3135s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:08   3135s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:23:08   3135s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:08   3135s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:23:08   3135s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:23:08   3135s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:23:08   3135s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:23:08   3135s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:23:08   3135s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:23:08   3135s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:23:08   3135s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:23:08   3135s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:23:08   3135s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:23:08   3135s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:23:08   3135s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:08   3135s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:23:08   3135s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:23:08   3135s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:08   3135s] (I)      Started Import and model ( Curr Mem: 6.25 MB )
[05/07 01:23:08   3135s] (I)      == Non-default Options ==
[05/07 01:23:08   3135s] (I)      Clean congestion better                            : true
[05/07 01:23:08   3135s] (I)      Estimate vias on DPT layer                         : true
[05/07 01:23:08   3135s] (I)      Rerouting rounds                                   : 10
[05/07 01:23:08   3135s] (I)      Clean congestion layer assignment rounds           : 3
[05/07 01:23:08   3135s] (I)      Layer constraints as soft constraints              : true
[05/07 01:23:08   3135s] (I)      Soft top layer                                     : true
[05/07 01:23:08   3135s] (I)      Skip prospective layer relax nets                  : true
[05/07 01:23:08   3135s] (I)      Better NDR handling                                : true
[05/07 01:23:08   3135s] (I)      Improved NDR modeling in LA                        : true
[05/07 01:23:08   3135s] (I)      Routing cost fix for NDR handling                  : true
[05/07 01:23:08   3135s] (I)      Block tracks for preroutes                         : true
[05/07 01:23:08   3135s] (I)      Assign IRoute by net group key                     : true
[05/07 01:23:08   3135s] (I)      Block unroutable channels                          : true
[05/07 01:23:08   3135s] (I)      Block unroutable channels 3D                       : true
[05/07 01:23:08   3135s] (I)      Bound layer relaxed segment wl                     : true
[05/07 01:23:08   3135s] (I)      Blocked pin reach length threshold                 : 2
[05/07 01:23:08   3135s] (I)      Check blockage within NDR space in TA              : true
[05/07 01:23:08   3135s] (I)      Skip must join for term with via pillar            : true
[05/07 01:23:08   3135s] (I)      Model find APA for IO pin                          : true
[05/07 01:23:08   3135s] (I)      On pin location for off pin term                   : true
[05/07 01:23:08   3135s] (I)      Handle EOL spacing                                 : true
[05/07 01:23:08   3135s] (I)      Merge PG vias by gap                               : true
[05/07 01:23:08   3135s] (I)      Maximum routing layer                              : 10
[05/07 01:23:08   3135s] (I)      Top routing layer                                  : 10
[05/07 01:23:08   3135s] (I)      Ignore routing layer                               : true
[05/07 01:23:08   3135s] (I)      Route selected nets only                           : true
[05/07 01:23:08   3135s] (I)      Refine MST                                         : true
[05/07 01:23:08   3135s] (I)      Honor PRL                                          : true
[05/07 01:23:08   3135s] (I)      Strong congestion aware                            : true
[05/07 01:23:08   3135s] (I)      Improved initial location for IRoutes              : true
[05/07 01:23:08   3135s] (I)      Multi panel TA                                     : true
[05/07 01:23:08   3135s] (I)      Penalize wire overlap                              : true
[05/07 01:23:08   3135s] (I)      Expand small instance blockage                     : true
[05/07 01:23:08   3135s] (I)      Reduce via in TA                                   : true
[05/07 01:23:08   3135s] (I)      SS-aware routing                                   : true
[05/07 01:23:08   3135s] (I)      Improve tree edge sharing                          : true
[05/07 01:23:08   3135s] (I)      Improve 2D via estimation                          : true
[05/07 01:23:08   3135s] (I)      Refine Steiner tree                                : true
[05/07 01:23:08   3135s] (I)      Build spine tree                                   : true
[05/07 01:23:08   3135s] (I)      Model pass through capacity                        : true
[05/07 01:23:08   3135s] (I)      Extend blockages by a half GCell                   : true
[05/07 01:23:08   3135s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/07 01:23:08   3135s] (I)      Consider pin shapes                                : true
[05/07 01:23:08   3135s] (I)      Consider pin shapes for all nodes                  : true
[05/07 01:23:08   3135s] (I)      Consider NR APA                                    : true
[05/07 01:23:08   3135s] (I)      Consider IO pin shape                              : true
[05/07 01:23:08   3135s] (I)      Fix pin connection bug                             : true
[05/07 01:23:08   3135s] (I)      Consider layer RC for local wires                  : true
[05/07 01:23:08   3135s] (I)      Honor layer constraint                             : true
[05/07 01:23:08   3135s] (I)      Route to clock mesh pin                            : true
[05/07 01:23:08   3135s] (I)      LA-aware pin escape length                         : 2
[05/07 01:23:08   3135s] (I)      Connect multiple ports                             : true
[05/07 01:23:08   3135s] (I)      Split for must join                                : true
[05/07 01:23:08   3135s] (I)      Number of threads                                  : 8
[05/07 01:23:08   3135s] (I)      Routing effort level                               : 10000
[05/07 01:23:08   3135s] (I)      Prefer layer length threshold                      : 8
[05/07 01:23:08   3135s] (I)      Overflow penalty cost                              : 10
[05/07 01:23:08   3135s] (I)      A-star cost                                        : 0.300000
[05/07 01:23:08   3135s] (I)      Misalignment cost                                  : 10.000000
[05/07 01:23:08   3135s] (I)      Threshold for short IRoute                         : 6
[05/07 01:23:08   3135s] (I)      Via cost during post routing                       : 1.000000
[05/07 01:23:08   3135s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/07 01:23:08   3135s] (I)      Source-to-sink ratio                               : 0.300000
[05/07 01:23:08   3135s] (I)      Scenic ratio bound                                 : 3.000000
[05/07 01:23:08   3135s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/07 01:23:08   3135s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/07 01:23:08   3135s] (I)      Layer demotion scenic scale                        : 1.000000
[05/07 01:23:08   3135s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/07 01:23:08   3135s] (I)      PG-aware similar topology routing                  : true
[05/07 01:23:08   3135s] (I)      Maze routing via cost fix                          : true
[05/07 01:23:08   3135s] (I)      Apply PRL on PG terms                              : true
[05/07 01:23:08   3135s] (I)      Apply PRL on obs objects                           : true
[05/07 01:23:08   3135s] (I)      Handle range-type spacing rules                    : true
[05/07 01:23:08   3135s] (I)      PG gap threshold multiplier                        : 10.000000
[05/07 01:23:08   3135s] (I)      Parallel spacing query fix                         : true
[05/07 01:23:08   3135s] (I)      Force source to root IR                            : true
[05/07 01:23:08   3135s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/07 01:23:08   3135s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/07 01:23:08   3135s] (I)      Route tie net to shape                             : auto
[05/07 01:23:08   3135s] (I)      Do not relax to DPT layer                          : true
[05/07 01:23:08   3135s] (I)      No DPT in post routing                             : true
[05/07 01:23:08   3135s] (I)      Modeling PG via merging fix                        : true
[05/07 01:23:08   3135s] (I)      Shield aware TA                                    : true
[05/07 01:23:08   3135s] (I)      Strong shield aware TA                             : true
[05/07 01:23:08   3135s] (I)      Overflow calculation fix in LA                     : true
[05/07 01:23:08   3135s] (I)      Post routing fix                                   : true
[05/07 01:23:08   3135s] (I)      Strong post routing                                : true
[05/07 01:23:08   3135s] (I)      Violation on path threshold                        : 1
[05/07 01:23:08   3135s] (I)      Pass through capacity modeling                     : true
[05/07 01:23:08   3135s] (I)      Read layer and via RC                              : true
[05/07 01:23:08   3135s] (I)      Select the non-relaxed segments in post routing stage : true
[05/07 01:23:08   3135s] (I)      Select term pin box for io pin                     : true
[05/07 01:23:08   3135s] (I)      Penalize NDR sharing                               : true
[05/07 01:23:08   3135s] (I)      Enable special modeling                            : false
[05/07 01:23:08   3135s] (I)      Keep fixed segments                                : true
[05/07 01:23:08   3135s] (I)      Reorder net groups by key                          : true
[05/07 01:23:08   3135s] (I)      Increase net scenic ratio                          : true
[05/07 01:23:08   3135s] (I)      Method to set GCell size                           : row
[05/07 01:23:08   3135s] (I)      Connect multiple ports and must join fix           : true
[05/07 01:23:08   3135s] (I)      Avoid high resistance layers                       : true
[05/07 01:23:08   3135s] (I)      Segment length threshold                           : 1
[05/07 01:23:08   3135s] (I)      Model find APA for IO pin fix                      : true
[05/07 01:23:08   3135s] (I)      Avoid connecting non-metal layers                  : true
[05/07 01:23:08   3135s] (I)      Use track pitch for NDR                            : true
[05/07 01:23:08   3135s] (I)      Decide max and min layer to relax with layer difference : true
[05/07 01:23:08   3135s] (I)      Handle non-default track width                     : false
[05/07 01:23:08   3135s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:23:08   3135s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:23:08   3135s] (I)      ============== Pin Summary ==============
[05/07 01:23:08   3135s] (I)      +-------+--------+---------+------------+
[05/07 01:23:08   3135s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:23:08   3135s] (I)      +-------+--------+---------+------------+
[05/07 01:23:08   3135s] (I)      |     1 | 161754 |  100.00 |        Pin |
[05/07 01:23:08   3135s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:23:08   3135s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:23:08   3135s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:23:08   3135s] (I)      +-------+--------+---------+------------+
[05/07 01:23:08   3135s] (I)      Use row-based GCell size
[05/07 01:23:08   3135s] (I)      Use row-based GCell align
[05/07 01:23:08   3135s] (I)      layer 0 area = 10000
[05/07 01:23:08   3135s] (I)      layer 1 area = 16000
[05/07 01:23:08   3135s] (I)      layer 2 area = 16000
[05/07 01:23:08   3135s] (I)      layer 3 area = 16000
[05/07 01:23:08   3135s] (I)      layer 4 area = 16000
[05/07 01:23:08   3135s] (I)      layer 5 area = 16000
[05/07 01:23:08   3135s] (I)      layer 6 area = 16000
[05/07 01:23:08   3135s] (I)      layer 7 area = 16000
[05/07 01:23:08   3135s] (I)      layer 8 area = 55000
[05/07 01:23:08   3135s] (I)      layer 9 area = 4000000
[05/07 01:23:08   3135s] (I)      GCell unit size   : 1672
[05/07 01:23:08   3135s] (I)      GCell multiplier  : 1
[05/07 01:23:08   3135s] (I)      GCell row height  : 1672
[05/07 01:23:08   3135s] (I)      Actual row height : 1672
[05/07 01:23:08   3135s] (I)      GCell align ref   : 10032 10032
[05/07 01:23:08   3135s] [NR-eGR] Track table information for default rule: 
[05/07 01:23:08   3135s] [NR-eGR] M1 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M2 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M3 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M4 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M5 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M6 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M7 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M8 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] M9 has single uniform track structure
[05/07 01:23:08   3135s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:23:08   3135s] (I)      ============== Default via ===============
[05/07 01:23:08   3135s] (I)      +---+------------------+-----------------+
[05/07 01:23:08   3135s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:23:08   3135s] (I)      +---+------------------+-----------------+
[05/07 01:23:08   3135s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:23:08   3135s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:23:08   3135s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:23:08   3135s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:23:08   3135s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:23:08   3135s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:23:08   3135s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:23:08   3135s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:23:08   3135s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:23:08   3135s] (I)      +---+------------------+-----------------+
[05/07 01:23:08   3135s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:23:08   3135s] [NR-eGR] Read 5206 PG shapes
[05/07 01:23:08   3135s] [NR-eGR] Read 0 clock shapes
[05/07 01:23:08   3135s] [NR-eGR] Read 0 other shapes
[05/07 01:23:08   3135s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:23:08   3135s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:23:08   3135s] [NR-eGR] #PG Blockages       : 5206
[05/07 01:23:08   3135s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:23:08   3135s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:23:08   3135s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:23:08   3135s] [NR-eGR] #Other Blockages    : 0
[05/07 01:23:08   3135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:23:08   3135s] (I)      Custom ignore net properties:
[05/07 01:23:08   3135s] (I)      1 : NotLegal
[05/07 01:23:08   3135s] (I)      2 : NotSelected
[05/07 01:23:08   3135s] (I)      Default ignore net properties:
[05/07 01:23:08   3135s] (I)      1 : Special
[05/07 01:23:08   3135s] (I)      2 : Analog
[05/07 01:23:08   3135s] (I)      3 : Fixed
[05/07 01:23:08   3135s] (I)      4 : Skipped
[05/07 01:23:08   3135s] (I)      5 : MixedSignal
[05/07 01:23:08   3135s] (I)      Prerouted net properties:
[05/07 01:23:08   3135s] (I)      1 : NotLegal
[05/07 01:23:08   3135s] (I)      2 : Special
[05/07 01:23:08   3135s] (I)      3 : Analog
[05/07 01:23:08   3135s] (I)      4 : Fixed
[05/07 01:23:08   3135s] (I)      5 : Skipped
[05/07 01:23:08   3135s] (I)      6 : MixedSignal
[05/07 01:23:08   3135s] [NR-eGR] Early global route reroute 253 out of 43304 routable nets
[05/07 01:23:08   3135s] [NR-eGR] #prerouted nets         : 7
[05/07 01:23:08   3135s] [NR-eGR] #prerouted special nets : 0
[05/07 01:23:08   3135s] [NR-eGR] #prerouted wires        : 284
[05/07 01:23:08   3135s] [NR-eGR] Read 43311 nets ( ignored 43058 )
[05/07 01:23:08   3135s] (I)        Front-side 43311 ( ignored 43058 )
[05/07 01:23:08   3135s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:23:08   3135s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:23:08   3135s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/07 01:23:08   3135s] [NR-eGR] #via pillars        : 0
[05/07 01:23:08   3135s] [NR-eGR] #must join all port : 0
[05/07 01:23:08   3135s] [NR-eGR] #multiple ports     : 0
[05/07 01:23:08   3135s] [NR-eGR] #has must join      : 0
[05/07 01:23:08   3135s] (I)      Reading macro buffers
[05/07 01:23:08   3135s] (I)      Number of macros with buffers: 0
[05/07 01:23:08   3135s] (I)      ======= RC Report: Rule 0 ========
[05/07 01:23:08   3135s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:23:08   3135s] (I)      ----------------------------------
[05/07 01:23:08   3135s] (I)          M2         1.786        0.164 
[05/07 01:23:08   3135s] (I)          M3         1.786        0.109 
[05/07 01:23:08   3135s] (I)          M4         1.786        0.109 
[05/07 01:23:08   3135s] (I)          M5         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M6         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M7         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M8         1.786        0.091 
[05/07 01:23:08   3135s] (I)          M9         1.750        0.107 
[05/07 01:23:08   3135s] (I)        MRDL         0.175        0.122 
[05/07 01:23:08   3135s] (I)      ======= RC Report: Rule 1 ========
[05/07 01:23:08   3135s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:23:08   3135s] (I)      ----------------------------------
[05/07 01:23:08   3135s] (I)          M2         1.786        0.131 
[05/07 01:23:08   3135s] (I)          M3         1.786        0.104 
[05/07 01:23:08   3135s] (I)          M4         1.786        0.104 
[05/07 01:23:08   3135s] (I)          M5         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M6         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M7         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M8         1.786        0.091 
[05/07 01:23:08   3135s] (I)          M9         1.750        0.107 
[05/07 01:23:08   3135s] (I)        MRDL         0.175        0.115 
[05/07 01:23:08   3135s] (I)      ====== RC Report: CTS_RULE =======
[05/07 01:23:08   3135s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:23:08   3135s] (I)      ----------------------------------
[05/07 01:23:08   3135s] (I)          M2         1.786        0.131 
[05/07 01:23:08   3135s] (I)          M3         0.893        0.151 
[05/07 01:23:08   3135s] (I)          M4         0.893        0.151 
[05/07 01:23:08   3135s] (I)          M5         0.893        0.123 
[05/07 01:23:08   3135s] (I)          M6         0.893        0.123 
[05/07 01:23:08   3135s] (I)          M7         0.893        0.110 
[05/07 01:23:08   3135s] (I)          M8         0.893        0.112 
[05/07 01:23:08   3135s] (I)          M9         1.750        0.115 
[05/07 01:23:08   3135s] (I)        MRDL         0.175        0.125 
[05/07 01:23:08   3135s] (I)      ======= RC Report: Rule 3 ========
[05/07 01:23:08   3135s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:23:08   3135s] (I)      ----------------------------------
[05/07 01:23:08   3135s] (I)          M2         1.786        0.188 
[05/07 01:23:08   3135s] (I)          M3         1.786        0.131 
[05/07 01:23:08   3135s] (I)          M4         1.786        0.131 
[05/07 01:23:08   3135s] (I)          M5         1.786        0.108 
[05/07 01:23:08   3135s] (I)          M6         1.786        0.108 
[05/07 01:23:08   3135s] (I)          M7         1.786        0.089 
[05/07 01:23:08   3135s] (I)          M8         1.786        0.091 
[05/07 01:23:08   3135s] (I)          M9         1.750        0.115 
[05/07 01:23:08   3135s] (I)        MRDL         0.175        0.125 
[05/07 01:23:08   3135s] (I)      early_global_route_priority property id does not exist.
[05/07 01:23:09   3135s] (I)      Read Num Blocks=92600  Num Prerouted Wires=284  Num CS=0
[05/07 01:23:09   3135s] (I)      Layer 1 (V) : #blockages 24925 : #preroutes 59
[05/07 01:23:09   3135s] (I)      Layer 2 (H) : #blockages 17044 : #preroutes 32
[05/07 01:23:09   3135s] (I)      Layer 3 (V) : #blockages 16897 : #preroutes 33
[05/07 01:23:09   3135s] (I)      Layer 4 (H) : #blockages 15918 : #preroutes 30
[05/07 01:23:09   3135s] (I)      Layer 5 (V) : #blockages 8434 : #preroutes 40
[05/07 01:23:09   3135s] (I)      Layer 6 (H) : #blockages 8546 : #preroutes 67
[05/07 01:23:09   3135s] (I)      Layer 7 (V) : #blockages 836 : #preroutes 23
[05/07 01:23:09   3135s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:23:09   3135s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:23:09   3135s] (I)      Moved 49 terms for better access 
[05/07 01:23:09   3135s] (I)      Number of ignored nets                =  43058
[05/07 01:23:09   3135s] (I)      Number of connected nets              =      0
[05/07 01:23:09   3135s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[05/07 01:23:09   3135s] (I)      Number of clock nets                  =    260.  Ignored: No
[05/07 01:23:09   3135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:23:09   3135s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:23:09   3135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:23:09   3135s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:23:09   3135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:23:09   3135s] [NR-eGR] There are 253 clock nets ( 253 with NDR ).
[05/07 01:23:09   3135s] (I)      Ndr track 0 does not exist
[05/07 01:23:09   3135s] (I)      Ndr track 0 does not exist
[05/07 01:23:09   3135s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:23:09   3135s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:23:09   3135s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:23:09   3135s] (I)      Site width          :   152  (dbu)
[05/07 01:23:09   3135s] (I)      Row height          :  1672  (dbu)
[05/07 01:23:09   3135s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:23:09   3135s] (I)      GCell width         :  1672  (dbu)
[05/07 01:23:09   3135s] (I)      GCell height        :  1672  (dbu)
[05/07 01:23:09   3135s] (I)      Grid                :   588   356    10
[05/07 01:23:09   3135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:23:09   3135s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:23:09   3135s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:23:09   3135s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:23:09   3135s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:23:09   3135s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:23:09   3135s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:23:09   3135s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:23:09   3135s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:23:09   3135s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:23:09   3135s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:23:09   3135s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:23:09   3135s] (I)      --------------------------------------------------------
[05/07 01:23:09   3135s] 
[05/07 01:23:09   3135s] [NR-eGR] ============ Routing rule table ============
[05/07 01:23:09   3135s] [NR-eGR] Rule id: 0  Nets: 73
[05/07 01:23:09   3135s] [NR-eGR] Rule id: 1  Nets: 180
[05/07 01:23:09   3135s] [NR-eGR] ========================================
[05/07 01:23:09   3135s] [NR-eGR] 
[05/07 01:23:09   3135s] (I)      ======== NDR :  =========
[05/07 01:23:09   3135s] (I)      +--------------+--------+
[05/07 01:23:09   3135s] (I)      |           ID |      0 |
[05/07 01:23:09   3135s] (I)      |         Name |        |
[05/07 01:23:09   3135s] (I)      |      Default |     no |
[05/07 01:23:09   3135s] (I)      |  Clk Special |     no |
[05/07 01:23:09   3135s] (I)      | Hard spacing |     no |
[05/07 01:23:09   3135s] (I)      |    NDR track | (none) |
[05/07 01:23:09   3135s] (I)      |      NDR via | (none) |
[05/07 01:23:09   3135s] (I)      |  Extra space |      0 |
[05/07 01:23:09   3135s] (I)      |      Shields |      2 |
[05/07 01:23:09   3135s] (I)      |   Demand (H) |      3 |
[05/07 01:23:09   3135s] (I)      |   Demand (V) |      3 |
[05/07 01:23:09   3135s] (I)      |        #Nets |     73 |
[05/07 01:23:09   3135s] (I)      +--------------+--------+
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      ======== NDR :  =========
[05/07 01:23:09   3135s] (I)      +--------------+--------+
[05/07 01:23:09   3135s] (I)      |           ID |      1 |
[05/07 01:23:09   3135s] (I)      |         Name |        |
[05/07 01:23:09   3135s] (I)      |      Default |     no |
[05/07 01:23:09   3135s] (I)      |  Clk Special |     no |
[05/07 01:23:09   3135s] (I)      | Hard spacing |     no |
[05/07 01:23:09   3135s] (I)      |    NDR track | (none) |
[05/07 01:23:09   3135s] (I)      |      NDR via | (none) |
[05/07 01:23:09   3135s] (I)      |  Extra space |      1 |
[05/07 01:23:09   3135s] (I)      |      Shields |      0 |
[05/07 01:23:09   3135s] (I)      |   Demand (H) |      2 |
[05/07 01:23:09   3135s] (I)      |   Demand (V) |      2 |
[05/07 01:23:09   3135s] (I)      |        #Nets |    180 |
[05/07 01:23:09   3135s] (I)      +--------------+--------+
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:23:09   3135s] (I)      +--------------+----------+
[05/07 01:23:09   3135s] (I)      |           ID |        2 |
[05/07 01:23:09   3135s] (I)      |         Name | CTS_RULE |
[05/07 01:23:09   3135s] (I)      |      Default |       no |
[05/07 01:23:09   3135s] (I)      |  Clk Special |       no |
[05/07 01:23:09   3135s] (I)      | Hard spacing |       no |
[05/07 01:23:09   3135s] (I)      |    NDR track |   (none) |
[05/07 01:23:09   3135s] (I)      |      NDR via |   (none) |
[05/07 01:23:09   3135s] (I)      |  Extra space |        0 |
[05/07 01:23:09   3135s] (I)      |      Shields |        0 |
[05/07 01:23:09   3135s] (I)      |   Demand (H) |        3 |
[05/07 01:23:09   3135s] (I)      |   Demand (V) |        3 |
[05/07 01:23:09   3135s] (I)      |        #Nets |        0 |
[05/07 01:23:09   3135s] (I)      +--------------+----------+
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:23:09   3135s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      ======== NDR :  =========
[05/07 01:23:09   3135s] (I)      +--------------+--------+
[05/07 01:23:09   3135s] (I)      |           ID |      3 |
[05/07 01:23:09   3135s] (I)      |         Name |        |
[05/07 01:23:09   3135s] (I)      |      Default |    yes |
[05/07 01:23:09   3135s] (I)      |  Clk Special |     no |
[05/07 01:23:09   3135s] (I)      | Hard spacing |     no |
[05/07 01:23:09   3135s] (I)      |    NDR track | (none) |
[05/07 01:23:09   3135s] (I)      |      NDR via | (none) |
[05/07 01:23:09   3135s] (I)      |  Extra space |      0 |
[05/07 01:23:09   3135s] (I)      |      Shields |      0 |
[05/07 01:23:09   3135s] (I)      |   Demand (H) |      1 |
[05/07 01:23:09   3135s] (I)      |   Demand (V) |      1 |
[05/07 01:23:09   3135s] (I)      |        #Nets |      0 |
[05/07 01:23:09   3135s] (I)      +--------------+--------+
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:23:09   3135s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:09   3135s] (I)      =============== Blocked Tracks ===============
[05/07 01:23:09   3135s] (I)      +-------+---------+----------+---------------+
[05/07 01:23:09   3135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:23:09   3135s] (I)      +-------+---------+----------+---------------+
[05/07 01:23:09   3135s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:23:09   3135s] (I)      |     2 | 2300828 |   986713 |        42.89% |
[05/07 01:23:09   3135s] (I)      |     3 | 1148364 |   468703 |        40.81% |
[05/07 01:23:09   3135s] (I)      |     4 | 1150592 |   493665 |        42.91% |
[05/07 01:23:09   3135s] (I)      |     5 |  573888 |   241522 |        42.09% |
[05/07 01:23:09   3135s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:23:09   3135s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:23:09   3135s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:23:09   3135s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:23:09   3135s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:23:09   3135s] (I)      +-------+---------+----------+---------------+
[05/07 01:23:09   3135s] (I)      Finished Import and model ( CPU: 0.67 sec, Real: 0.57 sec, Curr Mem: 6.27 MB )
[05/07 01:23:09   3135s] (I)      Delete wires for 253 nets (async)
[05/07 01:23:09   3135s] (I)      Reset routing kernel
[05/07 01:23:09   3135s] (I)      Started Global Routing ( Curr Mem: 6.27 MB )
[05/07 01:23:09   3135s] (I)      totalPins=4051  totalGlobalPin=4051 (100.00%)
[05/07 01:23:09   3135s] (I)      ================= Net Group Info =================
[05/07 01:23:09   3135s] (I)      +----+----------------+--------------+-----------+
[05/07 01:23:09   3135s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:23:09   3135s] (I)      +----+----------------+--------------+-----------+
[05/07 01:23:09   3135s] (I)      |  1 |             73 |        M5(5) |     M6(6) |
[05/07 01:23:09   3135s] (I)      |  2 |            180 |        M3(3) |     M4(4) |
[05/07 01:23:09   3135s] (I)      +----+----------------+--------------+-----------+
[05/07 01:23:09   3135s] (I)      total 2D Cap : 888357 = (333347 H, 555010 V)
[05/07 01:23:09   3135s] (I)      total 2D Demand : 64 = (28 H, 36 V)
[05/07 01:23:09   3135s] (I)      #blocked GCells = 1
[05/07 01:23:09   3135s] (I)      #regions = 11
[05/07 01:23:09   3135s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:09   3135s] [NR-eGR] Layer group 1: route 73 net(s) in layer range [5, 6]
[05/07 01:23:09   3135s] (I)      
[05/07 01:23:09   3135s] (I)      ============  Phase 1a Route ============
[05/07 01:23:09   3135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:23:09   3135s] (I)      Usage: 5077 = (3526 H, 1551 V) = (1.06% H, 0.28% V) = (5.895e+03um H, 2.593e+03um V)
[05/07 01:23:09   3135s] (I)      
[05/07 01:23:09   3135s] (I)      ============  Phase 1b Route ============
[05/07 01:23:09   3135s] (I)      Usage: 5074 = (3525 H, 1549 V) = (1.06% H, 0.28% V) = (5.894e+03um H, 2.590e+03um V)
[05/07 01:23:09   3135s] (I)      Overflow of layer group 1: 0.19% H + 0.03% V. EstWL: 8.483728e+03um
[05/07 01:23:09   3135s] (I)      
[05/07 01:23:09   3135s] (I)      ============  Phase 1c Route ============
[05/07 01:23:09   3135s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:09   3135s] (I)      Usage: 5076 = (3525 H, 1551 V) = (1.06% H, 0.28% V) = (5.894e+03um H, 2.593e+03um V)
[05/07 01:23:09   3135s] (I)      
[05/07 01:23:09   3135s] (I)      ============  Phase 1d Route ============
[05/07 01:23:09   3136s] (I)      Usage: 5215 = (3592 H, 1623 V) = (1.08% H, 0.29% V) = (6.006e+03um H, 2.714e+03um V)
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1e Route ============
[05/07 01:23:09   3136s] (I)      Usage: 5215 = (3592 H, 1623 V) = (1.08% H, 0.29% V) = (6.006e+03um H, 2.714e+03um V)
[05/07 01:23:09   3136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.03% V. EstWL: 8.719480e+03um
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1f Route ============
[05/07 01:23:09   3136s] (I)      Usage: 5315 = (3612 H, 1703 V) = (1.08% H, 0.31% V) = (6.039e+03um H, 2.847e+03um V)
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1g Route ============
[05/07 01:23:09   3136s] (I)      Usage: 5004 = (3445 H, 1559 V) = (1.03% H, 0.28% V) = (5.760e+03um H, 2.607e+03um V)
[05/07 01:23:09   3136s] (I)      #Nets         : 73
[05/07 01:23:09   3136s] (I)      #Relaxed nets : 14
[05/07 01:23:09   3136s] (I)      Wire length   : 3153
[05/07 01:23:09   3136s] [NR-eGR] Create a new net group with 14 nets and layer range [5, 8]
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1h Route ============
[05/07 01:23:09   3136s] (I)      Usage: 4656 = (3269 H, 1387 V) = (0.98% H, 0.25% V) = (5.466e+03um H, 2.319e+03um V)
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1l Route ============
[05/07 01:23:09   3136s] (I)      total 2D Cap : 1346246 = (682771 H, 663475 V)
[05/07 01:23:09   3136s] (I)      total 2D Demand : 1165 = (443 H, 722 V)
[05/07 01:23:09   3136s] (I)      #blocked GCells = 78269
[05/07 01:23:09   3136s] (I)      #regions = 45
[05/07 01:23:09   3136s] (I)      Adjusted 3 GCells for pin access
[05/07 01:23:09   3136s] [NR-eGR] Layer group 2: route 180 net(s) in layer range [3, 4]
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1a Route ============
[05/07 01:23:09   3136s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:23:09   3136s] (I)      Usage: 15755 = (9360 H, 6395 V) = (1.37% H, 0.96% V) = (1.565e+04um H, 1.069e+04um V)
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1b Route ============
[05/07 01:23:09   3136s] (I)      Usage: 15755 = (9360 H, 6395 V) = (1.37% H, 0.96% V) = (1.565e+04um H, 1.069e+04um V)
[05/07 01:23:09   3136s] (I)      Overflow of layer group 2: 0.02% H + 0.03% V. EstWL: 2.634236e+04um
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1c Route ============
[05/07 01:23:09   3136s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:09   3136s] (I)      Usage: 15755 = (9360 H, 6395 V) = (1.37% H, 0.96% V) = (1.565e+04um H, 1.069e+04um V)
[05/07 01:23:09   3136s] (I)      
[05/07 01:23:09   3136s] (I)      ============  Phase 1d Route ============
[05/07 01:23:09   3137s] (I)      Usage: 15871 = (9366 H, 6505 V) = (1.37% H, 0.98% V) = (1.566e+04um H, 1.088e+04um V)
[05/07 01:23:09   3137s] (I)      
[05/07 01:23:09   3137s] (I)      ============  Phase 1e Route ============
[05/07 01:23:09   3137s] (I)      Usage: 15871 = (9366 H, 6505 V) = (1.37% H, 0.98% V) = (1.566e+04um H, 1.088e+04um V)
[05/07 01:23:09   3137s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 2.653631e+04um
[05/07 01:23:09   3137s] (I)      
[05/07 01:23:09   3137s] (I)      ============  Phase 1f Route ============
[05/07 01:23:09   3137s] (I)      Usage: 15828 = (9380 H, 6448 V) = (1.37% H, 0.97% V) = (1.568e+04um H, 1.078e+04um V)
[05/07 01:23:09   3137s] (I)      
[05/07 01:23:09   3137s] (I)      ============  Phase 1g Route ============
[05/07 01:23:09   3137s] (I)      Usage: 15332 = (9053 H, 6279 V) = (1.33% H, 0.95% V) = (1.514e+04um H, 1.050e+04um V)
[05/07 01:23:09   3137s] (I)      #Nets         : 180
[05/07 01:23:09   3137s] (I)      #Relaxed nets : 19
[05/07 01:23:09   3137s] (I)      Wire length   : 9440
[05/07 01:23:09   3137s] [NR-eGR] Create a new net group with 19 nets and layer range [3, 6]
[05/07 01:23:09   3137s] (I)      
[05/07 01:23:09   3137s] (I)      ============  Phase 1h Route ============
[05/07 01:23:09   3137s] (I)      Usage: 15320 = (9054 H, 6266 V) = (1.33% H, 0.94% V) = (1.514e+04um H, 1.048e+04um V)
[05/07 01:23:09   3137s] (I)      
[05/07 01:23:09   3137s] (I)      ============  Phase 1l Route ============
[05/07 01:23:09   3137s] (I)      total 2D Cap : 1409018 = (591310 H, 817708 V)
[05/07 01:23:09   3137s] (I)      total 2D Demand : 12930 = (10508 H, 2422 V)
[05/07 01:23:09   3137s] (I)      #blocked GCells = 0
[05/07 01:23:09   3137s] (I)      #regions = 1
[05/07 01:23:09   3137s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:09   3137s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [5, 8]
[05/07 01:23:09   3137s] (I)      
[05/07 01:23:09   3137s] (I)      ============  Phase 1a Route ============
[05/07 01:23:10   3137s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:23:10   3137s] (I)      Usage: 17274 = (10124 H, 7150 V) = (1.71% H, 0.87% V) = (1.693e+04um H, 1.195e+04um V)
[05/07 01:23:10   3137s] (I)      
[05/07 01:23:10   3137s] (I)      ============  Phase 1b Route ============
[05/07 01:23:10   3137s] (I)      Usage: 17272 = (10122 H, 7150 V) = (1.71% H, 0.87% V) = (1.692e+04um H, 1.195e+04um V)
[05/07 01:23:10   3137s] (I)      Overflow of layer group 3: 0.12% H + 0.02% V. EstWL: 2.887878e+04um
[05/07 01:23:10   3137s] (I)      
[05/07 01:23:10   3137s] (I)      ============  Phase 1c Route ============
[05/07 01:23:10   3137s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:10   3137s] (I)      Usage: 17273 = (10122 H, 7151 V) = (1.71% H, 0.87% V) = (1.692e+04um H, 1.196e+04um V)
[05/07 01:23:10   3137s] (I)      
[05/07 01:23:10   3137s] (I)      ============  Phase 1d Route ============
[05/07 01:23:10   3137s] (I)      Usage: 17333 = (10138 H, 7195 V) = (1.71% H, 0.88% V) = (1.695e+04um H, 1.203e+04um V)
[05/07 01:23:10   3137s] (I)      
[05/07 01:23:10   3137s] (I)      ============  Phase 1e Route ============
[05/07 01:23:10   3137s] (I)      Usage: 17333 = (10138 H, 7195 V) = (1.71% H, 0.88% V) = (1.695e+04um H, 1.203e+04um V)
[05/07 01:23:10   3137s] [NR-eGR] Early Global Route overflow of layer group 3: 0.08% H + 0.02% V. EstWL: 2.898078e+04um
[05/07 01:23:10   3137s] (I)      
[05/07 01:23:10   3137s] (I)      ============  Phase 1f Route ============
[05/07 01:23:10   3137s] (I)      Usage: 17431 = (10155 H, 7276 V) = (1.72% H, 0.89% V) = (1.698e+04um H, 1.217e+04um V)
[05/07 01:23:10   3137s] (I)      
[05/07 01:23:10   3137s] (I)      ============  Phase 1g Route ============
[05/07 01:23:10   3138s] (I)      Usage: 17204 = (10067 H, 7137 V) = (1.70% H, 0.87% V) = (1.683e+04um H, 1.193e+04um V)
[05/07 01:23:10   3138s] (I)      #Nets         : 14
[05/07 01:23:10   3138s] (I)      #Relaxed nets : 10
[05/07 01:23:10   3138s] (I)      Wire length   : 664
[05/07 01:23:10   3138s] [NR-eGR] Create a new net group with 10 nets and layer range [5, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1h Route ============
[05/07 01:23:10   3138s] (I)      Usage: 17202 = (10067 H, 7135 V) = (1.70% H, 0.87% V) = (1.683e+04um H, 1.193e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1l Route ============
[05/07 01:23:10   3138s] (I)      total 2D Cap : 2241723 = (1019224 H, 1222499 V)
[05/07 01:23:10   3138s] (I)      total 2D Demand : 30671 = (20531 H, 10140 V)
[05/07 01:23:10   3138s] (I)      #blocked GCells = 0
[05/07 01:23:10   3138s] (I)      #regions = 11
[05/07 01:23:10   3138s] (I)      Adjusted 2 GCells for pin access
[05/07 01:23:10   3138s] [NR-eGR] Layer group 4: route 19 net(s) in layer range [3, 6]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1a Route ============
[05/07 01:23:10   3138s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 6
[05/07 01:23:10   3138s] (I)      Usage: 18858 = (11025 H, 7833 V) = (1.08% H, 0.64% V) = (1.843e+04um H, 1.310e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1b Route ============
[05/07 01:23:10   3138s] (I)      Usage: 18858 = (11025 H, 7833 V) = (1.08% H, 0.64% V) = (1.843e+04um H, 1.310e+04um V)
[05/07 01:23:10   3138s] (I)      Overflow of layer group 4: 0.04% H + 0.01% V. EstWL: 3.153058e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1c Route ============
[05/07 01:23:10   3138s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:10   3138s] (I)      Usage: 18858 = (11025 H, 7833 V) = (1.08% H, 0.64% V) = (1.843e+04um H, 1.310e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1d Route ============
[05/07 01:23:10   3138s] (I)      Usage: 18858 = (11025 H, 7833 V) = (1.08% H, 0.64% V) = (1.843e+04um H, 1.310e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1e Route ============
[05/07 01:23:10   3138s] (I)      Usage: 18858 = (11025 H, 7833 V) = (1.08% H, 0.64% V) = (1.843e+04um H, 1.310e+04um V)
[05/07 01:23:10   3138s] [NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.01% V. EstWL: 3.153058e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1f Route ============
[05/07 01:23:10   3138s] (I)      Usage: 18863 = (11037 H, 7826 V) = (1.08% H, 0.64% V) = (1.845e+04um H, 1.309e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1g Route ============
[05/07 01:23:10   3138s] (I)      Usage: 18444 = (10741 H, 7703 V) = (1.05% H, 0.63% V) = (1.796e+04um H, 1.288e+04um V)
[05/07 01:23:10   3138s] (I)      #Nets         : 19
[05/07 01:23:10   3138s] (I)      #Relaxed nets : 15
[05/07 01:23:10   3138s] (I)      Wire length   : 115
[05/07 01:23:10   3138s] [NR-eGR] Create a new net group with 15 nets and layer range [3, 8]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1h Route ============
[05/07 01:23:10   3138s] (I)      Usage: 18443 = (10741 H, 7702 V) = (1.05% H, 0.63% V) = (1.796e+04um H, 1.288e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1l Route ============
[05/07 01:23:10   3138s] (I)      total 2D Cap : 1553554 = (735846 H, 817708 V)
[05/07 01:23:10   3138s] (I)      total 2D Demand : 15620 = (11961 H, 3659 V)
[05/07 01:23:10   3138s] (I)      #blocked GCells = 0
[05/07 01:23:10   3138s] (I)      #regions = 1
[05/07 01:23:10   3138s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:10   3138s] [NR-eGR] Layer group 5: route 10 net(s) in layer range [5, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1a Route ============
[05/07 01:23:10   3138s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/07 01:23:10   3138s] (I)      Usage: 19744 = (11466 H, 8278 V) = (1.56% H, 1.01% V) = (1.917e+04um H, 1.384e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1b Route ============
[05/07 01:23:10   3138s] (I)      Usage: 19742 = (11464 H, 8278 V) = (1.56% H, 1.01% V) = (1.917e+04um H, 1.384e+04um V)
[05/07 01:23:10   3138s] (I)      Overflow of layer group 5: 0.09% H + 0.02% V. EstWL: 3.300862e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1c Route ============
[05/07 01:23:10   3138s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:10   3138s] (I)      Usage: 19742 = (11464 H, 8278 V) = (1.56% H, 1.01% V) = (1.917e+04um H, 1.384e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1d Route ============
[05/07 01:23:10   3138s] (I)      Usage: 19796 = (11483 H, 8313 V) = (1.56% H, 1.02% V) = (1.920e+04um H, 1.390e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1e Route ============
[05/07 01:23:10   3138s] (I)      Usage: 19796 = (11483 H, 8313 V) = (1.56% H, 1.02% V) = (1.920e+04um H, 1.390e+04um V)
[05/07 01:23:10   3138s] [NR-eGR] Early Global Route overflow of layer group 5: 0.06% H + 0.01% V. EstWL: 3.309891e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1f Route ============
[05/07 01:23:10   3138s] (I)      Usage: 19827 = (11495 H, 8332 V) = (1.56% H, 1.02% V) = (1.922e+04um H, 1.393e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1g Route ============
[05/07 01:23:10   3138s] (I)      Usage: 19681 = (11416 H, 8265 V) = (1.55% H, 1.01% V) = (1.909e+04um H, 1.382e+04um V)
[05/07 01:23:10   3138s] (I)      #Nets         : 10
[05/07 01:23:10   3138s] (I)      #Relaxed nets : 5
[05/07 01:23:10   3138s] (I)      Wire length   : 669
[05/07 01:23:10   3138s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1h Route ============
[05/07 01:23:10   3138s] (I)      Usage: 19681 = (11416 H, 8265 V) = (1.55% H, 1.01% V) = (1.909e+04um H, 1.382e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1l Route ============
[05/07 01:23:10   3138s] (I)      total 2D Cap : 2762631 = (1277381 H, 1485250 V)
[05/07 01:23:10   3138s] (I)      total 2D Demand : 37014 = (24829 H, 12185 V)
[05/07 01:23:10   3138s] (I)      #blocked GCells = 0
[05/07 01:23:10   3138s] (I)      #regions = 1
[05/07 01:23:10   3138s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:10   3138s] [NR-eGR] Layer group 6: route 15 net(s) in layer range [3, 8]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1a Route ============
[05/07 01:23:10   3138s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:23:10   3138s] (I)      Usage: 21144 = (12313 H, 8831 V) = (0.96% H, 0.59% V) = (2.059e+04um H, 1.477e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1b Route ============
[05/07 01:23:10   3138s] (I)      Usage: 21144 = (12313 H, 8831 V) = (0.96% H, 0.59% V) = (2.059e+04um H, 1.477e+04um V)
[05/07 01:23:10   3138s] (I)      Overflow of layer group 6: 0.10% H + 0.01% V. EstWL: 3.535277e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1c Route ============
[05/07 01:23:10   3138s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:10   3138s] (I)      Usage: 21150 = (12313 H, 8837 V) = (0.96% H, 0.59% V) = (2.059e+04um H, 1.478e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1d Route ============
[05/07 01:23:10   3138s] (I)      Usage: 21158 = (12313 H, 8845 V) = (0.96% H, 0.60% V) = (2.059e+04um H, 1.479e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1e Route ============
[05/07 01:23:10   3138s] (I)      Usage: 21158 = (12313 H, 8845 V) = (0.96% H, 0.60% V) = (2.059e+04um H, 1.479e+04um V)
[05/07 01:23:10   3138s] [NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.01% V. EstWL: 3.537618e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1f Route ============
[05/07 01:23:10   3138s] (I)      Usage: 21153 = (12313 H, 8840 V) = (0.96% H, 0.60% V) = (2.059e+04um H, 1.478e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1g Route ============
[05/07 01:23:10   3138s] (I)      Usage: 21045 = (12249 H, 8796 V) = (0.96% H, 0.59% V) = (2.048e+04um H, 1.471e+04um V)
[05/07 01:23:10   3138s] (I)      #Nets         : 15
[05/07 01:23:10   3138s] (I)      #Relaxed nets : 13
[05/07 01:23:10   3138s] (I)      Wire length   : 432
[05/07 01:23:10   3138s] [NR-eGR] Move 13 nets to the existing net group with layer range [3, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1h Route ============
[05/07 01:23:10   3138s] (I)      Usage: 21044 = (12248 H, 8796 V) = (0.96% H, 0.59% V) = (2.048e+04um H, 1.471e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1l Route ============
[05/07 01:23:10   3138s] (I)      routed 46 hard fixed segments
[05/07 01:23:10   3138s] (I)      total 2D Cap : 2906181 = (1420931 H, 1485250 V)
[05/07 01:23:10   3138s] (I)      total 2D Demand : 38113 = (25715 H, 12398 V)
[05/07 01:23:10   3138s] (I)      #blocked GCells = 0
[05/07 01:23:10   3138s] (I)      #regions = 1
[05/07 01:23:10   3138s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:10   3138s] [NR-eGR] Layer group 7: route 18 net(s) in layer range [3, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1a Route ============
[05/07 01:23:10   3138s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[05/07 01:23:10   3138s] (I)      Usage: 23316 = (13638 H, 9678 V) = (0.96% H, 0.65% V) = (2.280e+04um H, 1.618e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1b Route ============
[05/07 01:23:10   3138s] (I)      Usage: 23316 = (13638 H, 9678 V) = (0.96% H, 0.65% V) = (2.280e+04um H, 1.618e+04um V)
[05/07 01:23:10   3138s] (I)      Overflow of layer group 7: 0.01% H + 0.01% V. EstWL: 3.898435e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1c Route ============
[05/07 01:23:10   3138s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:10   3138s] (I)      Usage: 23316 = (13638 H, 9678 V) = (0.96% H, 0.65% V) = (2.280e+04um H, 1.618e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1d Route ============
[05/07 01:23:10   3138s] (I)      Usage: 23316 = (13638 H, 9678 V) = (0.96% H, 0.65% V) = (2.280e+04um H, 1.618e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1e Route ============
[05/07 01:23:10   3138s] (I)      Usage: 23316 = (13638 H, 9678 V) = (0.96% H, 0.65% V) = (2.280e+04um H, 1.618e+04um V)
[05/07 01:23:10   3138s] [NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.01% V. EstWL: 3.898435e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1f Route ============
[05/07 01:23:10   3138s] (I)      Usage: 23316 = (13638 H, 9678 V) = (0.96% H, 0.65% V) = (2.280e+04um H, 1.618e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1g Route ============
[05/07 01:23:10   3138s] (I)      Usage: 23205 = (13572 H, 9633 V) = (0.96% H, 0.65% V) = (2.269e+04um H, 1.611e+04um V)
[05/07 01:23:10   3138s] (I)      #Nets         : 18
[05/07 01:23:10   3138s] (I)      #Relaxed nets : 14
[05/07 01:23:10   3138s] (I)      Wire length   : 530
[05/07 01:23:10   3138s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1h Route ============
[05/07 01:23:10   3138s] (I)      Usage: 23205 = (13572 H, 9633 V) = (0.96% H, 0.65% V) = (2.269e+04um H, 1.611e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1l Route ============
[05/07 01:23:10   3138s] (I)      routed 340 hard fixed segments
[05/07 01:23:10   3138s] (I)      total 2D Cap : 4266678 = (1420931 H, 2845747 V)
[05/07 01:23:10   3138s] (I)      total 2D Demand : 45106 = (27151 H, 17955 V)
[05/07 01:23:10   3138s] (I)      #blocked GCells = 0
[05/07 01:23:10   3138s] (I)      #regions = 1
[05/07 01:23:10   3138s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:10   3138s] [NR-eGR] Layer group 8: route 14 net(s) in layer range [2, 9]
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1a Route ============
[05/07 01:23:10   3138s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 14
[05/07 01:23:10   3138s] (I)      Usage: 25476 = (14878 H, 10598 V) = (1.05% H, 0.37% V) = (2.488e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1b Route ============
[05/07 01:23:10   3138s] (I)      Usage: 25476 = (14878 H, 10598 V) = (1.05% H, 0.37% V) = (2.488e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      Overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.259587e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1c Route ============
[05/07 01:23:10   3138s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:10   3138s] (I)      Usage: 25476 = (14878 H, 10598 V) = (1.05% H, 0.37% V) = (2.488e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1d Route ============
[05/07 01:23:10   3138s] (I)      Usage: 25476 = (14878 H, 10598 V) = (1.05% H, 0.37% V) = (2.488e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1e Route ============
[05/07 01:23:10   3138s] (I)      Usage: 25476 = (14878 H, 10598 V) = (1.05% H, 0.37% V) = (2.488e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] [NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.259587e+04um
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1f Route ============
[05/07 01:23:10   3138s] (I)      Usage: 25476 = (14878 H, 10598 V) = (1.05% H, 0.37% V) = (2.488e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1g Route ============
[05/07 01:23:10   3138s] (I)      Usage: 25474 = (14875 H, 10599 V) = (1.05% H, 0.37% V) = (2.487e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1h Route ============
[05/07 01:23:10   3138s] (I)      Usage: 25473 = (14873 H, 10600 V) = (1.05% H, 0.37% V) = (2.487e+04um H, 1.772e+04um V)
[05/07 01:23:10   3138s] (I)      
[05/07 01:23:10   3138s] (I)      ============  Phase 1l Route ============
[05/07 01:23:10   3139s] (I)      
[05/07 01:23:10   3139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:23:10   3139s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:23:10   3139s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:23:10   3139s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:23:10   3139s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:23:10   3139s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR]      M3 ( 3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR]      M4 ( 4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR]      M5 ( 5)       147( 0.11%)         0( 0.00%)   ( 0.11%) 
[05/07 01:23:10   3139s] [NR-eGR]      M6 ( 6)       226( 0.11%)         8( 0.00%)   ( 0.11%) 
[05/07 01:23:10   3139s] [NR-eGR]      M7 ( 7)       248( 0.13%)         3( 0.00%)   ( 0.13%) 
[05/07 01:23:10   3139s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:10   3139s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:23:10   3139s] [NR-eGR]        Total       631( 0.05%)        11( 0.00%)   ( 0.05%) 
[05/07 01:23:10   3139s] [NR-eGR] 
[05/07 01:23:10   3139s] (I)      Finished Global Routing ( CPU: 3.19 sec, Real: 1.82 sec, Curr Mem: 6.27 MB )
[05/07 01:23:10   3139s] (I)      Updating congestion map
[05/07 01:23:10   3139s] (I)      total 2D Cap : 4360314 = (1428390 H, 2931924 V)
[05/07 01:23:10   3139s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 01:23:10   3139s] (I)      Running track assignment and export wires
[05/07 01:23:10   3139s] (I)      ============= Track Assignment ============
[05/07 01:23:10   3139s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.26 MB )
[05/07 01:23:10   3139s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:23:10   3139s] (I)      Run Multi-thread track assignment
[05/07 01:23:11   3139s] (I)      Finished Track Assignment (8T) ( CPU: 0.30 sec, Real: 0.09 sec, Curr Mem: 6.29 MB )
[05/07 01:23:11   3139s] (I)      Started Export ( Curr Mem: 6.29 MB )
[05/07 01:23:11   3139s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:23:11   3139s] [NR-eGR] Total eGR-routed clock nets wire length: 27526um, number of vias: 12382
[05/07 01:23:11   3139s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:11   3139s] [NR-eGR] Report for selected net(s) only.
[05/07 01:23:11   3139s] [NR-eGR]               Length (um)   Vias 
[05/07 01:23:11   3139s] [NR-eGR] ---------------------------------
[05/07 01:23:11   3139s] [NR-eGR]  M1    (1H)             0   4002 
[05/07 01:23:11   3139s] [NR-eGR]  M2    (2V)          2531   4446 
[05/07 01:23:11   3139s] [NR-eGR]  M3    (3H)          9696   3070 
[05/07 01:23:11   3139s] [NR-eGR]  M4    (4V)          6339    397 
[05/07 01:23:11   3139s] [NR-eGR]  M5    (5H)          5114    298 
[05/07 01:23:11   3139s] [NR-eGR]  M6    (6V)          2176    117 
[05/07 01:23:11   3139s] [NR-eGR]  M7    (7H)          1569     48 
[05/07 01:23:11   3139s] [NR-eGR]  M8    (8V)            71      4 
[05/07 01:23:11   3139s] [NR-eGR]  M9    (9H)            30      0 
[05/07 01:23:11   3139s] [NR-eGR]  MRDL  (10V)            0      0 
[05/07 01:23:11   3139s] [NR-eGR] ---------------------------------
[05/07 01:23:11   3139s] [NR-eGR]        Total        27526  12382 
[05/07 01:23:11   3139s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:11   3139s] [NR-eGR] Total half perimeter of net bounding box: 19827um
[05/07 01:23:11   3139s] [NR-eGR] Total length: 27526um, number of vias: 12382
[05/07 01:23:11   3139s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:11   3139s] [NR-eGR] Total routed clock nets wire length: 27526um, number of vias: 12382
[05/07 01:23:11   3139s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:11   3139s] [NR-eGR]               Length (um)    Vias 
[05/07 01:23:11   3139s] [NR-eGR] ----------------------------------
[05/07 01:23:11   3139s] [NR-eGR]  M1    (1H)             0  163124 
[05/07 01:23:11   3139s] [NR-eGR]  M2    (2V)        226500  218076 
[05/07 01:23:11   3139s] [NR-eGR]  M3    (3H)        335187   68741 
[05/07 01:23:11   3139s] [NR-eGR]  M4    (4V)        141010   15349 
[05/07 01:23:11   3139s] [NR-eGR]  M5    (5H)        137574    4166 
[05/07 01:23:11   3139s] [NR-eGR]  M6    (6V)         44191    2209 
[05/07 01:23:11   3139s] [NR-eGR]  M7    (7H)         62089     413 
[05/07 01:23:11   3139s] [NR-eGR]  M8    (8V)          3377     131 
[05/07 01:23:11   3139s] [NR-eGR]  M9    (9H)          6305       2 
[05/07 01:23:11   3139s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:23:11   3139s] [NR-eGR] ----------------------------------
[05/07 01:23:11   3139s] [NR-eGR]        Total       956238  472211 
[05/07 01:23:11   3139s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:11   3139s] [NR-eGR] Total half perimeter of net bounding box: 851776um
[05/07 01:23:11   3139s] [NR-eGR] Total length: 956238um, number of vias: 472211
[05/07 01:23:11   3139s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:11   3139s] (I)      == Layer wire length by net rule ==
[05/07 01:23:11   3139s] (I)                     Default  CTS_RULE 
[05/07 01:23:11   3139s] (I)      ---------------------------------
[05/07 01:23:11   3139s] (I)       M1    (1H)        0um       0um 
[05/07 01:23:11   3139s] (I)       M2    (2V)   226487um      13um 
[05/07 01:23:11   3139s] (I)       M3    (3H)   335186um       1um 
[05/07 01:23:11   3139s] (I)       M4    (4V)   141009um       1um 
[05/07 01:23:11   3139s] (I)       M5    (5H)   137573um       1um 
[05/07 01:23:11   3139s] (I)       M6    (6V)    44184um       7um 
[05/07 01:23:11   3139s] (I)       M7    (7H)    60768um    1321um 
[05/07 01:23:11   3139s] (I)       M8    (8V)     2603um     775um 
[05/07 01:23:11   3139s] (I)       M9    (9H)     6305um       0um 
[05/07 01:23:11   3139s] (I)       MRDL  (10V)       5um       0um 
[05/07 01:23:11   3139s] (I)      ---------------------------------
[05/07 01:23:11   3139s] (I)             Total  954119um    2119um 
[05/07 01:23:11   3139s] (I)      == Layer via count by net rule ==
[05/07 01:23:11   3139s] (I)                    Default  CTS_RULE 
[05/07 01:23:11   3139s] (I)      --------------------------------
[05/07 01:23:11   3139s] (I)       M1    (1H)    163096        28 
[05/07 01:23:11   3139s] (I)       M2    (2V)    218048        28 
[05/07 01:23:11   3139s] (I)       M3    (3H)     68713        28 
[05/07 01:23:11   3139s] (I)       M4    (4V)     15321        28 
[05/07 01:23:11   3139s] (I)       M5    (5H)      4138        28 
[05/07 01:23:11   3139s] (I)       M6    (6V)      2180        29 
[05/07 01:23:11   3139s] (I)       M7    (7H)       375        38 
[05/07 01:23:11   3139s] (I)       M8    (8V)       131         0 
[05/07 01:23:11   3139s] (I)       M9    (9H)         2         0 
[05/07 01:23:11   3139s] (I)       MRDL  (10V)        0         0 
[05/07 01:23:11   3139s] (I)      --------------------------------
[05/07 01:23:11   3139s] (I)             Total   472004       207 
[05/07 01:23:11   3140s] (I)      Finished Export ( CPU: 0.63 sec, Real: 0.32 sec, Curr Mem: 6.29 MB )
[05/07 01:23:11   3140s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:23:11   3140s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.87 sec, Real: 2.87 sec, Curr Mem: 6.29 MB )
[05/07 01:23:11   3140s] [NR-eGR] Finished Early Global Route ( CPU: 4.89 sec, Real: 2.89 sec, Curr Mem: 6.24 MB )
[05/07 01:23:11   3140s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:23:11   3140s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:23:11   3140s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:23:11   3140s] (I)       Early Global Route                             100.00%  791.39 sec  794.29 sec  2.89 sec  4.89 sec 
[05/07 01:23:11   3140s] (I)       +-Early Global Route kernel                     99.27%  791.40 sec  794.27 sec  2.87 sec  4.87 sec 
[05/07 01:23:11   3140s] (I)       | +-Import and model                            19.87%  791.41 sec  791.98 sec  0.57 sec  0.67 sec 
[05/07 01:23:11   3140s] (I)       | | +-Create place DB                            7.88%  791.41 sec  791.64 sec  0.23 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Import place data                        7.87%  791.41 sec  791.64 sec  0.23 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Read instances and placement           1.64%  791.41 sec  791.46 sec  0.05 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Read nets                              6.06%  791.46 sec  791.64 sec  0.18 sec  0.18 sec 
[05/07 01:23:11   3140s] (I)       | | +-Create route DB                           11.07%  791.64 sec  791.96 sec  0.32 sec  0.41 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Import route data (8T)                  11.03%  791.64 sec  791.96 sec  0.32 sec  0.41 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.82%  791.67 sec  791.72 sec  0.05 sec  0.15 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read routing blockages               0.00%  791.67 sec  791.67 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read instance blockages              0.53%  791.67 sec  791.69 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read PG blockages                    1.17%  791.69 sec  791.72 sec  0.03 sec  0.12 sec 
[05/07 01:23:11   3140s] (I)       | | | | | | +-Allocate memory for PG via list    0.16%  791.69 sec  791.69 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read clock blockages                 0.00%  791.72 sec  791.72 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read other blockages                 0.00%  791.72 sec  791.72 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read halo blockages                  0.04%  791.72 sec  791.72 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Read boundary cut boxes              0.00%  791.72 sec  791.72 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Read blackboxes                        0.00%  791.72 sec  791.72 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Read prerouted                         3.95%  791.72 sec  791.84 sec  0.11 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Read nets                              0.06%  791.84 sec  791.84 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Set up via pillars                     0.00%  791.85 sec  791.85 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Set up RC info                         0.06%  791.85 sec  791.85 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Initialize 3D grid graph               0.60%  791.85 sec  791.87 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Model blockage capacity                3.01%  791.87 sec  791.95 sec  0.09 sec  0.08 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Initialize 3D capacity               2.74%  791.87 sec  791.95 sec  0.08 sec  0.08 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Move terms for access (8T)             0.11%  791.96 sec  791.96 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | +-Read aux data                              0.00%  791.96 sec  791.96 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | +-Others data preparation                    0.00%  791.96 sec  791.96 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | +-Create route kernel                        0.67%  791.96 sec  791.98 sec  0.02 sec  0.03 sec 
[05/07 01:23:11   3140s] (I)       | +-Global Routing                              62.86%  791.99 sec  793.81 sec  1.82 sec  3.19 sec 
[05/07 01:23:11   3140s] (I)       | | +-Initialization                             0.04%  791.99 sec  791.99 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 1                               16.02%  791.99 sec  792.45 sec  0.46 sec  0.90 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.08%  791.99 sec  791.99 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.19%  792.01 sec  792.01 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.10%  792.01 sec  792.01 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  792.01 sec  792.01 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.24%  792.01 sec  792.02 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.19%  792.01 sec  792.02 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.14%  792.02 sec  792.02 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.14%  792.02 sec  792.02 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.06%  792.02 sec  792.02 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.03%  792.02 sec  792.02 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 7.07%  792.02 sec  792.23 sec  0.20 sec  0.43 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  7.04%  792.02 sec  792.23 sec  0.20 sec  0.43 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.17%  792.23 sec  792.23 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.03%  792.23 sec  792.23 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  792.23 sec  792.23 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 3.63%  792.23 sec  792.34 sec  0.11 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       3.60%  792.23 sec  792.34 sec  0.10 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.98%  792.34 sec  792.37 sec  0.03 sec  0.03 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.96%  792.34 sec  792.37 sec  0.03 sec  0.03 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.30%  792.37 sec  792.38 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.28%  792.37 sec  792.38 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 2.58%  792.38 sec  792.45 sec  0.07 sec  0.28 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  2.40%  792.38 sec  792.45 sec  0.07 sec  0.28 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 2                               12.67%  792.45 sec  792.82 sec  0.37 sec  0.94 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.39%  792.45 sec  792.46 sec  0.01 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.44%  792.49 sec  792.50 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.20%  792.49 sec  792.49 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.13%  792.49 sec  792.50 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.34%  792.50 sec  792.51 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.21%  792.50 sec  792.51 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.21%  792.51 sec  792.52 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.20%  792.51 sec  792.52 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.06%  792.51 sec  792.51 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  792.51 sec  792.52 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 3.99%  792.52 sec  792.63 sec  0.12 sec  0.35 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  3.96%  792.52 sec  792.63 sec  0.11 sec  0.35 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.10%  792.63 sec  792.63 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.05%  792.63 sec  792.63 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  792.63 sec  792.63 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 2.24%  792.63 sec  792.70 sec  0.06 sec  0.07 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       2.22%  792.63 sec  792.70 sec  0.06 sec  0.07 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.89%  792.70 sec  792.73 sec  0.03 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.86%  792.70 sec  792.73 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.45%  792.73 sec  792.74 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.43%  792.73 sec  792.74 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 2.66%  792.74 sec  792.82 sec  0.08 sec  0.36 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  2.57%  792.74 sec  792.82 sec  0.07 sec  0.36 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 3                                7.45%  792.82 sec  793.03 sec  0.22 sec  0.34 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.13%  792.82 sec  792.82 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.35%  792.85 sec  792.86 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.18%  792.85 sec  792.86 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.11%  792.86 sec  792.86 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.26%  792.86 sec  792.87 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.19%  792.86 sec  792.87 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.20%  792.87 sec  792.88 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.19%  792.87 sec  792.88 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  792.87 sec  792.87 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  792.87 sec  792.88 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 3.51%  792.88 sec  792.98 sec  0.10 sec  0.22 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  3.48%  792.88 sec  792.98 sec  0.10 sec  0.22 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.06%  792.98 sec  792.98 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.01%  792.98 sec  792.98 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  792.98 sec  792.98 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 0.73%  792.98 sec  793.00 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       0.71%  792.98 sec  793.00 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.60%  793.00 sec  793.02 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.58%  793.00 sec  793.02 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.20%  793.02 sec  793.03 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.18%  793.02 sec  793.03 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 0.31%  793.03 sec  793.03 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  0.22%  793.03 sec  793.03 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 4                                5.93%  793.04 sec  793.21 sec  0.17 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.12%  793.04 sec  793.04 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.33%  793.06 sec  793.07 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.17%  793.07 sec  793.07 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.11%  793.07 sec  793.07 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.24%  793.07 sec  793.08 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.17%  793.07 sec  793.08 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.20%  793.08 sec  793.09 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.19%  793.08 sec  793.09 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  793.08 sec  793.09 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  793.09 sec  793.09 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 3.15%  793.09 sec  793.18 sec  0.09 sec  0.13 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  3.12%  793.09 sec  793.18 sec  0.09 sec  0.13 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.06%  793.18 sec  793.18 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.01%  793.18 sec  793.18 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  793.18 sec  793.18 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 0.28%  793.18 sec  793.19 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       0.26%  793.18 sec  793.19 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.25%  793.19 sec  793.20 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.23%  793.19 sec  793.20 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.11%  793.20 sec  793.20 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.09%  793.20 sec  793.20 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 0.19%  793.20 sec  793.21 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  0.18%  793.20 sec  793.21 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 5                                6.43%  793.21 sec  793.39 sec  0.19 sec  0.25 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.10%  793.21 sec  793.21 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.31%  793.24 sec  793.24 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.17%  793.24 sec  793.24 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  793.24 sec  793.24 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.23%  793.24 sec  793.25 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.16%  793.24 sec  793.25 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.19%  793.25 sec  793.26 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.18%  793.25 sec  793.26 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  793.25 sec  793.26 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  793.26 sec  793.26 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 3.21%  793.26 sec  793.35 sec  0.09 sec  0.14 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  3.18%  793.26 sec  793.35 sec  0.09 sec  0.14 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.06%  793.35 sec  793.35 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.01%  793.35 sec  793.35 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  793.35 sec  793.35 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 0.33%  793.35 sec  793.36 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       0.31%  793.35 sec  793.36 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.56%  793.36 sec  793.38 sec  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.54%  793.36 sec  793.38 sec  0.02 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.20%  793.38 sec  793.38 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.18%  793.38 sec  793.38 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 0.27%  793.39 sec  793.39 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  0.21%  793.39 sec  793.39 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 6                                6.16%  793.39 sec  793.57 sec  0.18 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.10%  793.39 sec  793.40 sec  0.00 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.31%  793.42 sec  793.43 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.16%  793.43 sec  793.43 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  793.43 sec  793.43 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.23%  793.43 sec  793.44 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.16%  793.43 sec  793.44 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.22%  793.44 sec  793.45 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.21%  793.44 sec  793.45 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.06%  793.44 sec  793.44 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.07%  793.45 sec  793.45 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 3.14%  793.45 sec  793.54 sec  0.09 sec  0.12 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  3.11%  793.45 sec  793.54 sec  0.09 sec  0.12 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.06%  793.54 sec  793.54 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.01%  793.54 sec  793.54 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  793.54 sec  793.54 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 0.27%  793.54 sec  793.55 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       0.25%  793.54 sec  793.55 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.32%  793.55 sec  793.56 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.30%  793.55 sec  793.56 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.18%  793.56 sec  793.56 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.16%  793.56 sec  793.56 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 0.23%  793.56 sec  793.57 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  0.18%  793.56 sec  793.57 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 7                                3.92%  793.57 sec  793.68 sec  0.11 sec  0.16 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.10%  793.57 sec  793.57 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.29%  793.60 sec  793.61 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.15%  793.60 sec  793.61 sec  0.00 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  793.61 sec  793.61 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.23%  793.61 sec  793.62 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.16%  793.61 sec  793.62 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.19%  793.62 sec  793.63 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.19%  793.62 sec  793.63 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  793.62 sec  793.62 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  793.62 sec  793.63 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 1.27%  793.63 sec  793.66 sec  0.04 sec  0.06 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  1.26%  793.63 sec  793.66 sec  0.04 sec  0.06 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.06%  793.66 sec  793.67 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.01%  793.66 sec  793.66 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  793.66 sec  793.66 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 0.06%  793.67 sec  793.67 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       0.05%  793.67 sec  793.67 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.18%  793.67 sec  793.67 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.16%  793.67 sec  793.67 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.10%  793.67 sec  793.68 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.09%  793.67 sec  793.68 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 0.27%  793.68 sec  793.68 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  0.19%  793.68 sec  793.68 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | +-Net group 8                                3.35%  793.69 sec  793.78 sec  0.10 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Generate topology (8T)                   0.08%  793.69 sec  793.69 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1a                                 0.31%  793.72 sec  793.73 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern routing (8T)                   0.15%  793.72 sec  793.72 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.12%  793.72 sec  793.73 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1b                                 0.21%  793.73 sec  793.73 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Monotonic routing (8T)                 0.15%  793.73 sec  793.73 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1c                                 0.19%  793.73 sec  793.74 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Two level Routing                      0.18%  793.73 sec  793.74 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  793.74 sec  793.74 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  793.74 sec  793.74 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1d                                 0.33%  793.74 sec  793.75 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Detoured routing (8T)                  0.32%  793.74 sec  793.75 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1e                                 0.05%  793.75 sec  793.75 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Route legalization                     0.01%  793.75 sec  793.75 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  793.75 sec  793.75 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1f                                 0.06%  793.75 sec  793.75 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Congestion clean                       0.04%  793.75 sec  793.75 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1g                                 0.11%  793.75 sec  793.76 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.09%  793.75 sec  793.76 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1h                                 0.10%  793.76 sec  793.76 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Post Routing                           0.09%  793.76 sec  793.76 sec  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Phase 1l                                 0.66%  793.76 sec  793.78 sec  0.02 sec  0.03 sec 
[05/07 01:23:11   3140s] (I)       | | | | +-Layer assignment (8T)                  0.24%  793.77 sec  793.78 sec  0.01 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | +-Export cong map                              1.64%  793.81 sec  793.85 sec  0.05 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)       | | +-Export 2D cong map                         0.21%  793.85 sec  793.85 sec  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)       | +-Extract Global 3D Wires                      0.02%  793.86 sec  793.86 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | +-Track Assignment (8T)                        2.97%  793.86 sec  793.94 sec  0.09 sec  0.30 sec 
[05/07 01:23:11   3140s] (I)       | | +-Initialization                             0.00%  793.86 sec  793.86 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | | +-Track Assignment Kernel                    2.87%  793.86 sec  793.94 sec  0.08 sec  0.30 sec 
[05/07 01:23:11   3140s] (I)       | | +-Free Memory                                0.00%  793.94 sec  793.94 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | +-Export                                      11.09%  793.94 sec  794.26 sec  0.32 sec  0.63 sec 
[05/07 01:23:11   3140s] (I)       | | +-Export DB wires                            1.16%  793.94 sec  793.98 sec  0.03 sec  0.06 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Export all nets (8T)                     0.94%  793.94 sec  793.97 sec  0.03 sec  0.04 sec 
[05/07 01:23:11   3140s] (I)       | | | +-Set wire vias (8T)                       0.16%  793.97 sec  793.98 sec  0.00 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)       | | +-Report wirelength                          7.48%  793.98 sec  794.19 sec  0.22 sec  0.21 sec 
[05/07 01:23:11   3140s] (I)       | | +-Update net boxes                           2.35%  794.20 sec  794.26 sec  0.07 sec  0.36 sec 
[05/07 01:23:11   3140s] (I)       | | +-Update timing                              0.00%  794.26 sec  794.26 sec  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)       | +-Postprocess design                           0.25%  794.26 sec  794.27 sec  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)      ======================= Summary by functions ========================
[05/07 01:23:11   3140s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:23:11   3140s] (I)      ---------------------------------------------------------------------
[05/07 01:23:11   3140s] (I)        0  Early Global Route                  100.00%  2.89 sec  4.89 sec 
[05/07 01:23:11   3140s] (I)        1  Early Global Route kernel            99.27%  2.87 sec  4.87 sec 
[05/07 01:23:11   3140s] (I)        2  Global Routing                       62.86%  1.82 sec  3.19 sec 
[05/07 01:23:11   3140s] (I)        2  Import and model                     19.87%  0.57 sec  0.67 sec 
[05/07 01:23:11   3140s] (I)        2  Export                               11.09%  0.32 sec  0.63 sec 
[05/07 01:23:11   3140s] (I)        2  Track Assignment (8T)                 2.97%  0.09 sec  0.30 sec 
[05/07 01:23:11   3140s] (I)        2  Export cong map                       1.64%  0.05 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)        2  Postprocess design                    0.25%  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 1                          16.02%  0.46 sec  0.90 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 2                          12.67%  0.37 sec  0.94 sec 
[05/07 01:23:11   3140s] (I)        3  Create route DB                      11.07%  0.32 sec  0.41 sec 
[05/07 01:23:11   3140s] (I)        3  Create place DB                       7.88%  0.23 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)        3  Report wirelength                     7.48%  0.22 sec  0.21 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 3                           7.45%  0.22 sec  0.34 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 5                           6.43%  0.19 sec  0.25 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 6                           6.16%  0.18 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 4                           5.93%  0.17 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 7                           3.92%  0.11 sec  0.16 sec 
[05/07 01:23:11   3140s] (I)        3  Net group 8                           3.35%  0.10 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)        3  Track Assignment Kernel               2.87%  0.08 sec  0.30 sec 
[05/07 01:23:11   3140s] (I)        3  Update net boxes                      2.35%  0.07 sec  0.36 sec 
[05/07 01:23:11   3140s] (I)        3  Export DB wires                       1.16%  0.03 sec  0.06 sec 
[05/07 01:23:11   3140s] (I)        3  Create route kernel                   0.67%  0.02 sec  0.03 sec 
[05/07 01:23:11   3140s] (I)        3  Export 2D cong map                    0.21%  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)        3  Initialization                        0.04%  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1d                             25.68%  0.74 sec  1.46 sec 
[05/07 01:23:11   3140s] (I)        4  Import route data (8T)               11.03%  0.32 sec  0.41 sec 
[05/07 01:23:11   3140s] (I)        4  Import place data                     7.87%  0.23 sec  0.23 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1f                              7.61%  0.22 sec  0.21 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1l                              7.18%  0.21 sec  0.73 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1g                              3.88%  0.11 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1a                              2.52%  0.07 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1b                              1.98%  0.06 sec  0.06 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1h                              1.63%  0.05 sec  0.06 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1c                              1.55%  0.04 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)        4  Generate topology (8T)                1.11%  0.03 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)        4  Export all nets (8T)                  0.94%  0.03 sec  0.04 sec 
[05/07 01:23:11   3140s] (I)        4  Phase 1e                              0.61%  0.02 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)        4  Set wire vias (8T)                    0.16%  0.00 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)        5  Detoured routing (8T)                25.47%  0.74 sec  1.46 sec 
[05/07 01:23:11   3140s] (I)        5  Congestion clean                      7.44%  0.22 sec  0.21 sec 
[05/07 01:23:11   3140s] (I)        5  Layer assignment (8T)                 6.19%  0.18 sec  0.71 sec 
[05/07 01:23:11   3140s] (I)        5  Read nets                             6.12%  0.18 sec  0.18 sec 
[05/07 01:23:11   3140s] (I)        5  Post Routing                          5.22%  0.15 sec  0.15 sec 
[05/07 01:23:11   3140s] (I)        5  Read prerouted                        3.95%  0.11 sec  0.11 sec 
[05/07 01:23:11   3140s] (I)        5  Model blockage capacity               3.01%  0.09 sec  0.08 sec 
[05/07 01:23:11   3140s] (I)        5  Read blockages ( Layer 2-10 )         1.82%  0.05 sec  0.15 sec 
[05/07 01:23:11   3140s] (I)        5  Read instances and placement          1.64%  0.05 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)        5  Two level Routing                     1.48%  0.04 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)        5  Monotonic routing (8T)                1.39%  0.04 sec  0.04 sec 
[05/07 01:23:11   3140s] (I)        5  Pattern routing (8T)                  1.29%  0.04 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)        5  Pattern Routing Avoiding Blockages    0.81%  0.02 sec  0.05 sec 
[05/07 01:23:11   3140s] (I)        5  Initialize 3D grid graph              0.60%  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)        5  Route legalization                    0.16%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        5  Move terms for access (8T)            0.11%  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        6  Initialize 3D capacity                2.74%  0.08 sec  0.08 sec 
[05/07 01:23:11   3140s] (I)        6  Read PG blockages                     1.17%  0.03 sec  0.12 sec 
[05/07 01:23:11   3140s] (I)        6  Read instance blockages               0.53%  0.02 sec  0.02 sec 
[05/07 01:23:11   3140s] (I)        6  Two Level Routing (Strong)            0.43%  0.01 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        6  Two Level Routing (Regular)           0.42%  0.01 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)        6  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.01 sec 
[05/07 01:23:11   3140s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] (I)        7  Allocate memory for PG via list       0.16%  0.00 sec  0.00 sec 
[05/07 01:23:11   3140s] Running post-eGR process
[05/07 01:23:11   3140s]       Early Global Route - eGR only step done. (took cpu=0:00:05.1 real=0:00:03.1)
[05/07 01:23:11   3140s]     Routing using eGR only done.
[05/07 01:23:11   3140s] Net route status summary:
[05/07 01:23:11   3140s]   Clock:       271 (unrouted=11, trialRouted=0, noStatus=0, routed=253, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:23:11   3140s]   Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:23:11   3140s] 
[05/07 01:23:11   3140s] CCOPT: Done with clock implementation routing.
[05/07 01:23:11   3140s] 
[05/07 01:23:11   3140s]   Clock implementation routing done.
[05/07 01:23:11   3140s]   Fixed 253 wires.
[05/07 01:23:11   3140s]   CCOpt: Starting congestion repair using flow wrapper...
[05/07 01:23:11   3140s]     Congestion Repair...
[05/07 01:23:11   3140s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:52:21.3/0:19:42.1 (2.7), mem = 6638.1M
[05/07 01:23:11   3140s] Info: Disable timing driven in postCTS congRepair.
[05/07 01:23:11   3140s] 
[05/07 01:23:11   3140s] Starting congRepair ...
[05/07 01:23:11   3140s] User Input Parameters:
[05/07 01:23:11   3140s] - Congestion Driven    : On
[05/07 01:23:11   3140s] - Timing Driven        : Off
[05/07 01:23:11   3140s] - Area-Violation Based : On
[05/07 01:23:11   3140s] - Start Rollback Level : -5
[05/07 01:23:11   3140s] - Legalized            : On
[05/07 01:23:11   3140s] - Window Based         : Off
[05/07 01:23:11   3140s] - eDen incr mode       : Off
[05/07 01:23:11   3140s] - Small incr mode      : Off
[05/07 01:23:11   3140s] 
[05/07 01:23:11   3140s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6638.1M, EPOCH TIME: 1746606191.720306
[05/07 01:23:11   3140s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6638.1M, EPOCH TIME: 1746606191.720431
[05/07 01:23:11   3140s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:6638.1M, EPOCH TIME: 1746606191.725398
[05/07 01:23:11   3140s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.017, MEM:6638.1M, EPOCH TIME: 1746606191.742219
[05/07 01:23:11   3140s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6638.1M, EPOCH TIME: 1746606191.742401
[05/07 01:23:11   3140s] Starting Early Global Route congestion estimation: mem = 6638.1M
[05/07 01:23:11   3140s] (I)      Initializing eGR engine (regular)
[05/07 01:23:11   3140s] Set min layer with default ( 2 )
[05/07 01:23:11   3140s] Set max layer with default ( 127 )
[05/07 01:23:11   3140s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:11   3140s] Min route layer (adjusted) = 2
[05/07 01:23:11   3140s] Max route layer (adjusted) = 10
[05/07 01:23:11   3140s] (I)      clean place blk overflow:
[05/07 01:23:11   3140s] (I)      H : enabled 1.00 0
[05/07 01:23:11   3140s] (I)      V : enabled 1.00 0
[05/07 01:23:11   3140s] (I)      Initializing eGR engine (regular)
[05/07 01:23:11   3140s] Set min layer with default ( 2 )
[05/07 01:23:11   3140s] Set max layer with default ( 127 )
[05/07 01:23:11   3140s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:11   3140s] Min route layer (adjusted) = 2
[05/07 01:23:11   3140s] Max route layer (adjusted) = 10
[05/07 01:23:11   3140s] (I)      clean place blk overflow:
[05/07 01:23:11   3140s] (I)      H : enabled 1.00 0
[05/07 01:23:11   3140s] (I)      V : enabled 1.00 0
[05/07 01:23:11   3140s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.24 MB )
[05/07 01:23:11   3140s] (I)      Running eGR Regular flow
[05/07 01:23:11   3140s] (I)      # wire layers (front) : 11
[05/07 01:23:11   3140s] (I)      # wire layers (back)  : 0
[05/07 01:23:11   3140s] (I)      min wire layer : 1
[05/07 01:23:11   3140s] (I)      max wire layer : 10
[05/07 01:23:11   3140s] (I)      # cut layers (front) : 10
[05/07 01:23:11   3140s] (I)      # cut layers (back)  : 0
[05/07 01:23:11   3140s] (I)      min cut layer : 1
[05/07 01:23:11   3140s] (I)      max cut layer : 9
[05/07 01:23:11   3140s] (I)      =================================== Layers ===================================
[05/07 01:23:11   3140s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:11   3140s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:23:11   3140s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:11   3140s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:23:11   3140s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:23:11   3140s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:23:11   3140s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:23:11   3140s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:23:11   3140s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:23:11   3140s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:23:11   3140s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:23:11   3140s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:23:11   3140s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:23:11   3140s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:23:11   3140s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:11   3140s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:23:11   3140s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:23:11   3140s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:23:11   3140s] (I)      Started Import and model ( Curr Mem: 6.24 MB )
[05/07 01:23:11   3140s] (I)      == Non-default Options ==
[05/07 01:23:11   3140s] (I)      Maximum routing layer                              : 10
[05/07 01:23:11   3140s] (I)      Top routing layer                                  : 10
[05/07 01:23:11   3140s] (I)      Number of threads                                  : 8
[05/07 01:23:11   3140s] (I)      Route tie net to shape                             : auto
[05/07 01:23:11   3140s] (I)      Use non-blocking free Dbs wires                    : false
[05/07 01:23:11   3140s] (I)      Method to set GCell size                           : row
[05/07 01:23:11   3140s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:23:11   3140s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:23:12   3140s] (I)      ============== Pin Summary ==============
[05/07 01:23:12   3140s] (I)      +-------+--------+---------+------------+
[05/07 01:23:12   3140s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:23:12   3140s] (I)      +-------+--------+---------+------------+
[05/07 01:23:12   3140s] (I)      |     1 | 161754 |  100.00 |        Pin |
[05/07 01:23:12   3140s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:23:12   3140s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:23:12   3140s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:23:12   3140s] (I)      +-------+--------+---------+------------+
[05/07 01:23:12   3140s] (I)      Use row-based GCell size
[05/07 01:23:12   3140s] (I)      Use row-based GCell align
[05/07 01:23:12   3140s] (I)      layer 0 area = 10000
[05/07 01:23:12   3140s] (I)      layer 1 area = 16000
[05/07 01:23:12   3140s] (I)      layer 2 area = 16000
[05/07 01:23:12   3140s] (I)      layer 3 area = 16000
[05/07 01:23:12   3140s] (I)      layer 4 area = 16000
[05/07 01:23:12   3140s] (I)      layer 5 area = 16000
[05/07 01:23:12   3140s] (I)      layer 6 area = 16000
[05/07 01:23:12   3140s] (I)      layer 7 area = 16000
[05/07 01:23:12   3140s] (I)      layer 8 area = 55000
[05/07 01:23:12   3140s] (I)      layer 9 area = 4000000
[05/07 01:23:12   3140s] (I)      GCell unit size   : 1672
[05/07 01:23:12   3140s] (I)      GCell multiplier  : 1
[05/07 01:23:12   3140s] (I)      GCell row height  : 1672
[05/07 01:23:12   3140s] (I)      Actual row height : 1672
[05/07 01:23:12   3140s] (I)      GCell align ref   : 10032 10032
[05/07 01:23:12   3140s] [NR-eGR] Track table information for default rule: 
[05/07 01:23:12   3140s] [NR-eGR] M1 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M2 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M3 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M4 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M5 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M6 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M7 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M8 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] M9 has single uniform track structure
[05/07 01:23:12   3140s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:23:12   3140s] (I)      ============== Default via ===============
[05/07 01:23:12   3140s] (I)      +---+------------------+-----------------+
[05/07 01:23:12   3140s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:23:12   3140s] (I)      +---+------------------+-----------------+
[05/07 01:23:12   3140s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:23:12   3140s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:23:12   3140s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:23:12   3140s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:23:12   3140s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:23:12   3140s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:23:12   3140s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:23:12   3140s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:23:12   3140s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:23:12   3140s] (I)      +---+------------------+-----------------+
[05/07 01:23:12   3140s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:23:12   3140s] [NR-eGR] Read 99082 PG shapes
[05/07 01:23:12   3140s] [NR-eGR] Read 0 clock shapes
[05/07 01:23:12   3140s] [NR-eGR] Read 0 other shapes
[05/07 01:23:12   3140s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:23:12   3140s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:23:12   3140s] [NR-eGR] #PG Blockages       : 99082
[05/07 01:23:12   3140s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:23:12   3140s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:23:12   3140s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:23:12   3140s] [NR-eGR] #Other Blockages    : 0
[05/07 01:23:12   3140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:23:12   3140s] (I)      Custom ignore net properties:
[05/07 01:23:12   3140s] (I)      1 : NotLegal
[05/07 01:23:12   3140s] (I)      Default ignore net properties:
[05/07 01:23:12   3140s] (I)      1 : Special
[05/07 01:23:12   3140s] (I)      2 : Analog
[05/07 01:23:12   3140s] (I)      3 : Fixed
[05/07 01:23:12   3140s] (I)      4 : Skipped
[05/07 01:23:12   3140s] (I)      5 : MixedSignal
[05/07 01:23:12   3140s] (I)      Prerouted net properties:
[05/07 01:23:12   3140s] (I)      1 : NotLegal
[05/07 01:23:12   3140s] (I)      2 : Special
[05/07 01:23:12   3140s] (I)      3 : Analog
[05/07 01:23:12   3140s] (I)      4 : Fixed
[05/07 01:23:12   3140s] (I)      5 : Skipped
[05/07 01:23:12   3140s] (I)      6 : MixedSignal
[05/07 01:23:12   3140s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:23:12   3140s] [NR-eGR] #prerouted nets         : 260
[05/07 01:23:12   3140s] [NR-eGR] #prerouted special nets : 0
[05/07 01:23:12   3140s] [NR-eGR] #prerouted wires        : 14555
[05/07 01:23:12   3140s] [NR-eGR] Read 43311 nets ( ignored 260 )
[05/07 01:23:12   3140s] (I)        Front-side 43311 ( ignored 260 )
[05/07 01:23:12   3140s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:23:12   3140s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:23:12   3140s] (I)      Reading macro buffers
[05/07 01:23:12   3140s] (I)      Number of macros with buffers: 0
[05/07 01:23:12   3140s] (I)      early_global_route_priority property id does not exist.
[05/07 01:23:12   3140s] (I)      Read Num Blocks=122102  Num Prerouted Wires=14555  Num CS=0
[05/07 01:23:12   3140s] (I)      Layer 1 (V) : #blockages 27801 : #preroutes 5956
[05/07 01:23:12   3140s] (I)      Layer 2 (H) : #blockages 28420 : #preroutes 5963
[05/07 01:23:12   3141s] (I)      Layer 3 (V) : #blockages 20745 : #preroutes 1565
[05/07 01:23:12   3141s] (I)      Layer 4 (H) : #blockages 21021 : #preroutes 575
[05/07 01:23:12   3141s] (I)      Layer 5 (V) : #blockages 13267 : #preroutes 275
[05/07 01:23:12   3141s] (I)      Layer 6 (H) : #blockages 9990 : #preroutes 167
[05/07 01:23:12   3141s] (I)      Layer 7 (V) : #blockages 858 : #preroutes 52
[05/07 01:23:12   3141s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 2
[05/07 01:23:12   3141s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:23:12   3141s] (I)      Number of ignored nets                =    260
[05/07 01:23:12   3141s] (I)      Number of connected nets              =      0
[05/07 01:23:12   3141s] (I)      Number of fixed nets                  =    260.  Ignored: Yes
[05/07 01:23:12   3141s] (I)      Number of clock nets                  =    260.  Ignored: No
[05/07 01:23:12   3141s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:23:12   3141s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:23:12   3141s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:23:12   3141s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:23:12   3141s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:23:12   3141s] (I)      Ndr track 0 does not exist
[05/07 01:23:12   3141s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:23:12   3141s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:23:12   3141s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:23:12   3141s] (I)      Site width          :   152  (dbu)
[05/07 01:23:12   3141s] (I)      Row height          :  1672  (dbu)
[05/07 01:23:12   3141s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:23:12   3141s] (I)      GCell width         :  1672  (dbu)
[05/07 01:23:12   3141s] (I)      GCell height        :  1672  (dbu)
[05/07 01:23:12   3141s] (I)      Grid                :   588   356    10
[05/07 01:23:12   3141s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:23:12   3141s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:23:12   3141s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:23:12   3141s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:23:12   3141s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:23:12   3141s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:23:12   3141s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:23:12   3141s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:23:12   3141s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:23:12   3141s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:23:12   3141s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:23:12   3141s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:23:12   3141s] (I)      --------------------------------------------------------
[05/07 01:23:12   3141s] 
[05/07 01:23:12   3141s] [NR-eGR] ============ Routing rule table ============
[05/07 01:23:12   3141s] [NR-eGR] Rule id: 3  Nets: 43051
[05/07 01:23:12   3141s] [NR-eGR] ========================================
[05/07 01:23:12   3141s] [NR-eGR] 
[05/07 01:23:12   3141s] (I)      ======== NDR :  =========
[05/07 01:23:12   3141s] (I)      +--------------+--------+
[05/07 01:23:12   3141s] (I)      |           ID |      0 |
[05/07 01:23:12   3141s] (I)      |         Name |        |
[05/07 01:23:12   3141s] (I)      |      Default |     no |
[05/07 01:23:12   3141s] (I)      |  Clk Special |     no |
[05/07 01:23:12   3141s] (I)      | Hard spacing |     no |
[05/07 01:23:12   3141s] (I)      |    NDR track | (none) |
[05/07 01:23:12   3141s] (I)      |      NDR via | (none) |
[05/07 01:23:12   3141s] (I)      |  Extra space |      0 |
[05/07 01:23:12   3141s] (I)      |      Shields |      2 |
[05/07 01:23:12   3141s] (I)      |   Demand (H) |      3 |
[05/07 01:23:12   3141s] (I)      |   Demand (V) |      3 |
[05/07 01:23:12   3141s] (I)      |        #Nets |      0 |
[05/07 01:23:12   3141s] (I)      +--------------+--------+
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      ======== NDR :  =========
[05/07 01:23:12   3141s] (I)      +--------------+--------+
[05/07 01:23:12   3141s] (I)      |           ID |      1 |
[05/07 01:23:12   3141s] (I)      |         Name |        |
[05/07 01:23:12   3141s] (I)      |      Default |     no |
[05/07 01:23:12   3141s] (I)      |  Clk Special |     no |
[05/07 01:23:12   3141s] (I)      | Hard spacing |     no |
[05/07 01:23:12   3141s] (I)      |    NDR track | (none) |
[05/07 01:23:12   3141s] (I)      |      NDR via | (none) |
[05/07 01:23:12   3141s] (I)      |  Extra space |      1 |
[05/07 01:23:12   3141s] (I)      |      Shields |      0 |
[05/07 01:23:12   3141s] (I)      |   Demand (H) |      2 |
[05/07 01:23:12   3141s] (I)      |   Demand (V) |      2 |
[05/07 01:23:12   3141s] (I)      |        #Nets |      0 |
[05/07 01:23:12   3141s] (I)      +--------------+--------+
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:23:12   3141s] (I)      +--------------+----------+
[05/07 01:23:12   3141s] (I)      |           ID |        2 |
[05/07 01:23:12   3141s] (I)      |         Name | CTS_RULE |
[05/07 01:23:12   3141s] (I)      |      Default |       no |
[05/07 01:23:12   3141s] (I)      |  Clk Special |       no |
[05/07 01:23:12   3141s] (I)      | Hard spacing |       no |
[05/07 01:23:12   3141s] (I)      |    NDR track |   (none) |
[05/07 01:23:12   3141s] (I)      |      NDR via |   (none) |
[05/07 01:23:12   3141s] (I)      |  Extra space |        0 |
[05/07 01:23:12   3141s] (I)      |      Shields |        0 |
[05/07 01:23:12   3141s] (I)      |   Demand (H) |        3 |
[05/07 01:23:12   3141s] (I)      |   Demand (V) |        3 |
[05/07 01:23:12   3141s] (I)      |        #Nets |        0 |
[05/07 01:23:12   3141s] (I)      +--------------+----------+
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:23:12   3141s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      ======== NDR :  =========
[05/07 01:23:12   3141s] (I)      +--------------+--------+
[05/07 01:23:12   3141s] (I)      |           ID |      3 |
[05/07 01:23:12   3141s] (I)      |         Name |        |
[05/07 01:23:12   3141s] (I)      |      Default |    yes |
[05/07 01:23:12   3141s] (I)      |  Clk Special |     no |
[05/07 01:23:12   3141s] (I)      | Hard spacing |     no |
[05/07 01:23:12   3141s] (I)      |    NDR track | (none) |
[05/07 01:23:12   3141s] (I)      |      NDR via | (none) |
[05/07 01:23:12   3141s] (I)      |  Extra space |      0 |
[05/07 01:23:12   3141s] (I)      |      Shields |      0 |
[05/07 01:23:12   3141s] (I)      |   Demand (H) |      1 |
[05/07 01:23:12   3141s] (I)      |   Demand (V) |      1 |
[05/07 01:23:12   3141s] (I)      |        #Nets |  43051 |
[05/07 01:23:12   3141s] (I)      +--------------+--------+
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:23:12   3141s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:23:12   3141s] (I)      =============== Blocked Tracks ===============
[05/07 01:23:12   3141s] (I)      +-------+---------+----------+---------------+
[05/07 01:23:12   3141s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:23:12   3141s] (I)      +-------+---------+----------+---------------+
[05/07 01:23:12   3141s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:23:12   3141s] (I)      |     2 | 2300828 |   998078 |        43.38% |
[05/07 01:23:12   3141s] (I)      |     3 | 1148364 |   477913 |        41.62% |
[05/07 01:23:12   3141s] (I)      |     4 | 1150592 |   499341 |        43.40% |
[05/07 01:23:12   3141s] (I)      |     5 |  573888 |   245570 |        42.79% |
[05/07 01:23:12   3141s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:23:12   3141s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:23:12   3141s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:23:12   3141s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:23:12   3141s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:23:12   3141s] (I)      +-------+---------+----------+---------------+
[05/07 01:23:12   3141s] (I)      Finished Import and model ( CPU: 0.72 sec, Real: 0.70 sec, Curr Mem: 6.27 MB )
[05/07 01:23:12   3141s] (I)      Reset routing kernel
[05/07 01:23:12   3141s] (I)      Started Global Routing ( Curr Mem: 6.27 MB )
[05/07 01:23:12   3141s] (I)      totalPins=159702  totalGlobalPin=155961 (97.66%)
[05/07 01:23:12   3141s] (I)      ================= Net Group Info =================
[05/07 01:23:12   3141s] (I)      +----+----------------+--------------+-----------+
[05/07 01:23:12   3141s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:23:12   3141s] (I)      +----+----------------+--------------+-----------+
[05/07 01:23:12   3141s] (I)      |  1 |          43051 |        M2(2) |  MRDL(10) |
[05/07 01:23:12   3141s] (I)      +----+----------------+--------------+-----------+
[05/07 01:23:12   3141s] (I)      total 2D Cap : 4306493 = (1406862 H, 2899631 V)
[05/07 01:23:12   3141s] (I)      total 2D Demand : 33059 = (13790 H, 19269 V)
[05/07 01:23:12   3141s] (I)      #blocked GCells = 0
[05/07 01:23:12   3141s] (I)      #regions = 1
[05/07 01:23:12   3141s] (I)      Adjusted 0 GCells for pin access
[05/07 01:23:12   3141s] [NR-eGR] Layer group 1: route 43051 net(s) in layer range [2, 10]
[05/07 01:23:12   3141s] (I)      
[05/07 01:23:12   3141s] (I)      ============  Phase 1a Route ============
[05/07 01:23:13   3142s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/07 01:23:13   3142s] (I)      Usage: 538257 = (318157 H, 220100 V) = (22.61% H, 7.59% V) = (5.320e+05um H, 3.680e+05um V)
[05/07 01:23:13   3142s] (I)      
[05/07 01:23:13   3142s] (I)      ============  Phase 1b Route ============
[05/07 01:23:13   3143s] (I)      Usage: 538601 = (318243 H, 220358 V) = (22.62% H, 7.60% V) = (5.321e+05um H, 3.684e+05um V)
[05/07 01:23:13   3143s] (I)      Overflow of layer group 1: 1.42% H + 0.03% V. EstWL: 9.005409e+05um
[05/07 01:23:13   3143s] (I)      Congestion metric : 2.65%H 0.07%V, 2.72%HV
[05/07 01:23:13   3143s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:23:13   3143s] (I)      
[05/07 01:23:13   3143s] (I)      ============  Phase 1c Route ============
[05/07 01:23:13   3143s] (I)      Level2 Grid: 118 x 72
[05/07 01:23:13   3143s] (I)      Usage: 538918 = (318257 H, 220661 V) = (22.62% H, 7.61% V) = (5.321e+05um H, 3.689e+05um V)
[05/07 01:23:13   3143s] (I)      
[05/07 01:23:13   3143s] (I)      ============  Phase 1d Route ============
[05/07 01:23:13   3143s] (I)      Usage: 539808 = (318340 H, 221468 V) = (22.63% H, 7.64% V) = (5.323e+05um H, 3.703e+05um V)
[05/07 01:23:13   3143s] (I)      
[05/07 01:23:13   3143s] (I)      ============  Phase 1e Route ============
[05/07 01:23:13   3143s] (I)      Usage: 539808 = (318340 H, 221468 V) = (22.63% H, 7.64% V) = (5.323e+05um H, 3.703e+05um V)
[05/07 01:23:13   3143s] [NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 9.025590e+05um
[05/07 01:23:13   3143s] (I)      
[05/07 01:23:13   3143s] (I)      ============  Phase 1l Route ============
[05/07 01:23:14   3145s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:23:14   3145s] (I)      Layer  2:    1347431    175171       324      905861     1390279    (39.45%) 
[05/07 01:23:14   3145s] (I)      Layer  3:     676010    220294      1762      458188      691158    (39.87%) 
[05/07 01:23:14   3145s] (I)      Layer  4:     663200     90421        37      454866      693204    (39.62%) 
[05/07 01:23:14   3145s] (I)      Layer  5:     331990     87036       322      225712      348961    (39.28%) 
[05/07 01:23:14   3145s] (I)      Layer  6:     558126     27490        39           0      574035    ( 0.00%) 
[05/07 01:23:14   3145s] (I)      Layer  7:     257120     38068       313       15438      271898    ( 5.37%) 
[05/07 01:23:14   3145s] (I)      Layer  8:     261861      2139         1       23418      263600    ( 8.16%) 
[05/07 01:23:14   3145s] (I)      Layer  9:     143228      3648         2       45199       98469    (31.46%) 
[05/07 01:23:14   3145s] (I)      Layer 10:      71355         3         0       47226       24528    (65.82%) 
[05/07 01:23:14   3145s] (I)      Total:       4310321    644270      2800     2175906     4356129    (33.31%) 
[05/07 01:23:14   3145s] (I)      
[05/07 01:23:14   3145s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:23:14   3145s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:23:14   3145s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:23:14   3145s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:23:14   3145s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:23:14   3145s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:14   3145s] [NR-eGR]      M2 ( 2)       194( 0.15%)        22( 0.02%)   ( 0.17%) 
[05/07 01:23:14   3145s] [NR-eGR]      M3 ( 3)      1394( 1.11%)        32( 0.03%)   ( 1.13%) 
[05/07 01:23:14   3145s] [NR-eGR]      M4 ( 4)        34( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/07 01:23:14   3145s] [NR-eGR]      M5 ( 5)       312( 0.25%)         1( 0.00%)   ( 0.25%) 
[05/07 01:23:14   3145s] [NR-eGR]      M6 ( 6)        24( 0.01%)         2( 0.00%)   ( 0.01%) 
[05/07 01:23:14   3145s] [NR-eGR]      M7 ( 7)       227( 0.11%)        21( 0.01%)   ( 0.13%) 
[05/07 01:23:14   3145s] [NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:14   3145s] [NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:14   3145s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:23:14   3145s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:23:14   3145s] [NR-eGR]        Total      2188( 0.17%)        78( 0.01%)   ( 0.17%) 
[05/07 01:23:14   3145s] [NR-eGR] 
[05/07 01:23:14   3145s] (I)      Finished Global Routing ( CPU: 4.28 sec, Real: 1.68 sec, Curr Mem: 6.28 MB )
[05/07 01:23:14   3145s] (I)      Updating congestion map
[05/07 01:23:14   3145s] (I)      total 2D Cap : 4328173 = (1414145 H, 2914028 V)
[05/07 01:23:14   3145s] [NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[05/07 01:23:14   3145s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.07 sec, Real: 2.46 sec, Curr Mem: 6.27 MB )
[05/07 01:23:14   3145s] Early Global Route congestion estimation runtime: 2.47 seconds, mem = 6667.7M
[05/07 01:23:14   3145s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:5.090, REAL:2.468, MEM:6667.7M, EPOCH TIME: 1746606194.210392
[05/07 01:23:14   3145s] OPERPROF: Starting HotSpotCal at level 1, MEM:6667.7M, EPOCH TIME: 1746606194.210460
[05/07 01:23:14   3145s] [hotspot] +------------+---------------+---------------+
[05/07 01:23:14   3145s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:23:14   3145s] [hotspot] +------------+---------------+---------------+
[05/07 01:23:14   3145s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 01:23:14   3145s] [hotspot] +------------+---------------+---------------+
[05/07 01:23:14   3145s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 01:23:14   3145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 01:23:14   3145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.023, MEM:6667.7M, EPOCH TIME: 1746606194.233035
[05/07 01:23:14   3145s] Skipped repairing congestion.
[05/07 01:23:14   3145s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:6667.7M, EPOCH TIME: 1746606194.233611
[05/07 01:23:14   3145s] Starting Early Global Route wiring: mem = 6667.7M
[05/07 01:23:14   3145s] (I)      Running track assignment and export wires
[05/07 01:23:14   3145s] (I)      Delete wires for 43051 nets 
[05/07 01:23:14   3145s] (I)      ============= Track Assignment ============
[05/07 01:23:14   3145s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.27 MB )
[05/07 01:23:14   3145s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:23:14   3145s] (I)      Run Multi-thread track assignment
[05/07 01:23:14   3147s] (I)      Finished Track Assignment (8T) ( CPU: 2.20 sec, Real: 0.36 sec, Curr Mem: 6.31 MB )
[05/07 01:23:14   3147s] (I)      Started Export ( Curr Mem: 6.31 MB )
[05/07 01:23:15   3148s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:23:15   3149s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/07 01:23:15   3149s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:15   3149s] [NR-eGR]               Length (um)    Vias 
[05/07 01:23:15   3149s] [NR-eGR] ----------------------------------
[05/07 01:23:15   3149s] [NR-eGR]  M1    (1H)             0  163551 
[05/07 01:23:15   3149s] [NR-eGR]  M2    (2V)        227470  218977 
[05/07 01:23:15   3149s] [NR-eGR]  M3    (3H)        346589   68962 
[05/07 01:23:15   3149s] [NR-eGR]  M4    (4V)        141688   15701 
[05/07 01:23:15   3149s] [NR-eGR]  M5    (5H)        143674    4368 
[05/07 01:23:15   3149s] [NR-eGR]  M6    (6V)         44734    2301 
[05/07 01:23:15   3149s] [NR-eGR]  M7    (7H)         63732     404 
[05/07 01:23:15   3149s] [NR-eGR]  M8    (8V)          3630     127 
[05/07 01:23:15   3149s] [NR-eGR]  M9    (9H)          6136       2 
[05/07 01:23:15   3149s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:23:15   3149s] [NR-eGR] ----------------------------------
[05/07 01:23:15   3149s] [NR-eGR]        Total       977658  474393 
[05/07 01:23:15   3149s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:15   3149s] [NR-eGR] Total half perimeter of net bounding box: 851776um
[05/07 01:23:15   3149s] [NR-eGR] Total length: 977658um, number of vias: 474393
[05/07 01:23:15   3149s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:23:15   3149s] (I)      == Layer wire length by net rule ==
[05/07 01:23:15   3149s] (I)                     Default  CTS_RULE 
[05/07 01:23:15   3149s] (I)      ---------------------------------
[05/07 01:23:15   3149s] (I)       M1    (1H)        0um       0um 
[05/07 01:23:15   3149s] (I)       M2    (2V)   227457um      13um 
[05/07 01:23:15   3149s] (I)       M3    (3H)   346588um       1um 
[05/07 01:23:15   3149s] (I)       M4    (4V)   141687um       1um 
[05/07 01:23:15   3149s] (I)       M5    (5H)   143673um       1um 
[05/07 01:23:15   3149s] (I)       M6    (6V)    44726um       7um 
[05/07 01:23:15   3149s] (I)       M7    (7H)    62411um    1321um 
[05/07 01:23:15   3149s] (I)       M8    (8V)     2856um     775um 
[05/07 01:23:15   3149s] (I)       M9    (9H)     6136um       0um 
[05/07 01:23:15   3149s] (I)       MRDL  (10V)       5um       0um 
[05/07 01:23:15   3149s] (I)      ---------------------------------
[05/07 01:23:15   3149s] (I)             Total  975539um    2119um 
[05/07 01:23:15   3149s] (I)      == Layer via count by net rule ==
[05/07 01:23:15   3149s] (I)                    Default  CTS_RULE 
[05/07 01:23:15   3149s] (I)      --------------------------------
[05/07 01:23:15   3149s] (I)       M1    (1H)    163523        28 
[05/07 01:23:15   3149s] (I)       M2    (2V)    218949        28 
[05/07 01:23:15   3149s] (I)       M3    (3H)     68934        28 
[05/07 01:23:15   3149s] (I)       M4    (4V)     15673        28 
[05/07 01:23:15   3149s] (I)       M5    (5H)      4340        28 
[05/07 01:23:15   3149s] (I)       M6    (6V)      2272        29 
[05/07 01:23:15   3149s] (I)       M7    (7H)       366        38 
[05/07 01:23:15   3149s] (I)       M8    (8V)       127         0 
[05/07 01:23:15   3149s] (I)       M9    (9H)         2         0 
[05/07 01:23:15   3149s] (I)       MRDL  (10V)        0         0 
[05/07 01:23:15   3149s] (I)      --------------------------------
[05/07 01:23:15   3149s] (I)             Total   474186       207 
[05/07 01:23:15   3149s] (I)      Finished Export ( CPU: 1.96 sec, Real: 0.86 sec, Curr Mem: 6.31 MB )
[05/07 01:23:15   3149s] (I)      Global routing data unavailable, rerun eGR
[05/07 01:23:15   3149s] (I)      Initializing eGR engine (regular)
[05/07 01:23:15   3149s] Set min layer with default ( 2 )
[05/07 01:23:15   3149s] Set max layer with default ( 127 )
[05/07 01:23:15   3149s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:23:15   3149s] Min route layer (adjusted) = 2
[05/07 01:23:15   3149s] Max route layer (adjusted) = 10
[05/07 01:23:15   3149s] (I)      clean place blk overflow:
[05/07 01:23:15   3149s] (I)      H : enabled 1.00 0
[05/07 01:23:15   3149s] (I)      V : enabled 1.00 0
[05/07 01:23:15   3149s] Early Global Route wiring runtime: 1.49 seconds, mem = 6706.8M
[05/07 01:23:15   3149s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:4.430, REAL:1.494, MEM:6706.8M, EPOCH TIME: 1746606195.727329
[05/07 01:23:15   3149s] Tdgp not enabled or already been cleared! skip clearing
[05/07 01:23:15   3149s] End of congRepair (cpu=0:00:09.6, real=0:00:04.0)
[05/07 01:23:15   3149s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:6706.8M, EPOCH TIME: 1746606195.733281
[05/07 01:23:15   3149s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:6706.8M, EPOCH TIME: 1746606195.733423
[05/07 01:23:15   3149s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:09.6/0:00:04.0 (2.4), totSession cpu/real = 0:52:30.9/0:19:46.1 (2.7), mem = 6706.8M
[05/07 01:23:15   3149s] 
[05/07 01:23:15   3149s] =============================================================================================
[05/07 01:23:15   3149s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    23.10-p003_1
[05/07 01:23:15   3149s] =============================================================================================
[05/07 01:23:15   3149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:23:15   3149s] ---------------------------------------------------------------------------------------------
[05/07 01:23:15   3149s] [ MISC                   ]          0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:09.6    2.4
[05/07 01:23:15   3149s] ---------------------------------------------------------------------------------------------
[05/07 01:23:15   3149s]  IncrReplace #1 TOTAL               0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:09.6    2.4
[05/07 01:23:15   3149s] ---------------------------------------------------------------------------------------------
[05/07 01:23:15   3149s] 
[05/07 01:23:15   3149s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/07 01:23:15   3149s]     Congestion Repair done. (took cpu=0:00:09.6 real=0:00:04.1)
[05/07 01:23:15   3149s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/07 01:23:15   3149s] OPERPROF: Starting DPlace-Init at level 1, MEM:6706.8M, EPOCH TIME: 1746606195.791212
[05/07 01:23:15   3149s] Processing tracks to init pin-track alignment.
[05/07 01:23:15   3149s] z: 2, totalTracks: 1
[05/07 01:23:15   3149s] z: 4, totalTracks: 1
[05/07 01:23:15   3149s] z: 6, totalTracks: 1
[05/07 01:23:15   3149s] z: 8, totalTracks: 1
[05/07 01:23:15   3149s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:23:15   3150s] Cell ORCA_TOP LLGs are deleted
[05/07 01:23:15   3150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:15   3150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:15   3150s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:23:15   3150s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:23:15   3150s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6706.8M, EPOCH TIME: 1746606195.842646
[05/07 01:23:15   3150s] Info: 98 insts are soft-fixed.
[05/07 01:23:15   3150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:15   3150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:23:15   3150s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6706.8M, EPOCH TIME: 1746606195.845106
[05/07 01:23:15   3150s] Max number of tech site patterns supported in site array is 256.
[05/07 01:23:15   3150s] Core basic site is unit
[05/07 01:23:15   3150s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:23:15   3150s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:23:15   3150s] Fast DP-INIT is on for default
[05/07 01:23:15   3150s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:23:15   3150s] SiteArray: use 1,466,368 bytes
[05/07 01:23:15   3150s] SiteArray: current memory after site array memory allocation 6708.2M
[05/07 01:23:15   3150s] SiteArray: FP blocked sites are writable
[05/07 01:23:15   3150s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:23:15   3150s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:23:15   3150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:23:15   3150s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6708.2M, EPOCH TIME: 1746606195.953671
[05/07 01:23:15   3150s] Process 988 wires and vias for routing blockage analysis
[05/07 01:23:15   3150s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.040, REAL:0.019, MEM:6708.2M, EPOCH TIME: 1746606195.973096
[05/07 01:23:16   3150s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:23:16   3150s] Atter site array init, number of instance map data is 0.
[05/07 01:23:16   3150s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.340, REAL:0.199, MEM:6708.2M, EPOCH TIME: 1746606196.044373
[05/07 01:23:16   3150s] 
[05/07 01:23:16   3150s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:23:16   3150s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:23:16   3150s] OPERPROF:     Starting CMU at level 3, MEM:6708.2M, EPOCH TIME: 1746606196.123176
[05/07 01:23:16   3150s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.010, MEM:6708.2M, EPOCH TIME: 1746606196.132801
[05/07 01:23:16   3150s] 
[05/07 01:23:16   3150s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:23:16   3150s] Info: 98 insts are soft-fixed.
[05/07 01:23:16   3150s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.460, REAL:0.306, MEM:6708.2M, EPOCH TIME: 1746606196.148239
[05/07 01:23:16   3150s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6708.2M, EPOCH TIME: 1746606196.148382
[05/07 01:23:16   3150s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:6708.2M, EPOCH TIME: 1746606196.149081
[05/07 01:23:16   3150s] 
[05/07 01:23:16   3150s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=6708.2MB).
[05/07 01:23:16   3150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.580, REAL:0.412, MEM:6708.2M, EPOCH TIME: 1746606196.203521
[05/07 01:23:16   3150s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:16.5 real=0:00:08.5)
[05/07 01:23:16   3150s]   Leaving CCOpt scope - extractRC...
[05/07 01:23:16   3150s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/07 01:23:16   3150s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:23:16   3150s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:23:16   3150s] Extraction called for design 'ORCA_TOP' of instances=40776 and nets=47211 using extraction engine 'preRoute' .
[05/07 01:23:16   3150s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:23:16   3150s] RC Extraction called in multi-corner(2) mode.
[05/07 01:23:16   3150s] RCMode: PreRoute
[05/07 01:23:16   3150s]       RC Corner Indexes            0       1   
[05/07 01:23:16   3150s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:23:16   3150s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:23:16   3150s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:23:16   3150s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:23:16   3150s] Shrink Factor                : 1.00000
[05/07 01:23:16   3150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:23:16   3150s] Using capacitance table file ...
[05/07 01:23:16   3150s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:23:16   3150s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:23:16   3150s] eee: pegSigSF=1.070000
[05/07 01:23:16   3150s] Initializing multi-corner capacitance tables ... 
[05/07 01:23:16   3150s] Initializing multi-corner resistance tables ...
[05/07 01:23:16   3150s] eee: Grid unit RC data computation started
[05/07 01:23:16   3151s] eee: Grid unit RC data computation completed
[05/07 01:23:16   3151s] eee: l=1 avDens=0.126188 usedTrk=14257.591326 availTrk=112987.225403 sigTrk=14257.591326
[05/07 01:23:16   3151s] eee: l=2 avDens=0.124310 usedTrk=13634.799874 availTrk=109683.731904 sigTrk=13634.799874
[05/07 01:23:16   3151s] eee: l=3 avDens=0.376804 usedTrk=20748.863798 availTrk=55065.368712 sigTrk=20748.863798
[05/07 01:23:16   3151s] eee: l=4 avDens=0.184583 usedTrk=10274.516638 availTrk=55663.417722 sigTrk=10274.516638
[05/07 01:23:16   3151s] eee: l=5 avDens=0.360381 usedTrk=10396.112370 availTrk=28847.548959 sigTrk=10396.112370
[05/07 01:23:16   3151s] eee: l=6 avDens=0.106782 usedTrk=5596.973319 availTrk=52415.000000 sigTrk=5596.973319
[05/07 01:23:16   3151s] eee: l=7 avDens=0.320352 usedTrk=8906.584261 availTrk=27802.500000 sigTrk=8921.024870
[05/07 01:23:16   3151s] eee: l=8 avDens=0.075219 usedTrk=1076.673027 availTrk=14313.750000 sigTrk=1076.673027
[05/07 01:23:16   3151s] eee: l=9 avDens=0.086526 usedTrk=367.032776 availTrk=4241.875000 sigTrk=367.032776
[05/07 01:23:16   3151s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:23:16   3151s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:23:16   3151s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:23:16   3151s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.360882 uaWl=1.000000 uaWlH=0.407400 aWlH=0.000000 lMod=0 pMax=0.889300 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:23:16   3151s] eee: NetCapCache creation started. (Current Mem: 6708.473M) 
[05/07 01:23:17   3151s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  Curr Mem: 6708.473M) 
[05/07 01:23:17   3151s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:23:17   3151s] eee: Metal Layers Info:
[05/07 01:23:17   3151s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:23:17   3151s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:23:17   3151s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:23:17   3151s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:23:17   3151s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:23:17   3151s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:23:17   3151s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:23:17   3151s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:23:17   3151s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:23:17   3151s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:23:17   3151s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:23:17   3151s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:23:17   3151s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:23:17   3151s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:23:17   3151s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:23:17   3151s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 6708.473M)
[05/07 01:23:17   3151s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/07 01:23:17   3151s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/07 01:23:17   3151s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:23:17   3151s] End AAE Lib Interpolated Model. (MEM=6708.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:23:17   3152s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
[05/07 01:23:17   3152s]   Clock DAG hash after clustering cong repair call: 6692454421105652724 5222649428051712333
[05/07 01:23:17   3152s]   CTS services accumulated run-time stats after clustering cong repair call:
[05/07 01:23:17   3152s]     delay calculator: calls=38393, total_wall_time=2.029s, mean_wall_time=0.053ms
[05/07 01:23:17   3152s]     legalizer: calls=349741, total_wall_time=0.708s, mean_wall_time=0.002ms
[05/07 01:23:17   3152s]     steiner router: calls=21429, total_wall_time=1.895s, mean_wall_time=0.088ms
[05/07 01:23:17   3152s]   Clock DAG stats after clustering cong repair call:
[05/07 01:23:17   3152s]     cell counts      : b=170, i=8, icg=32, dcg=0, l=40, total=250
[05/07 01:23:17   3152s]     sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:17   3152s]     misc counts      : r=21, pp=1, mci=39
[05/07 01:23:17   3152s]     cell areas       : b=811.482um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=120.210um^2, total=1210.234um^2
[05/07 01:23:17   3152s]     cell capacitance : b=286.546fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=38.239fF, total=413.475fF
[05/07 01:23:17   3152s]     sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:17   3152s]     wire capacitance : top=191.504fF, trunk=743.994fF, leaf=1831.115fF, total=2766.612fF
[05/07 01:23:17   3152s]     wire lengths     : top=2118.891um, trunk=8441.921um, leaf=18805.613um, total=29366.425um
[05/07 01:23:17   3152s]     hp wire lengths  : top=1740.096um, trunk=5594.056um, leaf=12254.796um, total=19588.948um
[05/07 01:23:17   3152s]   Clock DAG net violations after clustering cong repair call:
[05/07 01:23:17   3152s]     Remaining Transition : {count=19, worst=[0.113ns, 0.112ns, 0.105ns, 0.104ns, 0.104ns, 0.103ns, 0.101ns, 0.100ns, 0.100ns, 0.093ns, ...]} avg=0.081ns sd=0.037ns sum=1.546ns
[05/07 01:23:17   3152s]     Capacitance          : {count=1, worst=[0.498fF]} avg=0.498fF sd=0.000fF sum=0.498fF
[05/07 01:23:17   3152s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/07 01:23:17   3152s]     Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:17   3152s]     Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:17   3152s]     Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:17   3152s]     Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:17   3152s]     Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:17   3152s]     Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:17   3152s]     Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:17   3152s]     Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:17   3152s]     Trunk : target=0.243ns count=64 avg=0.115ns sd=0.134ns min=0.000ns max=0.356ns {48 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns} {0 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 16 <= 0.364ns, 0 > 0.364ns}
[05/07 01:23:17   3152s]     Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:17   3152s]     Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:17   3152s]     Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:17   3152s]     Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:17   3152s]     Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:17   3152s]     Leaf  : target=0.243ns count=171 avg=0.104ns sd=0.049ns min=0.028ns max=0.247ns {152 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 13 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:23:17   3152s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/07 01:23:17   3152s]      Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 
[05/07 01:23:17   3152s]      Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:17   3152s]      ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:17   3152s]    Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
[05/07 01:23:17   3152s]   Primary reporting skew groups after clustering cong repair call:
[05/07 01:23:17   3152s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
[05/07 01:23:17   3152s]         min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:17   3152s]         max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:17   3152s]   Skew group summary after clustering cong repair call:
[05/07 01:23:17   3152s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730, avg=0.692, sd=0.087, skn=-6.463, kur=41.882], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.591)
[05/07 01:23:17   3152s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
[05/07 01:23:17   3152s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992, avg=0.869, sd=0.160, skn=-4.149, kur=16.951], skew [0.883 vs 0.085*], 83.6% {0.888, 0.973} (wid=0.015 ws=0.015) (gid=0.990 gs=0.882)
[05/07 01:23:17   3152s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992, avg=0.485, sd=0.329, skn=-0.126, kur=-1.627], skew [0.883 vs 0.085*], 40% {0.109, 0.194} (wid=0.002 ws=0.001) (gid=0.990 gs=0.882)
[05/07 01:23:17   3152s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295, avg=1.148, sd=0.143, skn=-1.486, kur=1.656], skew [0.944 vs 0.085*], 53.8% {1.189, 1.274} (wid=0.057 ws=0.057) (gid=1.250 gs=0.900)
[05/07 01:23:17   3152s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295, avg=1.158, sd=0.141, skn=-1.757, kur=2.597], skew [0.944 vs 0.085*], 57% {1.189, 1.274} (wid=0.057 ws=0.056) (gid=1.250 gs=0.900)
[05/07 01:23:17   3152s]   CongRepair After Initial Clustering done. (took cpu=0:00:18.8 real=0:00:10.2)
[05/07 01:23:17   3152s]   Stage::Clustering done. (took cpu=0:00:39.3 real=0:00:19.3)
[05/07 01:23:17   3152s]   Stage::DRV Fixing...
[05/07 01:23:17   3152s]   Fixing clock tree slew time and max cap violations...
[05/07 01:23:17   3152s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 6692454421105652724 5222649428051712333
[05/07 01:23:17   3152s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[05/07 01:23:17   3152s]       delay calculator: calls=38393, total_wall_time=2.029s, mean_wall_time=0.053ms
[05/07 01:23:17   3152s]       legalizer: calls=349741, total_wall_time=0.708s, mean_wall_time=0.002ms
[05/07 01:23:17   3152s]       steiner router: calls=21429, total_wall_time=1.895s, mean_wall_time=0.088ms
[05/07 01:23:17   3152s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:23:18   3153s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/07 01:23:18   3153s]       cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
[05/07 01:23:18   3153s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:18   3153s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:18   3153s]       cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
[05/07 01:23:18   3153s]       cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
[05/07 01:23:18   3153s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:18   3153s]       wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
[05/07 01:23:18   3153s]       wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
[05/07 01:23:18   3153s]       hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
[05/07 01:23:18   3153s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/07 01:23:18   3153s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/07 01:23:18   3153s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:18   3153s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:18   3153s]       Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:18   3153s]       Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:18   3153s]       Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:18   3153s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/07 01:23:18   3153s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
[05/07 01:23:18   3153s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:18   3153s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:18   3153s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
[05/07 01:23:18   3153s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:18   3153s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:18   3153s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/07 01:23:18   3153s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]     Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:18   3153s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/07 01:23:18   3153s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/07 01:23:18   3153s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:23:18   3153s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 01:23:18   3153s]       cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
[05/07 01:23:18   3153s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:18   3153s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:18   3153s]       cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
[05/07 01:23:18   3153s]       cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
[05/07 01:23:18   3153s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:18   3153s]       wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
[05/07 01:23:18   3153s]       wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
[05/07 01:23:18   3153s]       hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
[05/07 01:23:18   3153s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/07 01:23:18   3153s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 01:23:18   3153s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:18   3153s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:18   3153s]       Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:18   3153s]       Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:18   3153s]       Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:18   3153s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/07 01:23:18   3153s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
[05/07 01:23:18   3153s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:18   3153s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:18   3153s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
[05/07 01:23:18   3153s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
[05/07 01:23:18   3153s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:18   3153s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:18   3153s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 01:23:18   3153s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730, avg=0.692, sd=0.087, skn=-6.463, kur=41.882], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.591)
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992, avg=0.869, sd=0.160, skn=-4.149, kur=16.951], skew [0.883 vs 0.085*], 83.6% {0.888, 0.973} (wid=0.015 ws=0.015) (gid=0.990 gs=0.882)
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992, avg=0.485, sd=0.329, skn=-0.126, kur=-1.627], skew [0.883 vs 0.085*], 40% {0.109, 0.194} (wid=0.002 ws=0.001) (gid=0.990 gs=0.882)
[05/07 01:23:18   3153s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295, avg=1.148, sd=0.143, skn=-1.486, kur=1.656], skew [0.944 vs 0.085*], 53.8% {1.189, 1.274} (wid=0.057 ws=0.057) (gid=1.250 gs=0.900)
[05/07 01:23:18   3153s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295, avg=1.158, sd=0.141, skn=-1.757, kur=2.597], skew [0.944 vs 0.085*], 57% {1.189, 1.274} (wid=0.057 ws=0.056) (gid=1.250 gs=0.900)
[05/07 01:23:18   3153s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:18   3153s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:23:18   3153s]   Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/07 01:23:18   3153s]   Stage::Insertion Delay Reduction...
[05/07 01:23:18   3153s]   Removing unnecessary root buffering...
[05/07 01:23:18   3153s]     Clock DAG hash before 'Removing unnecessary root buffering': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG hash after 'Removing unnecessary root buffering': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/07 01:23:18   3153s]       cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
[05/07 01:23:18   3153s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:18   3153s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:18   3153s]       cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
[05/07 01:23:18   3153s]       cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
[05/07 01:23:18   3153s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:18   3153s]       wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
[05/07 01:23:18   3153s]       wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
[05/07 01:23:18   3153s]       hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
[05/07 01:23:18   3153s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/07 01:23:18   3153s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/07 01:23:18   3153s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:18   3153s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:18   3153s]       Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:18   3153s]       Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:18   3153s]       Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:18   3153s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/07 01:23:18   3153s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
[05/07 01:23:18   3153s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:18   3153s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:18   3153s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
[05/07 01:23:18   3153s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:18   3153s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:18   3153s]     Skew group summary after 'Removing unnecessary root buffering':
[05/07 01:23:18   3153s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:18   3153s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:18   3153s]   Removing unconstrained drivers...
[05/07 01:23:18   3153s]     Clock DAG hash before 'Removing unconstrained drivers': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG hash after 'Removing unconstrained drivers': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/07 01:23:18   3153s]       cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
[05/07 01:23:18   3153s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:18   3153s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:18   3153s]       cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
[05/07 01:23:18   3153s]       cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
[05/07 01:23:18   3153s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:18   3153s]       wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
[05/07 01:23:18   3153s]       wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
[05/07 01:23:18   3153s]       hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
[05/07 01:23:18   3153s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/07 01:23:18   3153s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/07 01:23:18   3153s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:18   3153s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:18   3153s]       Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:18   3153s]       Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:18   3153s]       Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:18   3153s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/07 01:23:18   3153s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
[05/07 01:23:18   3153s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:18   3153s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:18   3153s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
[05/07 01:23:18   3153s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:18   3153s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:18   3153s]     Skew group summary after 'Removing unconstrained drivers':
[05/07 01:23:18   3153s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:18   3153s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:18   3153s]   Reducing insertion delay 1...
[05/07 01:23:18   3153s]     Clock DAG hash before 'Reducing insertion delay 1': 8116053794328888883 1249708353715725202
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[05/07 01:23:18   3153s]       delay calculator: calls=39869, total_wall_time=2.064s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349827, total_wall_time=0.730s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21625, total_wall_time=1.943s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG hash after 'Reducing insertion delay 1': 4859715675561268794 4495965217797076311
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[05/07 01:23:18   3153s]       delay calculator: calls=40294, total_wall_time=2.076s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349889, total_wall_time=0.748s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21762, total_wall_time=1.960s, mean_wall_time=0.090ms
[05/07 01:23:18   3153s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/07 01:23:18   3153s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:18   3153s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:18   3153s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:18   3153s]       cell areas       : b=815.548um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1210.234um^2
[05/07 01:23:18   3153s]       cell capacitance : b=287.670fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=417.112fF
[05/07 01:23:18   3153s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:18   3153s]       wire capacitance : top=191.504fF, trunk=745.004fF, leaf=1830.749fF, total=2767.257fF
[05/07 01:23:18   3153s]       wire lengths     : top=2118.891um, trunk=8451.193um, leaf=18801.357um, total=29371.441um
[05/07 01:23:18   3153s]       hp wire lengths  : top=1740.096um, trunk=5619.288um, leaf=12251.908um, total=19611.292um
[05/07 01:23:18   3153s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/07 01:23:18   3153s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/07 01:23:18   3153s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:18   3153s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:18   3153s]       Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:18   3153s]       Trunk : target=0.241ns count=1 avg=0.085ns sd=0.000ns min=0.085ns max=0.085ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:18   3153s]       Trunk : target=0.243ns count=66 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {58 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:18   3153s]       Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:18   3153s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/07 01:23:18   3153s]        Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 2 
[05/07 01:23:18   3153s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:18   3153s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
[05/07 01:23:18   3153s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
[05/07 01:23:18   3153s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:18   3153s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:18   3153s]     Skew group summary after 'Reducing insertion delay 1':
[05/07 01:23:18   3153s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
[05/07 01:23:18   3153s]     Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:18   3153s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:23:18   3153s]   Removing longest path buffering...
[05/07 01:23:18   3153s]     Clock DAG hash before 'Removing longest path buffering': 4859715675561268794 4495965217797076311
[05/07 01:23:18   3153s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[05/07 01:23:18   3153s]       delay calculator: calls=40294, total_wall_time=2.076s, mean_wall_time=0.052ms
[05/07 01:23:18   3153s]       legalizer: calls=349889, total_wall_time=0.748s, mean_wall_time=0.002ms
[05/07 01:23:18   3153s]       steiner router: calls=21762, total_wall_time=1.960s, mean_wall_time=0.090ms
[05/07 01:23:22   3157s] (I)      Filtering out regions for small cell: CGLPPRX2_LVT
[05/07 01:23:22   3157s]     Accumulated time to calculate placeable region: 2.28
[05/07 01:23:22   3157s]     Clock DAG hash after 'Removing longest path buffering': 2683948483442769234 16938936696860501915
[05/07 01:23:22   3157s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[05/07 01:23:22   3157s]       delay calculator: calls=45644, total_wall_time=2.649s, mean_wall_time=0.058ms
[05/07 01:23:22   3157s]       legalizer: calls=350343, total_wall_time=0.833s, mean_wall_time=0.002ms
[05/07 01:23:22   3157s]       steiner router: calls=22866, total_wall_time=2.509s, mean_wall_time=0.110ms
[05/07 01:23:22   3157s]     Clock DAG stats after 'Removing longest path buffering':
[05/07 01:23:22   3157s]       cell counts      : b=169, i=8, icg=32, dcg=0, l=40, total=249
[05/07 01:23:22   3157s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:22   3157s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:22   3157s]       cell areas       : b=775.393um^2, i=53.879um^2, icg=223.138um^2, dcg=0.000um^2, l=116.144um^2, total=1168.554um^2
[05/07 01:23:22   3157s]       cell capacitance : b=275.032fF, i=66.065fF, icg=22.619fF, dcg=0.000fF, l=40.752fF, total=404.467fF
[05/07 01:23:22   3157s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:22   3157s]       wire capacitance : top=191.504fF, trunk=743.010fF, leaf=1830.749fF, total=2765.262fF
[05/07 01:23:22   3157s]       wire lengths     : top=2118.891um, trunk=8430.826um, leaf=18801.357um, total=29351.074um
[05/07 01:23:22   3157s]       hp wire lengths  : top=1740.096um, trunk=5611.536um, leaf=12251.908um, total=19603.540um
[05/07 01:23:22   3157s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/07 01:23:22   3157s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/07 01:23:22   3157s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:22   3157s]       Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:22   3157s]       Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:22   3157s]       Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:22   3157s]       Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:22   3157s]       Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:22   3157s]       Trunk : target=0.235ns count=6 avg=0.090ns sd=0.032ns min=0.073ns max=0.155ns {5 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:22   3157s]       Trunk : target=0.240ns count=1 avg=0.121ns sd=0.000ns min=0.121ns max=0.121ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/07 01:23:22   3157s]       Trunk : target=0.241ns count=1 avg=0.085ns sd=0.000ns min=0.085ns max=0.085ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:22   3157s]       Trunk : target=0.243ns count=63 avg=0.067ns sd=0.055ns min=0.000ns max=0.164ns {55 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:22   3157s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:22   3157s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:22   3157s]       Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:22   3157s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:22   3157s]       Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:22   3157s]       Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:22   3157s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/07 01:23:22   3157s]        Bufs: NBUFFX32_LVT: 20 NBUFFX8_LVT: 145 NBUFFX4_LVT: 2 NBUFFX2_LVT: 2 
[05/07 01:23:22   3157s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:22   3157s]        ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 13 
[05/07 01:23:22   3157s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
[05/07 01:23:22   3157s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/07 01:23:22   3157s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.451], skew [1.182 vs 0.085*]
[05/07 01:23:22   3157s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:22   3157s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK
[05/07 01:23:22   3157s]     Skew group summary after 'Removing longest path buffering':
[05/07 01:23:22   3157s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
[05/07 01:23:22   3157s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.451], skew [1.182 vs 0.085*]
[05/07 01:23:22   3157s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
[05/07 01:23:22   3157s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
[05/07 01:23:22   3157s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.213], skew [0.863 vs 0.085*]
[05/07 01:23:22   3157s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.213], skew [0.863 vs 0.085*]
[05/07 01:23:22   3157s]     Legalizer API calls during this step: 454 succeeded with high effort: 454 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:22   3157s]   Removing longest path buffering done. (took cpu=0:00:03.8 real=0:00:03.8)
[05/07 01:23:22   3157s]   Reducing delay of long paths...
[05/07 01:23:22   3157s]     Clock DAG hash before 'Reducing delay of long paths': 2683948483442769234 16938936696860501915
[05/07 01:23:22   3157s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[05/07 01:23:22   3157s]       delay calculator: calls=45644, total_wall_time=2.649s, mean_wall_time=0.058ms
[05/07 01:23:22   3157s]       legalizer: calls=350343, total_wall_time=0.833s, mean_wall_time=0.002ms
[05/07 01:23:22   3157s]       steiner router: calls=22866, total_wall_time=2.509s, mean_wall_time=0.110ms
[05/07 01:23:44   3179s]     Clock DAG hash after 'Reducing delay of long paths': 12226022282984281644 6931490932432349792
[05/07 01:23:44   3179s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[05/07 01:23:44   3179s]       delay calculator: calls=84123, total_wall_time=5.584s, mean_wall_time=0.066ms
[05/07 01:23:44   3179s]       legalizer: calls=360433, total_wall_time=1.254s, mean_wall_time=0.003ms
[05/07 01:23:44   3179s]       steiner router: calls=41309, total_wall_time=6.220s, mean_wall_time=0.151ms
[05/07 01:23:44   3179s]     Clock DAG stats after 'Reducing delay of long paths':
[05/07 01:23:44   3179s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:44   3179s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:44   3179s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:44   3179s]       cell areas       : b=759.128um^2, i=53.879um^2, icg=215.514um^2, dcg=0.000um^2, l=115.636um^2, total=1144.156um^2
[05/07 01:23:44   3179s]       cell capacitance : b=270.857fF, i=66.065fF, icg=22.591fF, dcg=0.000fF, l=40.789fF, total=400.302fF
[05/07 01:23:44   3179s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:44   3179s]       wire capacitance : top=191.504fF, trunk=618.649fF, leaf=2326.183fF, total=3136.336fF
[05/07 01:23:44   3179s]       wire lengths     : top=2118.891um, trunk=6993.360um, leaf=24336.444um, total=33448.695um
[05/07 01:23:44   3179s]       hp wire lengths  : top=1740.096um, trunk=4899.112um, leaf=17649.884um, total=24289.092um
[05/07 01:23:44   3179s]     Clock DAG net violations after 'Reducing delay of long paths': none
[05/07 01:23:44   3179s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[05/07 01:23:44   3179s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:44   3179s]       Trunk : target=0.075ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:44   3179s]       Trunk : target=0.078ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:44   3179s]       Trunk : target=0.175ns count=2 avg=0.023ns sd=0.000ns min=0.022ns max=0.023ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:44   3179s]       Trunk : target=0.177ns count=3 avg=0.061ns sd=0.008ns min=0.056ns max=0.070ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:44   3179s]       Trunk : target=0.180ns count=2 avg=0.080ns sd=0.001ns min=0.079ns max=0.081ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:44   3179s]       Trunk : target=0.184ns count=11 avg=0.122ns sd=0.016ns min=0.109ns max=0.151ns {4 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:44   3179s]       Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:44   3179s]       Trunk : target=0.235ns count=5 avg=0.089ns sd=0.037ns min=0.070ns max=0.155ns {4 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:44   3179s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:44   3179s]       Trunk : target=0.243ns count=63 avg=0.067ns sd=0.055ns min=0.000ns max=0.164ns {55 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.175ns count=3 avg=0.038ns sd=0.016ns min=0.029ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.243ns count=173 avg=0.107ns sd=0.048ns min=0.028ns max=0.242ns {155 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:44   3179s]     Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
[05/07 01:23:44   3179s]        Bufs: NBUFFX32_LVT: 15 NBUFFX16_LVT: 4 NBUFFX8_LVT: 147 NBUFFX4_LVT: 4 NBUFFX2_LVT: 2 
[05/07 01:23:44   3179s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:44   3179s]        ICGs: CGLNPRX8_LVT: 11 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 3 
[05/07 01:23:44   3179s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 5 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
[05/07 01:23:44   3179s]     Primary reporting skew groups after 'Reducing delay of long paths':
[05/07 01:23:44   3179s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350, avg=1.289, sd=0.076, skn=-7.257, kur=88.417], skew [1.081 vs 0.085*], 70.3% {1.275, 1.350} (wid=0.108 ws=0.081) (gid=1.298 gs=1.059)
[05/07 01:23:44   3179s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:44   3179s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:44   3179s]     Skew group summary after 'Reducing delay of long paths':
[05/07 01:23:44   3179s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730, avg=0.692, sd=0.087, skn=-6.463, kur=41.882], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.591)
[05/07 01:23:44   3179s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350, avg=1.289, sd=0.076, skn=-7.257, kur=88.417], skew [1.081 vs 0.085*], 70.3% {1.275, 1.350} (wid=0.108 ws=0.081) (gid=1.298 gs=1.059)
[05/07 01:23:44   3179s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.110, max=0.877, avg=0.782, sd=0.139, skn=-4.345, kur=18.264], skew [0.768 vs 0.085*], 90.7% {0.747, 0.832} (wid=0.015 ws=0.015) (gid=0.876 gs=0.767)
[05/07 01:23:44   3179s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.110, max=0.877, avg=0.462, sd=0.307, skn=-0.211, kur=-1.844], skew [0.768 vs 0.085*], 40% {0.110, 0.194} (wid=0.002 ws=0.001) (gid=0.876 gs=0.767)
[05/07 01:23:44   3179s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.111, avg=1.036, sd=0.090, skn=-1.964, kur=5.643], skew [0.760 vs 0.085*], 66.8% {1.021, 1.106} (wid=0.057 ws=0.057) (gid=1.094 gs=0.745)
[05/07 01:23:44   3179s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.111, avg=1.041, sd=0.091, skn=-2.161, kur=6.376], skew [0.760 vs 0.085*], 70.8% {1.021, 1.106} (wid=0.057 ws=0.056) (gid=1.094 gs=0.745)
[05/07 01:23:44   3179s]     Legalizer API calls during this step: 10090 succeeded with high effort: 10090 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:44   3179s]   Reducing delay of long paths done. (took cpu=0:00:21.9 real=0:00:21.9)
[05/07 01:23:44   3179s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:26.1 real=0:00:26.0)
[05/07 01:23:44   3179s]   CCOpt::Phase::Construction done. (took cpu=0:01:06 real=0:00:45.9)
[05/07 01:23:44   3179s]   
[05/07 01:23:44   3179s]   
[05/07 01:23:44   3179s]   CCOpt::Phase::Implementation...
[05/07 01:23:44   3179s]   Stage::Reducing Power...
[05/07 01:23:44   3179s]   Improving clock tree routing...
[05/07 01:23:44   3179s]     Clock DAG hash before 'Improving clock tree routing': 12226022282984281644 6931490932432349792
[05/07 01:23:44   3179s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[05/07 01:23:44   3179s]       delay calculator: calls=84123, total_wall_time=5.584s, mean_wall_time=0.066ms
[05/07 01:23:44   3179s]       legalizer: calls=360433, total_wall_time=1.254s, mean_wall_time=0.003ms
[05/07 01:23:44   3179s]       steiner router: calls=41309, total_wall_time=6.220s, mean_wall_time=0.151ms
[05/07 01:23:44   3179s]     Iteration 1...
[05/07 01:23:44   3179s]     Iteration 1 done.
[05/07 01:23:44   3179s]     Clock DAG hash after 'Improving clock tree routing': 6600726645029387301 12085096252338840445
[05/07 01:23:44   3179s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[05/07 01:23:44   3179s]       delay calculator: calls=84323, total_wall_time=5.590s, mean_wall_time=0.066ms
[05/07 01:23:44   3179s]       legalizer: calls=360531, total_wall_time=1.285s, mean_wall_time=0.004ms
[05/07 01:23:44   3179s]       steiner router: calls=41397, total_wall_time=6.241s, mean_wall_time=0.151ms
[05/07 01:23:44   3179s]     Clock DAG stats after 'Improving clock tree routing':
[05/07 01:23:44   3179s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:44   3179s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:44   3179s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:44   3179s]       cell areas       : b=759.128um^2, i=53.879um^2, icg=215.514um^2, dcg=0.000um^2, l=115.636um^2, total=1144.156um^2
[05/07 01:23:44   3179s]       cell capacitance : b=270.857fF, i=66.065fF, icg=22.591fF, dcg=0.000fF, l=40.789fF, total=400.302fF
[05/07 01:23:44   3179s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:44   3179s]       wire capacitance : top=191.504fF, trunk=618.600fF, leaf=2326.183fF, total=3136.287fF
[05/07 01:23:44   3179s]       wire lengths     : top=2118.891um, trunk=6992.753um, leaf=24336.444um, total=33448.088um
[05/07 01:23:44   3179s]       hp wire lengths  : top=1740.096um, trunk=4899.112um, leaf=17649.884um, total=24289.092um
[05/07 01:23:44   3179s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/07 01:23:44   3179s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/07 01:23:44   3179s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:44   3179s]       Trunk : target=0.075ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:44   3179s]       Trunk : target=0.078ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:44   3179s]       Trunk : target=0.175ns count=2 avg=0.023ns sd=0.000ns min=0.022ns max=0.023ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:44   3179s]       Trunk : target=0.177ns count=3 avg=0.061ns sd=0.008ns min=0.056ns max=0.070ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:44   3179s]       Trunk : target=0.180ns count=2 avg=0.080ns sd=0.001ns min=0.079ns max=0.081ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:44   3179s]       Trunk : target=0.184ns count=11 avg=0.122ns sd=0.016ns min=0.109ns max=0.151ns {4 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:44   3179s]       Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:44   3179s]       Trunk : target=0.235ns count=5 avg=0.089ns sd=0.037ns min=0.070ns max=0.155ns {4 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:44   3179s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:44   3179s]       Trunk : target=0.243ns count=63 avg=0.067ns sd=0.055ns min=0.000ns max=0.164ns {55 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.175ns count=3 avg=0.038ns sd=0.016ns min=0.029ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:44   3179s]       Leaf  : target=0.243ns count=173 avg=0.107ns sd=0.048ns min=0.028ns max=0.242ns {155 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:44   3179s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/07 01:23:44   3179s]        Bufs: NBUFFX32_LVT: 15 NBUFFX16_LVT: 4 NBUFFX8_LVT: 147 NBUFFX4_LVT: 4 NBUFFX2_LVT: 2 
[05/07 01:23:44   3179s]        Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
[05/07 01:23:44   3179s]        ICGs: CGLNPRX8_LVT: 11 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 3 
[05/07 01:23:44   3179s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 5 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
[05/07 01:23:44   3179s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/07 01:23:44   3179s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350], skew [1.081 vs 0.085*]
[05/07 01:23:44   3179s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:44   3179s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:44   3179s]     Skew group summary after 'Improving clock tree routing':
[05/07 01:23:44   3179s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
[05/07 01:23:44   3179s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350], skew [1.081 vs 0.085*]
[05/07 01:23:44   3179s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.110, max=0.877], skew [0.768 vs 0.085*]
[05/07 01:23:44   3179s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.110, max=0.877], skew [0.768 vs 0.085*]
[05/07 01:23:44   3179s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.111], skew [0.760 vs 0.085*]
[05/07 01:23:44   3179s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.111], skew [0.760 vs 0.085*]
[05/07 01:23:44   3179s]     Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:44   3179s]   Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.2)
[05/07 01:23:44   3179s]   Reducing clock tree power 1...
[05/07 01:23:44   3179s]     Clock DAG hash before 'Reducing clock tree power 1': 6600726645029387301 12085096252338840445
[05/07 01:23:44   3179s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[05/07 01:23:44   3179s]       delay calculator: calls=84323, total_wall_time=5.590s, mean_wall_time=0.066ms
[05/07 01:23:44   3179s]       legalizer: calls=360531, total_wall_time=1.285s, mean_wall_time=0.004ms
[05/07 01:23:44   3179s]       steiner router: calls=41397, total_wall_time=6.241s, mean_wall_time=0.151ms
[05/07 01:23:44   3179s]     Resizing gates: 
[05/07 01:23:44   3179s]     Legalizer releasing space for clock trees
[05/07 01:23:44   3179s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 01:23:44   3181s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:44   3181s]     100% 
[05/07 01:23:44   3181s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 6405624861887822342 5640598755266228898
[05/07 01:23:44   3181s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[05/07 01:23:44   3181s]       delay calculator: calls=86509, total_wall_time=5.774s, mean_wall_time=0.067ms
[05/07 01:23:44   3181s]       legalizer: calls=361138, total_wall_time=1.310s, mean_wall_time=0.004ms
[05/07 01:23:44   3181s]       steiner router: calls=41778, total_wall_time=6.377s, mean_wall_time=0.153ms
[05/07 01:23:44   3181s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[05/07 01:23:44   3181s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:44   3181s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:44   3181s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:44   3181s]       cell areas       : b=629.261um^2, i=43.713um^2, icg=213.989um^2, dcg=0.000um^2, l=115.127um^2, total=1002.090um^2
[05/07 01:23:44   3181s]       cell capacitance : b=220.614fF, i=64.848fF, icg=22.586fF, dcg=0.000fF, l=40.827fF, total=348.875fF
[05/07 01:23:44   3181s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:44   3181s]       wire capacitance : top=191.504fF, trunk=618.719fF, leaf=2326.764fF, total=3136.986fF
[05/07 01:23:44   3181s]       wire lengths     : top=2118.891um, trunk=6994.577um, leaf=24343.132um, total=33456.600um
[05/07 01:23:44   3181s]       hp wire lengths  : top=1740.096um, trunk=4896.680um, leaf=17662.804um, total=24299.580um
[05/07 01:23:44   3181s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[05/07 01:23:44   3181s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[05/07 01:23:44   3181s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:44   3181s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:44   3181s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:44   3181s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:44   3181s]       Trunk : target=0.177ns count=4 avg=0.060ns sd=0.007ns min=0.056ns max=0.070ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:44   3181s]       Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:44   3181s]       Trunk : target=0.184ns count=10 avg=0.123ns sd=0.016ns min=0.109ns max=0.151ns {3 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:44   3181s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:44   3181s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:44   3181s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:44   3181s]       Trunk : target=0.243ns count=63 avg=0.067ns sd=0.050ns min=0.000ns max=0.146ns {61 <= 0.146ns, 2 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:44   3181s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:44   3181s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:44   3181s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:44   3181s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:44   3181s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:44   3181s]       Leaf  : target=0.243ns count=173 avg=0.114ns sd=0.047ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:44   3181s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[05/07 01:23:44   3181s]        Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 2 NBUFFX8_LVT: 118 NBUFFX4_LVT: 36 NBUFFX2_LVT: 11 
[05/07 01:23:44   3181s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:44   3181s]        ICGs: CGLNPRX8_LVT: 10 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 4 
[05/07 01:23:44   3181s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:44   3181s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[05/07 01:23:44   3181s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.348], skew [1.078 vs 0.085*]
[05/07 01:23:44   3181s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:44   3181s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK
[05/07 01:23:44   3181s]     Skew group summary after reducing clock tree power 1 iteration 1:
[05/07 01:23:44   3181s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.109, max=0.726], skew [0.616 vs 0.085*]
[05/07 01:23:44   3181s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.348], skew [1.078 vs 0.085*]
[05/07 01:23:44   3181s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
[05/07 01:23:44   3181s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
[05/07 01:23:44   3181s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
[05/07 01:23:44   3181s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
[05/07 01:23:44   3181s]     Resizing gates: 
[05/07 01:23:44   3181s]     Legalizer releasing space for clock trees
[05/07 01:23:44   3181s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 01:23:45   3182s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:45   3182s]     100% 
[05/07 01:23:45   3182s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 1858942404821647034 16521070266566969446
[05/07 01:23:45   3182s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[05/07 01:23:45   3182s]       delay calculator: calls=87891, total_wall_time=5.933s, mean_wall_time=0.068ms
[05/07 01:23:45   3182s]       legalizer: calls=361693, total_wall_time=1.327s, mean_wall_time=0.004ms
[05/07 01:23:45   3182s]       steiner router: calls=42047, total_wall_time=6.472s, mean_wall_time=0.154ms
[05/07 01:23:45   3182s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[05/07 01:23:45   3182s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:45   3182s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:45   3182s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:45   3182s]       cell areas       : b=629.261um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1000.565um^2
[05/07 01:23:45   3182s]       cell capacitance : b=220.614fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=348.870fF
[05/07 01:23:45   3182s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:45   3182s]       wire capacitance : top=191.504fF, trunk=618.875fF, leaf=2326.764fF, total=3137.142fF
[05/07 01:23:45   3182s]       wire lengths     : top=2118.891um, trunk=6996.401um, leaf=24343.132um, total=33458.424um
[05/07 01:23:45   3182s]       hp wire lengths  : top=1740.096um, trunk=4896.680um, leaf=17662.804um, total=24299.580um
[05/07 01:23:45   3182s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[05/07 01:23:45   3182s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[05/07 01:23:45   3182s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:45   3182s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:45   3182s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:45   3182s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:45   3182s]       Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:45   3182s]       Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:45   3182s]       Trunk : target=0.184ns count=9 avg=0.124ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:45   3182s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:45   3182s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:45   3182s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:45   3182s]       Trunk : target=0.243ns count=63 avg=0.067ns sd=0.050ns min=0.000ns max=0.146ns {61 <= 0.146ns, 2 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:45   3182s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:45   3182s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:45   3182s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:45   3182s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:45   3182s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:45   3182s]       Leaf  : target=0.243ns count=173 avg=0.114ns sd=0.047ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:45   3182s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[05/07 01:23:45   3182s]        Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 2 NBUFFX8_LVT: 118 NBUFFX4_LVT: 36 NBUFFX2_LVT: 11 
[05/07 01:23:45   3182s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:45   3182s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:45   3182s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:45   3182s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[05/07 01:23:45   3182s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
[05/07 01:23:45   3182s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:45   3182s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__0_/CLK
[05/07 01:23:45   3182s]     Skew group summary after reducing clock tree power 1 iteration 2:
[05/07 01:23:45   3182s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.109, max=0.726], skew [0.616 vs 0.085*]
[05/07 01:23:45   3182s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
[05/07 01:23:45   3182s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
[05/07 01:23:45   3182s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
[05/07 01:23:45   3182s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
[05/07 01:23:45   3182s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
[05/07 01:23:45   3182s]     Resizing gates: 
[05/07 01:23:45   3182s]     Legalizer releasing space for clock trees
[05/07 01:23:45   3182s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 01:23:45   3184s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:45   3184s]     100% 
[05/07 01:23:45   3184s]     Clock DAG hash after 'Reducing clock tree power 1': 1858942404821647034 16521070266566969446
[05/07 01:23:45   3184s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[05/07 01:23:45   3184s]       delay calculator: calls=89278, total_wall_time=6.090s, mean_wall_time=0.068ms
[05/07 01:23:45   3184s]       legalizer: calls=362247, total_wall_time=1.344s, mean_wall_time=0.004ms
[05/07 01:23:45   3184s]       steiner router: calls=42319, total_wall_time=6.572s, mean_wall_time=0.155ms
[05/07 01:23:45   3184s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/07 01:23:45   3184s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:45   3184s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:45   3184s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:45   3184s]       cell areas       : b=629.261um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1000.565um^2
[05/07 01:23:45   3184s]       cell capacitance : b=220.614fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=348.870fF
[05/07 01:23:45   3184s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:45   3184s]       wire capacitance : top=191.504fF, trunk=618.875fF, leaf=2326.764fF, total=3137.142fF
[05/07 01:23:45   3184s]       wire lengths     : top=2118.891um, trunk=6996.401um, leaf=24343.132um, total=33458.424um
[05/07 01:23:45   3184s]       hp wire lengths  : top=1740.096um, trunk=4896.680um, leaf=17662.804um, total=24299.580um
[05/07 01:23:45   3184s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/07 01:23:45   3184s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/07 01:23:45   3184s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:45   3184s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:45   3184s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:45   3184s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:45   3184s]       Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:45   3184s]       Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:45   3184s]       Trunk : target=0.184ns count=9 avg=0.124ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:45   3184s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:45   3184s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:45   3184s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:45   3184s]       Trunk : target=0.243ns count=63 avg=0.067ns sd=0.050ns min=0.000ns max=0.146ns {61 <= 0.146ns, 2 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:45   3184s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:45   3184s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:45   3184s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:45   3184s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:45   3184s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:45   3184s]       Leaf  : target=0.243ns count=173 avg=0.114ns sd=0.047ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:45   3184s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/07 01:23:45   3184s]        Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 2 NBUFFX8_LVT: 118 NBUFFX4_LVT: 36 NBUFFX2_LVT: 11 
[05/07 01:23:45   3184s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:45   3184s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:45   3184s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:45   3184s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/07 01:23:45   3184s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
[05/07 01:23:45   3184s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:45   3184s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__0_/CLK
[05/07 01:23:45   3184s]     Skew group summary after 'Reducing clock tree power 1':
[05/07 01:23:45   3184s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.109, max=0.726], skew [0.616 vs 0.085*]
[05/07 01:23:45   3184s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
[05/07 01:23:45   3184s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
[05/07 01:23:45   3184s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
[05/07 01:23:45   3184s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
[05/07 01:23:45   3184s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
[05/07 01:23:45   3184s]     Legalizer API calls during this step: 1716 succeeded with high effort: 1716 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:45   3184s]   Reducing clock tree power 1 done. (took cpu=0:00:04.3 real=0:00:01.1)
[05/07 01:23:45   3184s]   Reducing clock tree power 2...
[05/07 01:23:45   3184s]     Clock DAG hash before 'Reducing clock tree power 2': 1858942404821647034 16521070266566969446
[05/07 01:23:45   3184s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[05/07 01:23:45   3184s]       delay calculator: calls=89278, total_wall_time=6.090s, mean_wall_time=0.068ms
[05/07 01:23:45   3184s]       legalizer: calls=362247, total_wall_time=1.344s, mean_wall_time=0.004ms
[05/07 01:23:45   3184s]       steiner router: calls=42319, total_wall_time=6.572s, mean_wall_time=0.155ms
[05/07 01:23:46   3184s]     Path optimization required 1226 stage delay updates 
[05/07 01:23:46   3184s]     Clock DAG hash after 'Reducing clock tree power 2': 14242774976766093905 7805279005828477545
[05/07 01:23:46   3184s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[05/07 01:23:46   3184s]       delay calculator: calls=91858, total_wall_time=6.149s, mean_wall_time=0.067ms
[05/07 01:23:46   3184s]       legalizer: calls=362827, total_wall_time=1.378s, mean_wall_time=0.004ms
[05/07 01:23:46   3184s]       steiner router: calls=43539, total_wall_time=6.691s, mean_wall_time=0.154ms
[05/07 01:23:46   3184s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/07 01:23:46   3184s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:46   3184s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:46   3184s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:46   3184s]       cell areas       : b=632.564um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1003.869um^2
[05/07 01:23:46   3184s]       cell capacitance : b=221.593fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=349.849fF
[05/07 01:23:46   3184s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:46   3184s]       wire capacitance : top=191.504fF, trunk=713.779fF, leaf=2382.032fF, total=3287.315fF
[05/07 01:23:46   3184s]       wire lengths     : top=2118.891um, trunk=8094.601um, leaf=24963.444um, total=35176.936um
[05/07 01:23:46   3184s]       hp wire lengths  : top=1740.096um, trunk=5771.288um, leaf=18272.324um, total=25783.708um
[05/07 01:23:46   3184s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/07 01:23:46   3184s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/07 01:23:46   3184s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:46   3184s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:46   3184s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:46   3184s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:46   3184s]       Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:46   3184s]       Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:46   3184s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:46   3184s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:46   3184s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:46   3184s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:46   3184s]       Trunk : target=0.243ns count=63 avg=0.073ns sd=0.054ns min=0.000ns max=0.174ns {58 <= 0.146ns, 5 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:46   3184s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:46   3184s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:46   3184s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:46   3184s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:46   3184s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:46   3184s]       Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.047ns min=0.028ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:46   3184s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/07 01:23:46   3184s]        Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 3 NBUFFX8_LVT: 117 NBUFFX4_LVT: 38 NBUFFX2_LVT: 9 
[05/07 01:23:46   3184s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:46   3184s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:46   3184s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:46   3184s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/07 01:23:46   3184s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.332, avg=1.256, sd=0.072, skn=-7.491, kur=93.899], skew [1.062 vs 0.085*], 70.3% {1.209, 1.294} (wid=0.106 ws=0.079) (gid=1.289 gs=1.050)
[05/07 01:23:46   3184s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:46   3184s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__0_/CLK
[05/07 01:23:46   3184s]     Skew group summary after 'Reducing clock tree power 2':
[05/07 01:23:46   3184s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.236, max=0.776, avg=0.747, sd=0.074, skn=-6.515, kur=42.303], skew [0.540 vs 0.085*], 98% {0.724, 0.776} (wid=0.045 ws=0.042) (gid=0.762 gs=0.542)
[05/07 01:23:46   3184s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.332, avg=1.256, sd=0.072, skn=-7.491, kur=93.899], skew [1.062 vs 0.085*], 70.3% {1.209, 1.294} (wid=0.106 ws=0.079) (gid=1.289 gs=1.050)
[05/07 01:23:46   3184s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.140, max=0.874, avg=0.789, sd=0.135, skn=-4.303, kur=17.955], skew [0.734 vs 0.085*], 90.7% {0.759, 0.844} (wid=0.015 ws=0.015) (gid=0.872 gs=0.735)
[05/07 01:23:46   3184s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.140, max=0.874, avg=0.474, sd=0.291, skn=-0.202, kur=-1.823], skew [0.734 vs 0.085*], 40% {0.140, 0.224} (wid=0.002 ws=0.001) (gid=0.872 gs=0.735)
[05/07 01:23:46   3184s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.713, max=1.098, avg=1.056, sd=0.042, skn=-2.851, kur=14.414], skew [0.385 vs 0.085*], 85% {1.011, 1.096} (wid=0.055 ws=0.054) (gid=1.082 gs=0.381)
[05/07 01:23:46   3184s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.713, max=1.098, avg=1.055, sd=0.043, skn=-2.794, kur=13.873], skew [0.385 vs 0.085*], 84.2% {1.011, 1.096} (wid=0.055 ws=0.052) (gid=1.075 gs=0.373)
[05/07 01:23:46   3184s]     Legalizer API calls during this step: 580 succeeded with high effort: 580 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:46   3184s]   Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/07 01:23:46   3184s]   Stage::Reducing Power done. (took cpu=0:00:05.3 real=0:00:02.0)
[05/07 01:23:46   3184s]   Stage::Balancing...
[05/07 01:23:46   3184s]   Improving subtree skew...
[05/07 01:23:46   3184s]     Clock DAG hash before 'Improving subtree skew': 14242774976766093905 7805279005828477545
[05/07 01:23:46   3184s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[05/07 01:23:46   3184s]       delay calculator: calls=91858, total_wall_time=6.149s, mean_wall_time=0.067ms
[05/07 01:23:46   3184s]       legalizer: calls=362827, total_wall_time=1.378s, mean_wall_time=0.004ms
[05/07 01:23:46   3184s]       steiner router: calls=43539, total_wall_time=6.691s, mean_wall_time=0.154ms
[05/07 01:23:46   3185s]     Clock DAG hash after 'Improving subtree skew': 9757878145452424939 3229706627250106643
[05/07 01:23:46   3185s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[05/07 01:23:46   3185s]       delay calculator: calls=92065, total_wall_time=6.169s, mean_wall_time=0.067ms
[05/07 01:23:46   3185s]       legalizer: calls=363115, total_wall_time=1.387s, mean_wall_time=0.004ms
[05/07 01:23:46   3185s]       steiner router: calls=43583, total_wall_time=6.707s, mean_wall_time=0.154ms
[05/07 01:23:46   3185s]     Clock DAG stats after 'Improving subtree skew':
[05/07 01:23:46   3185s]       cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
[05/07 01:23:46   3185s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:46   3185s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:46   3185s]       cell areas       : b=643.238um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1014.543um^2
[05/07 01:23:46   3185s]       cell capacitance : b=225.574fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=353.830fF
[05/07 01:23:46   3185s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:46   3185s]       wire capacitance : top=191.504fF, trunk=714.270fF, leaf=2381.834fF, total=3287.607fF
[05/07 01:23:46   3185s]       wire lengths     : top=2118.891um, trunk=8100.073um, leaf=24961.316um, total=35180.280um
[05/07 01:23:46   3185s]       hp wire lengths  : top=1740.096um, trunk=5770.224um, leaf=18270.500um, total=25780.820um
[05/07 01:23:46   3185s]     Clock DAG net violations after 'Improving subtree skew': none
[05/07 01:23:46   3185s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[05/07 01:23:46   3185s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:46   3185s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:46   3185s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:46   3185s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:46   3185s]       Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:46   3185s]       Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:46   3185s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:46   3185s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:46   3185s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:46   3185s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:46   3185s]       Trunk : target=0.243ns count=63 avg=0.073ns sd=0.054ns min=0.000ns max=0.174ns {58 <= 0.146ns, 5 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:46   3185s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:46   3185s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:46   3185s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:46   3185s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:46   3185s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:46   3185s]       Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:46   3185s]     Clock DAG library cell distribution after 'Improving subtree skew' {count}:
[05/07 01:23:46   3185s]        Bufs: NBUFFX32_LVT: 6 NBUFFX16_LVT: 3 NBUFFX8_LVT: 119 NBUFFX4_LVT: 35 NBUFFX2_LVT: 9 
[05/07 01:23:46   3185s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:46   3185s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:46   3185s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:46   3185s]     Primary reporting skew groups after 'Improving subtree skew':
[05/07 01:23:46   3185s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.331, avg=1.253, sd=0.073, skn=-7.128, kur=87.766], skew [1.062 vs 0.085*], 64.4% {1.246, 1.331} (wid=0.107 ws=0.079) (gid=1.279 gs=1.040)
[05/07 01:23:46   3185s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:46   3185s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:46   3185s]     Skew group summary after 'Improving subtree skew':
[05/07 01:23:46   3185s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.236, max=0.776, avg=0.747, sd=0.074, skn=-6.515, kur=42.303], skew [0.540 vs 0.085*], 98% {0.724, 0.776} (wid=0.045 ws=0.042) (gid=0.762 gs=0.542)
[05/07 01:23:46   3185s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.331, avg=1.253, sd=0.073, skn=-7.128, kur=87.766], skew [1.062 vs 0.085*], 64.4% {1.246, 1.331} (wid=0.107 ws=0.079) (gid=1.279 gs=1.040)
[05/07 01:23:46   3185s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.140, max=0.874, avg=0.789, sd=0.135, skn=-4.303, kur=17.955], skew [0.734 vs 0.085*], 90.7% {0.759, 0.844} (wid=0.015 ws=0.015) (gid=0.872 gs=0.735)
[05/07 01:23:46   3185s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.140, max=0.874, avg=0.474, sd=0.291, skn=-0.202, kur=-1.823], skew [0.734 vs 0.085*], 40% {0.140, 0.224} (wid=0.002 ws=0.001) (gid=0.872 gs=0.735)
[05/07 01:23:46   3185s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.716, max=1.097, avg=1.054, sd=0.041, skn=-3.050, kur=16.602], skew [0.381 vs 0.085*], 88.8% {1.008, 1.093} (wid=0.055 ws=0.054) (gid=1.082 gs=0.378)
[05/07 01:23:46   3185s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.716, max=1.097, avg=1.053, sd=0.041, skn=-3.006, kur=16.111], skew [0.381 vs 0.085*], 88.2% {1.008, 1.093} (wid=0.055 ws=0.052) (gid=1.074 gs=0.370)
[05/07 01:23:46   3185s]     Legalizer API calls during this step: 288 succeeded with high effort: 288 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:46   3185s]   Improving subtree skew done. (took cpu=0:00:00.4 real=0:00:00.2)
[05/07 01:23:46   3185s]   Offloading subtrees by buffering...
[05/07 01:23:46   3185s]     Clock DAG hash before 'Offloading subtrees by buffering': 9757878145452424939 3229706627250106643
[05/07 01:23:46   3185s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[05/07 01:23:46   3185s]       delay calculator: calls=92065, total_wall_time=6.169s, mean_wall_time=0.067ms
[05/07 01:23:46   3185s]       legalizer: calls=363115, total_wall_time=1.387s, mean_wall_time=0.004ms
[05/07 01:23:46   3185s]       steiner router: calls=43583, total_wall_time=6.707s, mean_wall_time=0.154ms
[05/07 01:23:47   3186s]     Clock DAG hash after 'Offloading subtrees by buffering': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[05/07 01:23:47   3186s]       delay calculator: calls=93628, total_wall_time=6.278s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]       legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]       steiner router: calls=43922, total_wall_time=6.768s, mean_wall_time=0.154ms
[05/07 01:23:47   3186s]     Clock DAG stats after 'Offloading subtrees by buffering':
[05/07 01:23:47   3186s]       cell counts      : b=177, i=8, icg=32, dcg=0, l=40, total=257
[05/07 01:23:47   3186s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:47   3186s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:47   3186s]       cell areas       : b=661.283um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1031.062um^2
[05/07 01:23:47   3186s]       cell capacitance : b=230.651fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=358.902fF
[05/07 01:23:47   3186s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:47   3186s]       wire capacitance : top=191.504fF, trunk=739.218fF, leaf=2381.577fF, total=3312.299fF
[05/07 01:23:47   3186s]       wire lengths     : top=2118.891um, trunk=8382.945um, leaf=24958.428um, total=35460.264um
[05/07 01:23:47   3186s]       hp wire lengths  : top=1740.096um, trunk=6051.576um, leaf=18270.500um, total=26062.172um
[05/07 01:23:47   3186s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[05/07 01:23:47   3186s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[05/07 01:23:47   3186s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:47   3186s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:47   3186s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:47   3186s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:47   3186s]       Trunk : target=0.177ns count=6 avg=0.062ns sd=0.009ns min=0.056ns max=0.077ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:47   3186s]       Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:47   3186s]       Trunk : target=0.184ns count=8 avg=0.126ns sd=0.017ns min=0.109ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:47   3186s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:47   3186s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:47   3186s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:47   3186s]       Trunk : target=0.243ns count=68 avg=0.071ns sd=0.052ns min=0.000ns max=0.174ns {65 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:47   3186s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:47   3186s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:47   3186s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:47   3186s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:47   3186s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:47   3186s]       Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:47   3186s]     Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
[05/07 01:23:47   3186s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 37 NBUFFX2_LVT: 12 
[05/07 01:23:47   3186s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:47   3186s]        ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:47   3186s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:47   3186s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[05/07 01:23:47   3186s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.325, avg=1.253, sd=0.072, skn=-7.375, kur=91.722], skew [1.056 vs 0.085*], 70.3% {1.242, 1.325} (wid=0.106 ws=0.079) (gid=1.273 gs=1.034)
[05/07 01:23:47   3186s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:47   3186s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:47   3186s]     Skew group summary after 'Offloading subtrees by buffering':
[05/07 01:23:47   3186s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.236, max=0.776, avg=0.747, sd=0.074, skn=-6.515, kur=42.303], skew [0.540 vs 0.085*], 98% {0.724, 0.776} (wid=0.045 ws=0.042) (gid=0.762 gs=0.542)
[05/07 01:23:47   3186s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.325, avg=1.253, sd=0.072, skn=-7.375, kur=91.722], skew [1.056 vs 0.085*], 70.3% {1.242, 1.325} (wid=0.106 ws=0.079) (gid=1.273 gs=1.034)
[05/07 01:23:47   3186s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.140, max=0.873, avg=0.792, sd=0.134, skn=-4.451, kur=18.970], skew [0.734 vs 0.085*], 90.7% {0.759, 0.844} (wid=0.015 ws=0.015) (gid=0.872 gs=0.734)
[05/07 01:23:47   3186s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.140, max=0.873, avg=0.498, sd=0.311, skn=-0.248, kur=-1.944], skew [0.734 vs 0.085*], 40% {0.140, 0.224} (wid=0.002 ws=0.001) (gid=0.872 gs=0.734)
[05/07 01:23:47   3186s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.641, max=1.097, avg=1.045, sd=0.043, skn=-2.605, kur=17.056], skew [0.456 vs 0.085*], 83.6% {1.007, 1.092} (wid=0.055 ws=0.055) (gid=1.074 gs=0.440)
[05/07 01:23:47   3186s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.641, max=1.097, avg=1.048, sd=0.042, skn=-2.995, kur=20.613], skew [0.456 vs 0.085*], 87.2% {1.007, 1.092} (wid=0.055 ws=0.053) (gid=1.074 gs=0.440)
[05/07 01:23:47   3186s]     Legalizer API calls during this step: 591 succeeded with high effort: 591 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:47   3186s]   Offloading subtrees by buffering done. (took cpu=0:00:01.3 real=0:00:00.7)
[05/07 01:23:47   3186s]   AdjustingMinPinPIDs for balancing...
[05/07 01:23:47   3186s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[05/07 01:23:47   3186s]       delay calculator: calls=93628, total_wall_time=6.278s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]       legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]       steiner router: calls=43922, total_wall_time=6.768s, mean_wall_time=0.154ms
[05/07 01:23:47   3186s]     Approximately balancing fragments step...
[05/07 01:23:47   3186s]       Clock DAG hash before 'Approximately balancing fragments step': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[05/07 01:23:47   3186s]         delay calculator: calls=93628, total_wall_time=6.278s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]         legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]         steiner router: calls=43922, total_wall_time=6.768s, mean_wall_time=0.154ms
[05/07 01:23:47   3186s]       Resolve constraints - Approximately balancing fragments...
[05/07 01:23:47   3186s]       Resolving skew group constraints...
[05/07 01:23:47   3186s]         Solving LP: 6 skew groups; 163 fragments, 185 fraglets and 149 vertices; 211 variables and 576 constraints; tolerance 1
[05/07 01:23:47   3186s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SDRAM_CLK/func_best_mode from 0.843ns to 1.324ns.
[05/07 01:23:47   3186s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:23:47   3186s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_best_mode from 0.843ns to 0.872ns.
[05/07 01:23:47   3186s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:23:47   3186s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_worst_mode from 0.843ns to 0.872ns.
[05/07 01:23:47   3186s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:23:47   3186s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_best_mode from 0.843ns to 1.096ns.
[05/07 01:23:47   3186s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:23:47   3186s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_worst_mode from 0.843ns to 1.096ns.
[05/07 01:23:47   3186s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:23:47   3186s]         
[05/07 01:23:47   3186s]         Slackened skew group targets:
[05/07 01:23:47   3186s]         
[05/07 01:23:47   3186s]         --------------------------------------------------------------------------
[05/07 01:23:47   3186s]         Skew group                    Desired    Slackened    Desired    Slackened
[05/07 01:23:47   3186s]                                       Target     Target       Target     Target
[05/07 01:23:47   3186s]                                       Max ID     Max ID       Skew       Skew
[05/07 01:23:47   3186s]         --------------------------------------------------------------------------
[05/07 01:23:47   3186s]         SDRAM_CLK/func_best_mode       0.843       1.324         -           -
[05/07 01:23:47   3186s]         SYS_2x_CLK/func_best_mode      0.843       0.872         -           -
[05/07 01:23:47   3186s]         SYS_2x_CLK/func_worst_mode     0.843       0.872         -           -
[05/07 01:23:47   3186s]         ate_clk/test_best_mode         0.843       1.096         -           -
[05/07 01:23:47   3186s]         ate_clk/test_worst_mode        0.843       1.096         -           -
[05/07 01:23:47   3186s]         --------------------------------------------------------------------------
[05/07 01:23:47   3186s]         
[05/07 01:23:47   3186s]         
[05/07 01:23:47   3186s]       Resolving skew group constraints done.
[05/07 01:23:47   3186s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:23:47   3186s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[05/07 01:23:47   3186s]       Trial balancer estimated the amount of delay to be added in balancing: 4.076ns
[05/07 01:23:47   3186s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:47   3186s]       Approximately balancing fragments...
[05/07 01:23:47   3186s]         Moving gates to improve sub-tree skew...
[05/07 01:23:47   3186s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[05/07 01:23:47   3186s]             delay calculator: calls=94032, total_wall_time=6.281s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]             legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]             steiner router: calls=44326, total_wall_time=6.769s, mean_wall_time=0.153ms
[05/07 01:23:47   3186s]           Tried: 296 Succeeded: 0
[05/07 01:23:47   3186s]           Topology Tried: 0 Succeeded: 0
[05/07 01:23:47   3186s]           0 Succeeded with SS ratio
[05/07 01:23:47   3186s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/07 01:23:47   3186s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/07 01:23:47   3186s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[05/07 01:23:47   3186s]             delay calculator: calls=94032, total_wall_time=6.281s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]             legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]             steiner router: calls=44326, total_wall_time=6.769s, mean_wall_time=0.153ms
[05/07 01:23:47   3186s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/07 01:23:47   3186s]             cell counts      : b=177, i=8, icg=32, dcg=0, l=40, total=257
[05/07 01:23:47   3186s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:47   3186s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:23:47   3186s]             cell areas       : b=661.283um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1031.062um^2
[05/07 01:23:47   3186s]             cell capacitance : b=230.651fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=358.902fF
[05/07 01:23:47   3186s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:47   3186s]             wire capacitance : top=191.504fF, trunk=739.218fF, leaf=2381.577fF, total=3312.299fF
[05/07 01:23:47   3186s]             wire lengths     : top=2118.891um, trunk=8382.945um, leaf=24958.428um, total=35460.264um
[05/07 01:23:47   3186s]             hp wire lengths  : top=1740.096um, trunk=6051.576um, leaf=18270.500um, total=26062.172um
[05/07 01:23:47   3186s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/07 01:23:47   3186s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/07 01:23:47   3186s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:47   3186s]             Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:47   3186s]             Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:47   3186s]             Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:47   3186s]             Trunk : target=0.177ns count=6 avg=0.062ns sd=0.009ns min=0.056ns max=0.077ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:47   3186s]             Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:47   3186s]             Trunk : target=0.184ns count=8 avg=0.126ns sd=0.017ns min=0.109ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:47   3186s]             Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:47   3186s]             Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:47   3186s]             Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:47   3186s]             Trunk : target=0.243ns count=68 avg=0.071ns sd=0.052ns min=0.000ns max=0.174ns {65 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:47   3186s]           Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/07 01:23:47   3186s]              Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 37 NBUFFX2_LVT: 12 
[05/07 01:23:47   3186s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:47   3186s]              ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:47   3186s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:47   3186s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:47   3186s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:47   3186s]         Approximately balancing fragments bottom up...
[05/07 01:23:47   3186s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[05/07 01:23:47   3186s]             delay calculator: calls=94032, total_wall_time=6.281s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]             legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]             steiner router: calls=44326, total_wall_time=6.769s, mean_wall_time=0.153ms
[05/07 01:23:47   3186s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 7943086575553402581 1124513089891293209
[05/07 01:23:47   3186s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[05/07 01:23:47   3186s]             delay calculator: calls=94032, total_wall_time=6.281s, mean_wall_time=0.067ms
[05/07 01:23:47   3186s]             legalizer: calls=363706, total_wall_time=1.414s, mean_wall_time=0.004ms
[05/07 01:23:47   3186s]             steiner router: calls=44326, total_wall_time=6.769s, mean_wall_time=0.153ms
[05/07 01:23:47   3186s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/07 01:23:47   3186s]             cell counts      : b=177, i=8, icg=32, dcg=0, l=40, total=257
[05/07 01:23:47   3186s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:47   3186s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:23:47   3186s]             cell areas       : b=661.283um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1031.062um^2
[05/07 01:23:47   3186s]             cell capacitance : b=230.651fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=358.902fF
[05/07 01:23:47   3186s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:47   3186s]             wire capacitance : top=191.504fF, trunk=739.218fF, leaf=2381.577fF, total=3312.299fF
[05/07 01:23:47   3186s]             wire lengths     : top=2118.891um, trunk=8382.945um, leaf=24958.428um, total=35460.264um
[05/07 01:23:47   3186s]             hp wire lengths  : top=1740.096um, trunk=6051.576um, leaf=18270.500um, total=26062.172um
[05/07 01:23:47   3186s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/07 01:23:47   3186s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/07 01:23:47   3186s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:47   3186s]             Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:47   3186s]             Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:47   3186s]             Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:47   3186s]             Trunk : target=0.177ns count=6 avg=0.062ns sd=0.009ns min=0.056ns max=0.077ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:47   3186s]             Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:47   3186s]             Trunk : target=0.184ns count=8 avg=0.126ns sd=0.017ns min=0.109ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:47   3186s]             Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:47   3186s]             Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:47   3186s]             Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:47   3186s]             Trunk : target=0.243ns count=68 avg=0.071ns sd=0.052ns min=0.000ns max=0.174ns {65 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:47   3186s]             Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:47   3186s]           Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/07 01:23:47   3186s]              Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 37 NBUFFX2_LVT: 12 
[05/07 01:23:47   3186s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:47   3186s]              ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:47   3186s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:47   3186s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:47   3186s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:47   3186s]         Approximately balancing fragments, wire and cell delays...
[05/07 01:23:47   3186s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[05/07 01:23:49   3188s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 8795205330910613178 1400799458567663999
[05/07 01:23:49   3188s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/07 01:23:49   3188s]             delay calculator: calls=98826, total_wall_time=6.434s, mean_wall_time=0.065ms
[05/07 01:23:49   3188s]             legalizer: calls=365479, total_wall_time=1.522s, mean_wall_time=0.004ms
[05/07 01:23:49   3188s]             steiner router: calls=47801, total_wall_time=7.064s, mean_wall_time=0.148ms
[05/07 01:23:49   3188s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/07 01:23:49   3188s]             cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
[05/07 01:23:49   3188s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:49   3188s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:23:49   3188s]             cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
[05/07 01:23:49   3188s]             cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
[05/07 01:23:49   3188s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:49   3188s]             wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
[05/07 01:23:49   3188s]             wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
[05/07 01:23:49   3188s]             hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
[05/07 01:23:49   3188s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/07 01:23:49   3188s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/07 01:23:49   3188s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]             Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:49   3188s]             Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:49   3188s]             Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]             Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:49   3188s]             Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:49   3188s]             Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:49   3188s]             Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]             Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:49   3188s]             Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:49   3188s]             Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:49   3188s]           Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/07 01:23:49   3188s]              Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
[05/07 01:23:49   3188s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:49   3188s]              ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:49   3188s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:49   3188s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/07 01:23:49   3188s]         Approximately balancing fragments, wire and cell delays, iteration 2...
[05/07 01:23:49   3188s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 8795205330910613178 1400799458567663999
[05/07 01:23:49   3188s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/07 01:23:49   3188s]             delay calculator: calls=99433, total_wall_time=6.442s, mean_wall_time=0.065ms
[05/07 01:23:49   3188s]             legalizer: calls=365574, total_wall_time=1.534s, mean_wall_time=0.004ms
[05/07 01:23:49   3188s]             steiner router: calls=48014, total_wall_time=7.079s, mean_wall_time=0.147ms
[05/07 01:23:49   3188s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/07 01:23:49   3188s]             cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
[05/07 01:23:49   3188s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:49   3188s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:23:49   3188s]             cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
[05/07 01:23:49   3188s]             cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
[05/07 01:23:49   3188s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:49   3188s]             wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
[05/07 01:23:49   3188s]             wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
[05/07 01:23:49   3188s]             hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
[05/07 01:23:49   3188s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/07 01:23:49   3188s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/07 01:23:49   3188s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]             Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:49   3188s]             Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:49   3188s]             Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]             Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:49   3188s]             Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:49   3188s]             Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:49   3188s]             Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]             Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:49   3188s]             Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:49   3188s]             Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]             Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:49   3188s]           Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/07 01:23:49   3188s]              Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
[05/07 01:23:49   3188s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:49   3188s]              ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:49   3188s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:49   3188s]         Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/07 01:23:49   3188s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.9 real=0:00:01.9)
[05/07 01:23:49   3188s]       Approximately balancing fragments done.
[05/07 01:23:49   3188s]       Clock DAG hash after 'Approximately balancing fragments step': 8795205330910613178 1400799458567663999
[05/07 01:23:49   3188s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[05/07 01:23:49   3188s]         delay calculator: calls=99433, total_wall_time=6.442s, mean_wall_time=0.065ms
[05/07 01:23:49   3188s]         legalizer: calls=365574, total_wall_time=1.534s, mean_wall_time=0.004ms
[05/07 01:23:49   3188s]         steiner router: calls=48014, total_wall_time=7.079s, mean_wall_time=0.147ms
[05/07 01:23:49   3188s]       Clock DAG stats after 'Approximately balancing fragments step':
[05/07 01:23:49   3188s]         cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
[05/07 01:23:49   3188s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:49   3188s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:23:49   3188s]         cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
[05/07 01:23:49   3188s]         cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
[05/07 01:23:49   3188s]         sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:49   3188s]         wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
[05/07 01:23:49   3188s]         wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
[05/07 01:23:49   3188s]         hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
[05/07 01:23:49   3188s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[05/07 01:23:49   3188s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/07 01:23:49   3188s]         Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]         Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:49   3188s]         Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:49   3188s]         Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]         Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:49   3188s]         Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:49   3188s]         Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:49   3188s]         Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]         Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:49   3188s]         Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:49   3188s]         Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]         Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:49   3188s]         Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:49   3188s]         Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:49   3188s]         Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]         Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]         Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:49   3188s]       Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/07 01:23:49   3188s]          Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
[05/07 01:23:49   3188s]          Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:49   3188s]          ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:49   3188s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:49   3188s]       Legalizer API calls during this step: 1868 succeeded with high effort: 1868 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:49   3188s]     Approximately balancing fragments step done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/07 01:23:49   3188s]     Clock DAG hash after Approximately balancing fragments: 8795205330910613178 1400799458567663999
[05/07 01:23:49   3188s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[05/07 01:23:49   3188s]       delay calculator: calls=99433, total_wall_time=6.442s, mean_wall_time=0.065ms
[05/07 01:23:49   3188s]       legalizer: calls=365574, total_wall_time=1.534s, mean_wall_time=0.004ms
[05/07 01:23:49   3188s]       steiner router: calls=48014, total_wall_time=7.079s, mean_wall_time=0.147ms
[05/07 01:23:49   3188s]     Clock DAG stats after Approximately balancing fragments:
[05/07 01:23:49   3188s]       cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
[05/07 01:23:49   3188s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:49   3188s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:49   3188s]       cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
[05/07 01:23:49   3188s]       cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
[05/07 01:23:49   3188s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:49   3188s]       wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
[05/07 01:23:49   3188s]       wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
[05/07 01:23:49   3188s]       hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
[05/07 01:23:49   3188s]     Clock DAG net violations after Approximately balancing fragments: none
[05/07 01:23:49   3188s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/07 01:23:49   3188s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:49   3188s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:49   3188s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]       Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:49   3188s]       Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:49   3188s]       Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:49   3188s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]       Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:49   3188s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:49   3188s]       Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:49   3188s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:49   3188s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:49   3188s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:49   3188s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:49   3188s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:49   3188s]       Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:49   3188s]     Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/07 01:23:49   3188s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
[05/07 01:23:49   3188s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:49   3188s]        ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:23:49   3188s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:49   3188s]     Primary reporting skew groups after Approximately balancing fragments:
[05/07 01:23:49   3188s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.233, max=1.329], skew [0.096 vs 0.085*]
[05/07 01:23:49   3188s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:49   3188s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__29_/CLK
[05/07 01:23:49   3188s]     Skew group summary after Approximately balancing fragments:
[05/07 01:23:49   3188s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.746, max=0.796], skew [0.051 vs 0.085]
[05/07 01:23:49   3188s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.233, max=1.329], skew [0.096 vs 0.085*]
[05/07 01:23:49   3188s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871], skew [0.083 vs 0.086]
[05/07 01:23:49   3188s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870], skew [0.082 vs 0.086]
[05/07 01:23:49   3188s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.975, max=1.097], skew [0.122 vs 0.085*]
[05/07 01:23:49   3188s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.975, max=1.097], skew [0.122 vs 0.085*]
[05/07 01:23:49   3188s]     Improving fragments clock skew...
[05/07 01:23:49   3188s]       Clock DAG hash before 'Improving fragments clock skew': 8795205330910613178 1400799458567663999
[05/07 01:23:49   3188s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[05/07 01:23:49   3188s]         delay calculator: calls=99433, total_wall_time=6.442s, mean_wall_time=0.065ms
[05/07 01:23:49   3188s]         legalizer: calls=365574, total_wall_time=1.534s, mean_wall_time=0.004ms
[05/07 01:23:49   3188s]         steiner router: calls=48014, total_wall_time=7.079s, mean_wall_time=0.147ms
[05/07 01:23:49   3188s]       Iteration 1...
[05/07 01:23:50   3189s]         Path optimization required 789 stage delay updates 
[05/07 01:23:50   3189s]         Path optimization required 0 stage delay updates 
[05/07 01:23:50   3189s]       Iteration 1 done.
[05/07 01:23:50   3189s]       Clock DAG hash after 'Improving fragments clock skew': 14324520447291879132 18395526558518991249
[05/07 01:23:50   3189s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[05/07 01:23:50   3189s]         delay calculator: calls=101380, total_wall_time=6.476s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]         legalizer: calls=365892, total_wall_time=1.557s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]         steiner router: calls=48799, total_wall_time=7.142s, mean_wall_time=0.146ms
[05/07 01:23:50   3189s]       Clock DAG stats after 'Improving fragments clock skew':
[05/07 01:23:50   3189s]         cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
[05/07 01:23:50   3189s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:50   3189s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:23:50   3189s]         cell areas       : b=723.548um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1094.852um^2
[05/07 01:23:50   3189s]         cell capacitance : b=247.954fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=376.210fF
[05/07 01:23:50   3189s]         sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:50   3189s]         wire capacitance : top=191.504fF, trunk=1083.470fF, leaf=2413.555fF, total=3688.529fF
[05/07 01:23:50   3189s]         wire lengths     : top=2118.891um, trunk=12304.699um, leaf=25325.811um, total=39749.401um
[05/07 01:23:50   3189s]         hp wire lengths  : top=1740.096um, trunk=9716.600um, leaf=18786.692um, total=30243.388um
[05/07 01:23:50   3189s]       Clock DAG net violations after 'Improving fragments clock skew': none
[05/07 01:23:50   3189s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/07 01:23:50   3189s]         Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]         Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:50   3189s]         Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:50   3189s]         Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]         Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:50   3189s]         Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:50   3189s]         Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:50   3189s]         Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]         Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:50   3189s]         Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:50   3189s]         Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]         Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:50   3189s]         Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:50   3189s]         Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:50   3189s]         Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]         Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]         Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:50   3189s]       Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/07 01:23:50   3189s]          Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 40 
[05/07 01:23:50   3189s]          Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:50   3189s]          ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:50   3189s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:50   3189s]       Primary reporting skew groups after 'Improving fragments clock skew':
[05/07 01:23:50   3189s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
[05/07 01:23:50   3189s]             min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:50   3189s]             max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__29_/CLK
[05/07 01:23:50   3189s]       Skew group summary after 'Improving fragments clock skew':
[05/07 01:23:50   3189s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.746, max=0.796], skew [0.051 vs 0.085]
[05/07 01:23:50   3189s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
[05/07 01:23:50   3189s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871], skew [0.083 vs 0.086]
[05/07 01:23:50   3189s]         skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870], skew [0.082 vs 0.086]
[05/07 01:23:50   3189s]         skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
[05/07 01:23:50   3189s]         skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
[05/07 01:23:50   3189s]       Legalizer API calls during this step: 318 succeeded with high effort: 318 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:50   3189s]     Improving fragments clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/07 01:23:50   3189s]     Legalizer API calls during this step: 2186 succeeded with high effort: 2186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:50   3189s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:02.9 real=0:00:02.9)
[05/07 01:23:50   3189s]   Approximately balancing step...
[05/07 01:23:50   3189s]     Clock DAG hash before 'Approximately balancing step': 14324520447291879132 18395526558518991249
[05/07 01:23:50   3189s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[05/07 01:23:50   3189s]       delay calculator: calls=101380, total_wall_time=6.476s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]       legalizer: calls=365892, total_wall_time=1.557s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]       steiner router: calls=48799, total_wall_time=7.142s, mean_wall_time=0.146ms
[05/07 01:23:50   3189s]     Resolve constraints - Approximately balancing...
[05/07 01:23:50   3189s]     Resolving skew group constraints...
[05/07 01:23:50   3189s]       Solving LP: 6 skew groups; 163 fragments, 186 fraglets and 150 vertices; 213 variables and 580 constraints; tolerance 1
[05/07 01:23:50   3189s]     Resolving skew group constraints done.
[05/07 01:23:50   3189s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:50   3189s]     Approximately balancing...
[05/07 01:23:50   3189s]       Approximately balancing, wire and cell delays...
[05/07 01:23:50   3189s]       Approximately balancing, wire and cell delays, iteration 1...
[05/07 01:23:50   3189s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 6847584727681762153 1651988250198562844
[05/07 01:23:50   3189s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[05/07 01:23:50   3189s]           delay calculator: calls=101634, total_wall_time=6.487s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]           legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]           steiner router: calls=48914, total_wall_time=7.167s, mean_wall_time=0.147ms
[05/07 01:23:50   3189s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/07 01:23:50   3189s]           cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:50   3189s]           sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:50   3189s]           misc counts      : r=21, pp=1, mci=39
[05/07 01:23:50   3189s]           cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:50   3189s]           cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:50   3189s]           sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:50   3189s]           wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:50   3189s]           wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:50   3189s]           hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:50   3189s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/07 01:23:50   3189s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/07 01:23:50   3189s]           Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]           Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:50   3189s]           Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:50   3189s]           Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]           Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:50   3189s]           Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:50   3189s]           Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:50   3189s]           Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]           Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:50   3189s]           Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:50   3189s]           Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:50   3189s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/07 01:23:50   3189s]            Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:50   3189s]            Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:50   3189s]            ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:50   3189s]          Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:50   3189s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/07 01:23:50   3189s]       Approximately balancing, wire and cell delays, iteration 2...
[05/07 01:23:50   3189s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 2: 6847584727681762153 1651988250198562844
[05/07 01:23:50   3189s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 2:
[05/07 01:23:50   3189s]           delay calculator: calls=101634, total_wall_time=6.487s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]           legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]           steiner router: calls=48914, total_wall_time=7.167s, mean_wall_time=0.147ms
[05/07 01:23:50   3189s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
[05/07 01:23:50   3189s]           cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:50   3189s]           sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:50   3189s]           misc counts      : r=21, pp=1, mci=39
[05/07 01:23:50   3189s]           cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:50   3189s]           cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:50   3189s]           sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:50   3189s]           wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:50   3189s]           wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:50   3189s]           hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:50   3189s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2: none
[05/07 01:23:50   3189s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
[05/07 01:23:50   3189s]           Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]           Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:50   3189s]           Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:50   3189s]           Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]           Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:50   3189s]           Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:50   3189s]           Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:50   3189s]           Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]           Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:50   3189s]           Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:50   3189s]           Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]           Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:50   3189s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
[05/07 01:23:50   3189s]            Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:50   3189s]            Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:50   3189s]            ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:50   3189s]          Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:50   3189s]       Approximately balancing, wire and cell delays, iteration 2 done.
[05/07 01:23:50   3189s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:23:50   3189s]     Approximately balancing done.
[05/07 01:23:50   3189s]     Clock DAG hash after 'Approximately balancing step': 6847584727681762153 1651988250198562844
[05/07 01:23:50   3189s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[05/07 01:23:50   3189s]       delay calculator: calls=101634, total_wall_time=6.487s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]       legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]       steiner router: calls=48914, total_wall_time=7.167s, mean_wall_time=0.147ms
[05/07 01:23:50   3189s]     Clock DAG stats after 'Approximately balancing step':
[05/07 01:23:50   3189s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:50   3189s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:50   3189s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:50   3189s]       cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:50   3189s]       cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:50   3189s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:50   3189s]       wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:50   3189s]       wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:50   3189s]       hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:50   3189s]     Clock DAG net violations after 'Approximately balancing step': none
[05/07 01:23:50   3189s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/07 01:23:50   3189s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:50   3189s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:50   3189s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]       Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:50   3189s]       Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:50   3189s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:50   3189s]       Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]       Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:50   3189s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:50   3189s]       Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:50   3189s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/07 01:23:50   3189s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:50   3189s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:50   3189s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:50   3189s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:50   3189s]     Primary reporting skew groups after 'Approximately balancing step':
[05/07 01:23:50   3189s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
[05/07 01:23:50   3189s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:50   3189s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__29_/CLK
[05/07 01:23:50   3189s]     Skew group summary after 'Approximately balancing step':
[05/07 01:23:50   3189s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.816], skew [0.058 vs 0.085]
[05/07 01:23:50   3189s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
[05/07 01:23:50   3189s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871], skew [0.083 vs 0.085]
[05/07 01:23:50   3189s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870], skew [0.082 vs 0.086]
[05/07 01:23:50   3189s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
[05/07 01:23:50   3189s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
[05/07 01:23:50   3189s]     Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:50   3189s]   Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/07 01:23:50   3189s]   Approximately balancing paths...
[05/07 01:23:50   3189s]     Clock DAG hash before 'Approximately balancing paths': 6847584727681762153 1651988250198562844
[05/07 01:23:50   3189s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[05/07 01:23:50   3189s]       delay calculator: calls=101634, total_wall_time=6.487s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]       legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]       steiner router: calls=48914, total_wall_time=7.167s, mean_wall_time=0.147ms
[05/07 01:23:50   3189s]     Added 0 buffers.
[05/07 01:23:50   3189s]     Clock DAG hash after 'Approximately balancing paths': 6847584727681762153 1651988250198562844
[05/07 01:23:50   3189s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[05/07 01:23:50   3189s]       delay calculator: calls=101634, total_wall_time=6.487s, mean_wall_time=0.064ms
[05/07 01:23:50   3189s]       legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3189s]       steiner router: calls=48914, total_wall_time=7.167s, mean_wall_time=0.147ms
[05/07 01:23:50   3189s]     Clock DAG stats after 'Approximately balancing paths':
[05/07 01:23:50   3189s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:50   3189s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:50   3189s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:50   3189s]       cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:50   3189s]       cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:50   3189s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:50   3189s]       wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:50   3189s]       wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:50   3189s]       hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:50   3189s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/07 01:23:50   3189s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/07 01:23:50   3189s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:50   3189s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:50   3189s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]       Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:50   3189s]       Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:50   3189s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:50   3189s]       Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]       Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:50   3189s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:50   3189s]       Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3189s]       Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:50   3189s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/07 01:23:50   3189s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:50   3189s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:50   3189s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:50   3189s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:50   3189s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/07 01:23:50   3189s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329, avg=1.314, sd=0.011, skn=-1.498, kur=3.279], skew [0.076 vs 0.085], 100% {1.253, 1.329} (wid=0.111 ws=0.083) (gid=1.291 gs=0.105)
[05/07 01:23:50   3189s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:50   3189s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__29_/CLK
[05/07 01:23:50   3189s]     Skew group summary after 'Approximately balancing paths':
[05/07 01:23:50   3189s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.816, avg=0.783, sd=0.017, skn=0.733, kur=-0.715], skew [0.058 vs 0.085], 100% {0.758, 0.816} (wid=0.045 ws=0.041) (gid=0.802 gs=0.066)
[05/07 01:23:50   3189s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329, avg=1.314, sd=0.011, skn=-1.498, kur=3.279], skew [0.076 vs 0.085], 100% {1.253, 1.329} (wid=0.111 ws=0.083) (gid=1.291 gs=0.105)
[05/07 01:23:50   3189s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871, avg=0.849, sd=0.024, skn=-1.546, kur=1.170], skew [0.083 vs 0.085], 100% {0.788, 0.871} (wid=0.016 ws=0.016) (gid=0.869 gs=0.096)
[05/07 01:23:50   3189s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870, avg=0.805, sd=0.024, skn=2.150, kur=4.417], skew [0.082 vs 0.086], 100% {0.788, 0.870} (wid=0.016 ws=0.014) (gid=0.869 gs=0.096)
[05/07 01:23:50   3189s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.097, avg=1.060, sd=0.025, skn=-0.302, kur=-1.231], skew [0.085 vs 0.085], 100% {1.012, 1.097} (wid=0.055 ws=0.055) (gid=1.087 gs=0.086)
[05/07 01:23:50   3189s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.097, avg=1.059, sd=0.025, skn=-0.233, kur=-1.257], skew [0.085 vs 0.085], 100% {1.012, 1.097} (wid=0.055 ws=0.052) (gid=1.074 gs=0.074)
[05/07 01:23:50   3189s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:50   3189s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:50   3189s]   Stage::Balancing done. (took cpu=0:00:05.1 real=0:00:04.3)
[05/07 01:23:50   3189s]   Stage::Polishing...
[05/07 01:23:50   3189s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:23:50   3190s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
[05/07 01:23:50   3190s]   Clock DAG hash before polishing: 6847584727681762153 1651988250198562844
[05/07 01:23:50   3190s]   CTS services accumulated run-time stats before polishing:
[05/07 01:23:50   3190s]     delay calculator: calls=102066, total_wall_time=6.560s, mean_wall_time=0.064ms
[05/07 01:23:50   3190s]     legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3190s]     steiner router: calls=49208, total_wall_time=7.467s, mean_wall_time=0.152ms
[05/07 01:23:50   3190s]   Clock DAG stats before polishing:
[05/07 01:23:50   3190s]     cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:50   3190s]     sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:50   3190s]     misc counts      : r=21, pp=1, mci=39
[05/07 01:23:50   3190s]     cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:50   3190s]     cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:50   3190s]     sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:50   3190s]     wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:50   3190s]     wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:50   3190s]     hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:50   3190s]   Clock DAG net violations before polishing: none
[05/07 01:23:50   3190s]   Clock DAG primary half-corner transition distribution before polishing:
[05/07 01:23:50   3190s]     Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3190s]     Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:50   3190s]     Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:50   3190s]     Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3190s]     Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:50   3190s]     Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:50   3190s]     Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:50   3190s]     Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3190s]     Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:50   3190s]     Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:50   3190s]     Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:50   3190s]     Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:50   3190s]     Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:50   3190s]     Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:50   3190s]     Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:50   3190s]     Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:50   3190s]     Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.029ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:50   3190s]   Clock DAG library cell distribution before polishing {count}:
[05/07 01:23:50   3190s]      Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:50   3190s]      Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:50   3190s]      ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:50   3190s]    Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:50   3190s]   Primary reporting skew groups before polishing:
[05/07 01:23:50   3190s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
[05/07 01:23:50   3190s]         min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:50   3190s]         max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:50   3190s]   Skew group summary before polishing:
[05/07 01:23:50   3190s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.814], skew [0.056 vs 0.085]
[05/07 01:23:50   3190s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
[05/07 01:23:50   3190s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.789, max=0.871], skew [0.082 vs 0.085]
[05/07 01:23:50   3190s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.789, max=0.869], skew [0.081 vs 0.086]
[05/07 01:23:50   3190s]     skew_group ate_clk/test_best_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
[05/07 01:23:50   3190s]     skew_group ate_clk/test_worst_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
[05/07 01:23:50   3190s]   
[05/07 01:23:50   3190s]   
[05/07 01:23:50   3190s]   Merging balancing drivers for power...
[05/07 01:23:50   3190s]     Clock DAG hash before 'Merging balancing drivers for power': 6847584727681762153 1651988250198562844
[05/07 01:23:50   3190s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[05/07 01:23:50   3190s]       delay calculator: calls=102066, total_wall_time=6.560s, mean_wall_time=0.064ms
[05/07 01:23:50   3190s]       legalizer: calls=365941, total_wall_time=1.561s, mean_wall_time=0.004ms
[05/07 01:23:50   3190s]       steiner router: calls=49208, total_wall_time=7.467s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]     Tried: 330 Succeeded: 0
[05/07 01:23:51   3191s]     Clock DAG hash after 'Merging balancing drivers for power': 6847584727681762153 1651988250198562844
[05/07 01:23:51   3191s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[05/07 01:23:51   3191s]       delay calculator: calls=103203, total_wall_time=6.618s, mean_wall_time=0.064ms
[05/07 01:23:51   3191s]       legalizer: calls=366020, total_wall_time=1.568s, mean_wall_time=0.004ms
[05/07 01:23:51   3191s]       steiner router: calls=49464, total_wall_time=7.518s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/07 01:23:51   3191s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:51   3191s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:51   3191s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:51   3191s]       cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:51   3191s]       cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:51   3191s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:51   3191s]       wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:51   3191s]       wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:51   3191s]       hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:51   3191s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/07 01:23:51   3191s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/07 01:23:51   3191s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:51   3191s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:51   3191s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:51   3191s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:51   3191s]       Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:51   3191s]       Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:51   3191s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:51   3191s]       Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:51   3191s]       Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:51   3191s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:51   3191s]       Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.029ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:51   3191s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/07 01:23:51   3191s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:51   3191s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:51   3191s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:51   3191s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:51   3191s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/07 01:23:51   3191s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
[05/07 01:23:51   3191s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:51   3191s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:51   3191s]     Skew group summary after 'Merging balancing drivers for power':
[05/07 01:23:51   3191s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.814], skew [0.056 vs 0.085]
[05/07 01:23:51   3191s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
[05/07 01:23:51   3191s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.789, max=0.871], skew [0.082 vs 0.085]
[05/07 01:23:51   3191s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.789, max=0.869], skew [0.081 vs 0.086]
[05/07 01:23:51   3191s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
[05/07 01:23:51   3191s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
[05/07 01:23:51   3191s]     Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:51   3191s]   Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/07 01:23:51   3191s]   Improving clock skew...
[05/07 01:23:51   3191s]     Clock DAG hash before 'Improving clock skew': 6847584727681762153 1651988250198562844
[05/07 01:23:51   3191s]     CTS services accumulated run-time stats before 'Improving clock skew':
[05/07 01:23:51   3191s]       delay calculator: calls=103203, total_wall_time=6.618s, mean_wall_time=0.064ms
[05/07 01:23:51   3191s]       legalizer: calls=366020, total_wall_time=1.568s, mean_wall_time=0.004ms
[05/07 01:23:51   3191s]       steiner router: calls=49464, total_wall_time=7.518s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]     Clock DAG hash after 'Improving clock skew': 6847584727681762153 1651988250198562844
[05/07 01:23:51   3191s]     CTS services accumulated run-time stats after 'Improving clock skew':
[05/07 01:23:51   3191s]       delay calculator: calls=103203, total_wall_time=6.618s, mean_wall_time=0.064ms
[05/07 01:23:51   3191s]       legalizer: calls=366020, total_wall_time=1.568s, mean_wall_time=0.004ms
[05/07 01:23:51   3191s]       steiner router: calls=49464, total_wall_time=7.518s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]     Clock DAG stats after 'Improving clock skew':
[05/07 01:23:51   3191s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:51   3191s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:51   3191s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:51   3191s]       cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:51   3191s]       cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:51   3191s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:51   3191s]       wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
[05/07 01:23:51   3191s]       wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
[05/07 01:23:51   3191s]       hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
[05/07 01:23:51   3191s]     Clock DAG net violations after 'Improving clock skew': none
[05/07 01:23:51   3191s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/07 01:23:51   3191s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:51   3191s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:51   3191s]       Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:51   3191s]       Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:51   3191s]       Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:51   3191s]       Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:51   3191s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:51   3191s]       Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:51   3191s]       Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:51   3191s]       Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:51   3191s]       Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:51   3191s]       Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.029ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:51   3191s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/07 01:23:51   3191s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:51   3191s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:51   3191s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:51   3191s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:51   3191s]     Primary reporting skew groups after 'Improving clock skew':
[05/07 01:23:51   3191s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333, avg=1.317, sd=0.011, skn=-1.673, kur=4.620], skew [0.082 vs 0.085], 100% {1.251, 1.333} (wid=0.111 ws=0.083) (gid=1.292 gs=0.104)
[05/07 01:23:51   3191s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:51   3191s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
[05/07 01:23:51   3191s]     Skew group summary after 'Improving clock skew':
[05/07 01:23:51   3191s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.814, avg=0.783, sd=0.017, skn=0.745, kur=-0.759], skew [0.056 vs 0.085], 100% {0.758, 0.814} (wid=0.045 ws=0.041) (gid=0.800 gs=0.064)
[05/07 01:23:51   3191s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333, avg=1.317, sd=0.011, skn=-1.673, kur=4.620], skew [0.082 vs 0.085], 100% {1.251, 1.333} (wid=0.111 ws=0.083) (gid=1.292 gs=0.104)
[05/07 01:23:51   3191s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.789, max=0.871, avg=0.850, sd=0.024, skn=-1.556, kur=1.179], skew [0.082 vs 0.085], 100% {0.789, 0.871} (wid=0.015 ws=0.016) (gid=0.868 gs=0.094)
[05/07 01:23:51   3191s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.789, max=0.869, avg=0.806, sd=0.023, skn=2.170, kur=4.488], skew [0.081 vs 0.086], 100% {0.789, 0.869} (wid=0.015 ws=0.014) (gid=0.868 gs=0.094)
[05/07 01:23:51   3191s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.017, max=1.099, avg=1.062, sd=0.024, skn=-0.232, kur=-1.224], skew [0.082 vs 0.085], 100% {1.017, 1.099} (wid=0.055 ws=0.055) (gid=1.090 gs=0.087)
[05/07 01:23:51   3191s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.017, max=1.099, avg=1.061, sd=0.024, skn=-0.164, kur=-1.233], skew [0.082 vs 0.085], 100% {1.017, 1.099} (wid=0.055 ws=0.052) (gid=1.076 gs=0.073)
[05/07 01:23:51   3191s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:51   3191s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:51   3191s]   Moving gates to reduce wire capacitance...
[05/07 01:23:51   3191s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 6847584727681762153 1651988250198562844
[05/07 01:23:51   3191s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[05/07 01:23:51   3191s]       delay calculator: calls=103203, total_wall_time=6.618s, mean_wall_time=0.064ms
[05/07 01:23:51   3191s]       legalizer: calls=366020, total_wall_time=1.568s, mean_wall_time=0.004ms
[05/07 01:23:51   3191s]       steiner router: calls=49464, total_wall_time=7.518s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/07 01:23:51   3191s]     Iteration 1...
[05/07 01:23:51   3191s]       Artificially removing short and long paths...
[05/07 01:23:51   3191s]         Clock DAG hash before 'Artificially removing short and long paths': 6847584727681762153 1651988250198562844
[05/07 01:23:51   3191s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/07 01:23:51   3191s]           delay calculator: calls=103203, total_wall_time=6.618s, mean_wall_time=0.064ms
[05/07 01:23:51   3191s]           legalizer: calls=366020, total_wall_time=1.568s, mean_wall_time=0.004ms
[05/07 01:23:51   3191s]           steiner router: calls=49464, total_wall_time=7.518s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]         For skew_group PCI_CLK/func_best_mode target band (0.758, 0.814)
[05/07 01:23:51   3191s]         For skew_group SDRAM_CLK/func_best_mode target band (1.251, 1.333)
[05/07 01:23:51   3191s]         For skew_group SYS_2x_CLK/func_best_mode target band (0.789, 0.871)
[05/07 01:23:51   3191s]         For skew_group SYS_2x_CLK/func_worst_mode target band (0.789, 0.869)
[05/07 01:23:51   3191s]         For skew_group ate_clk/test_best_mode target band (1.017, 1.099)
[05/07 01:23:51   3191s]         For skew_group ate_clk/test_worst_mode target band (1.017, 1.099)
[05/07 01:23:51   3191s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:51   3191s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:51   3191s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/07 01:23:51   3191s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 6847584727681762153 1651988250198562844
[05/07 01:23:51   3191s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[05/07 01:23:51   3191s]           delay calculator: calls=103203, total_wall_time=6.618s, mean_wall_time=0.064ms
[05/07 01:23:51   3191s]           legalizer: calls=366020, total_wall_time=1.568s, mean_wall_time=0.004ms
[05/07 01:23:51   3191s]           steiner router: calls=49464, total_wall_time=7.518s, mean_wall_time=0.152ms
[05/07 01:23:51   3191s]         Legalizer releasing space for clock trees
[05/07 01:23:52   3197s]         Legalizing clock trees...
[05/07 01:23:52   3197s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:52   3197s]         Legalizer API calls during this step: 1287 succeeded with high effort: 1287 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:52   3197s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:05.9 real=0:00:01.4)
[05/07 01:23:52   3197s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/07 01:23:52   3197s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2460436493205927935 15016217558014165366
[05/07 01:23:52   3197s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[05/07 01:23:52   3197s]           delay calculator: calls=108102, total_wall_time=7.169s, mean_wall_time=0.066ms
[05/07 01:23:52   3197s]           legalizer: calls=367307, total_wall_time=1.660s, mean_wall_time=0.005ms
[05/07 01:23:52   3197s]           steiner router: calls=50758, total_wall_time=8.016s, mean_wall_time=0.158ms
[05/07 01:23:52   3197s]         Moving gates: 
[05/07 01:23:52   3197s]         Legalizer releasing space for clock trees
[05/07 01:23:53   3197s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 01:23:54   3207s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/07 01:23:54   3207s]         100% 
[05/07 01:23:54   3207s]         Legalizer API calls during this step: 3875 succeeded with high effort: 3875 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:54   3207s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:10.3 real=0:00:02.0)
[05/07 01:23:54   3207s]     Iteration 1 done.
[05/07 01:23:54   3207s]     Iteration 2...
[05/07 01:23:54   3207s]       Artificially removing short and long paths...
[05/07 01:23:54   3207s]         Clock DAG hash before 'Artificially removing short and long paths': 359565993561913849 18372409024364458184
[05/07 01:23:54   3207s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/07 01:23:54   3207s]           delay calculator: calls=123878, total_wall_time=8.036s, mean_wall_time=0.065ms
[05/07 01:23:54   3207s]           legalizer: calls=371182, total_wall_time=1.948s, mean_wall_time=0.005ms
[05/07 01:23:54   3207s]           steiner router: calls=56173, total_wall_time=9.744s, mean_wall_time=0.173ms
[05/07 01:23:54   3207s]         For skew_group PCI_CLK/func_best_mode target band (0.757, 0.815)
[05/07 01:23:54   3207s]         For skew_group SDRAM_CLK/func_best_mode target band (1.254, 1.339)
[05/07 01:23:54   3207s]         For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 7 paths.
[05/07 01:23:54   3207s]         	The smallest offset applied was -0.006ns.
[05/07 01:23:54   3207s]         	The largest offset applied was -0.006ns.
[05/07 01:23:54   3207s]         
[05/07 01:23:54   3207s]         For skew_group SYS_2x_CLK/func_best_mode target band (0.784, 0.869)
[05/07 01:23:54   3207s]         For skew_group SYS_2x_CLK/func_worst_mode target band (0.784, 0.869)
[05/07 01:23:54   3207s]         For skew_group ate_clk/test_best_mode target band (1.020, 1.105)
[05/07 01:23:54   3207s]         For skew group ate_clk/test_best_mode, artificially shortened or lengthened 112 paths.
[05/07 01:23:54   3207s]         	The smallest offset applied was -0.008ns.
[05/07 01:23:54   3207s]         	The largest offset applied was 0.004ns.
[05/07 01:23:54   3207s]         
[05/07 01:23:54   3207s]         For skew_group ate_clk/test_worst_mode target band (1.020, 1.105)
[05/07 01:23:54   3207s]         For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 107 paths.
[05/07 01:23:54   3207s]         	The smallest offset applied was -0.008ns.
[05/07 01:23:54   3207s]         	The largest offset applied was 0.004ns.
[05/07 01:23:54   3207s]         
[05/07 01:23:54   3207s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:54   3207s]       Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.1)
[05/07 01:23:54   3207s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/07 01:23:54   3207s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 359565993561913849 18372409024364458184
[05/07 01:23:54   3207s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[05/07 01:23:54   3207s]           delay calculator: calls=124154, total_wall_time=8.055s, mean_wall_time=0.065ms
[05/07 01:23:54   3207s]           legalizer: calls=371182, total_wall_time=1.948s, mean_wall_time=0.005ms
[05/07 01:23:54   3207s]           steiner router: calls=56261, total_wall_time=9.798s, mean_wall_time=0.174ms
[05/07 01:23:54   3207s]         Legalizer releasing space for clock trees
[05/07 01:23:56   3211s]         Legalizing clock trees...
[05/07 01:23:56   3211s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:56   3211s]         Legalizer API calls during this step: 1208 succeeded with high effort: 1208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:56   3211s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:04.2 real=0:00:01.1)
[05/07 01:23:56   3211s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/07 01:23:56   3211s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8628693376026241247 12260661332031525478
[05/07 01:23:56   3211s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[05/07 01:23:56   3211s]           delay calculator: calls=127359, total_wall_time=8.394s, mean_wall_time=0.066ms
[05/07 01:23:56   3211s]           legalizer: calls=372390, total_wall_time=2.027s, mean_wall_time=0.005ms
[05/07 01:23:56   3211s]           steiner router: calls=57431, total_wall_time=10.284s, mean_wall_time=0.179ms
[05/07 01:23:56   3211s]         Moving gates: 
[05/07 01:23:56   3211s]         Legalizer releasing space for clock trees
[05/07 01:23:56   3212s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 01:23:57   3221s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/07 01:23:57   3221s]         100% 
[05/07 01:23:57   3221s]         Legalizer API calls during this step: 3900 succeeded with high effort: 3900 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:57   3221s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:09.4 real=0:00:01.7)
[05/07 01:23:57   3221s]       Reverting Artificially removing short and long paths...
[05/07 01:23:57   3221s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 2566749373104438933 1143613027072010760
[05/07 01:23:57   3221s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[05/07 01:23:57   3221s]           delay calculator: calls=141375, total_wall_time=8.974s, mean_wall_time=0.063ms
[05/07 01:23:57   3221s]           legalizer: calls=376290, total_wall_time=2.325s, mean_wall_time=0.006ms
[05/07 01:23:57   3221s]           steiner router: calls=63006, total_wall_time=12.469s, mean_wall_time=0.198ms
[05/07 01:23:57   3221s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:57   3221s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:57   3221s]     Iteration 2 done.
[05/07 01:23:57   3221s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/07 01:23:57   3221s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2566749373104438933 1143613027072010760
[05/07 01:23:57   3221s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[05/07 01:23:57   3221s]       delay calculator: calls=141604, total_wall_time=8.988s, mean_wall_time=0.063ms
[05/07 01:23:57   3221s]       legalizer: calls=376290, total_wall_time=2.325s, mean_wall_time=0.006ms
[05/07 01:23:57   3221s]       steiner router: calls=63087, total_wall_time=12.515s, mean_wall_time=0.198ms
[05/07 01:23:57   3221s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/07 01:23:57   3221s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:57   3221s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:57   3221s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:57   3221s]       cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
[05/07 01:23:57   3221s]       cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
[05/07 01:23:57   3221s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:57   3221s]       wire capacitance : top=191.504fF, trunk=1076.409fF, leaf=2093.055fF, total=3360.968fF
[05/07 01:23:57   3221s]       wire lengths     : top=2118.891um, trunk=12226.266um, leaf=21754.881um, total=36100.038um
[05/07 01:23:57   3221s]       hp wire lengths  : top=1740.096um, trunk=9645.160um, leaf=15620.076um, total=27005.332um
[05/07 01:23:57   3221s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[05/07 01:23:57   3221s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/07 01:23:57   3221s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:57   3221s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:57   3221s]       Trunk : target=0.078ns count=1 avg=0.029ns sd=0.000ns min=0.029ns max=0.029ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:57   3221s]       Trunk : target=0.175ns count=2 avg=0.045ns sd=0.001ns min=0.044ns max=0.046ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:57   3221s]       Trunk : target=0.177ns count=5 avg=0.068ns sd=0.008ns min=0.055ns max=0.075ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:57   3221s]       Trunk : target=0.180ns count=2 avg=0.074ns sd=0.006ns min=0.070ns max=0.078ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:57   3221s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.157ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:57   3221s]       Trunk : target=0.209ns count=3 avg=0.074ns sd=0.024ns min=0.057ns max=0.101ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:57   3221s]       Trunk : target=0.235ns count=3 avg=0.100ns sd=0.041ns min=0.076ns max=0.147ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:57   3221s]       Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:57   3221s]       Trunk : target=0.243ns count=102 avg=0.078ns sd=0.046ns min=0.000ns max=0.177ns {101 <= 0.146ns, 1 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:57   3221s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 4 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:57   3221s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:57   3221s]       Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:57   3221s]       Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:57   3221s]       Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:57   3221s]       Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 14 <= 0.243ns}
[05/07 01:23:57   3221s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/07 01:23:57   3221s]        Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
[05/07 01:23:57   3221s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:57   3221s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:57   3221s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:57   3221s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/07 01:23:57   3221s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.313, sd=0.013, skn=-1.749, kur=5.105], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.287 gs=0.107)
[05/07 01:23:57   3221s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:57   3221s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:23:57   3221s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/07 01:23:57   3221s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.815, avg=0.785, sd=0.016, skn=0.564, kur=-0.905], skew [0.058 vs 0.085], 100% {0.757, 0.815} (wid=0.043 ws=0.041) (gid=0.796 gs=0.059)
[05/07 01:23:57   3221s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.313, sd=0.013, skn=-1.749, kur=5.105], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.287 gs=0.107)
[05/07 01:23:57   3221s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.783, max=0.874, avg=0.842, sd=0.023, skn=-1.472, kur=1.010], skew [0.091 vs 0.085*], 99.1% {0.783, 0.869} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
[05/07 01:23:57   3221s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.363, kur=5.135], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
[05/07 01:23:57   3221s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.112, avg=1.065, sd=0.027, skn=-0.210, kur=-1.448], skew [0.100 vs 0.085*], 98.5% {1.021, 1.106} (wid=0.053 ws=0.053) (gid=1.086 gs=0.092)
[05/07 01:23:57   3221s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.112, avg=1.064, sd=0.027, skn=-0.142, kur=-1.496], skew [0.100 vs 0.085*], 98.6% {1.021, 1.106} (wid=0.053 ws=0.050) (gid=1.083 gs=0.090)
[05/07 01:23:57   3221s]     Legalizer API calls during this step: 10270 succeeded with high effort: 10270 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:57   3221s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:30.2 real=0:00:06.5)
[05/07 01:23:57   3221s]   Reducing clock tree power 3...
[05/07 01:23:57   3221s]     Clock DAG hash before 'Reducing clock tree power 3': 2566749373104438933 1143613027072010760
[05/07 01:23:57   3221s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[05/07 01:23:57   3221s]       delay calculator: calls=141604, total_wall_time=8.988s, mean_wall_time=0.063ms
[05/07 01:23:57   3221s]       legalizer: calls=376290, total_wall_time=2.325s, mean_wall_time=0.006ms
[05/07 01:23:57   3221s]       steiner router: calls=63087, total_wall_time=12.515s, mean_wall_time=0.198ms
[05/07 01:23:57   3221s]     Artificially removing short and long paths...
[05/07 01:23:57   3221s]       Clock DAG hash before 'Artificially removing short and long paths': 2566749373104438933 1143613027072010760
[05/07 01:23:57   3221s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/07 01:23:57   3221s]         delay calculator: calls=141604, total_wall_time=8.988s, mean_wall_time=0.063ms
[05/07 01:23:57   3221s]         legalizer: calls=376290, total_wall_time=2.325s, mean_wall_time=0.006ms
[05/07 01:23:57   3221s]         steiner router: calls=63087, total_wall_time=12.515s, mean_wall_time=0.198ms
[05/07 01:23:57   3221s]       For skew_group PCI_CLK/func_best_mode target band (0.757, 0.815)
[05/07 01:23:57   3221s]       For skew_group SDRAM_CLK/func_best_mode target band (1.258, 1.338)
[05/07 01:23:57   3221s]       For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 7 paths.
[05/07 01:23:57   3221s]       	The smallest offset applied was -0.010ns.
[05/07 01:23:57   3221s]       	The largest offset applied was -0.010ns.
[05/07 01:23:57   3221s]       
[05/07 01:23:57   3221s]       For skew_group SYS_2x_CLK/func_best_mode target band (0.783, 0.869)
[05/07 01:23:57   3221s]       For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 2 paths.
[05/07 01:23:57   3221s]       	The smallest offset applied was 0.006ns.
[05/07 01:23:57   3221s]       	The largest offset applied was 0.006ns.
[05/07 01:23:57   3221s]       
[05/07 01:23:57   3221s]       For skew_group SYS_2x_CLK/func_worst_mode target band (0.784, 0.870)
[05/07 01:23:57   3221s]       For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
[05/07 01:23:57   3221s]       	The smallest offset applied was 0.004ns.
[05/07 01:23:57   3221s]       	The largest offset applied was 0.004ns.
[05/07 01:23:57   3221s]       
[05/07 01:23:58   3221s]       For skew_group ate_clk/test_best_mode target band (1.021, 1.106)
[05/07 01:23:58   3221s]       For skew group ate_clk/test_best_mode, artificially shortened or lengthened 53 paths.
[05/07 01:23:58   3221s]       	The smallest offset applied was -0.009ns.
[05/07 01:23:58   3221s]       	The largest offset applied was 0.007ns.
[05/07 01:23:58   3221s]       
[05/07 01:23:58   3221s]       For skew_group ate_clk/test_worst_mode target band (1.021, 1.106)
[05/07 01:23:58   3221s]       For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 45 paths.
[05/07 01:23:58   3221s]       	The smallest offset applied was -0.009ns.
[05/07 01:23:58   3221s]       	The largest offset applied was 0.007ns.
[05/07 01:23:58   3221s]       
[05/07 01:23:58   3221s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:58   3221s]     Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:58   3221s]     Initial gate capacitance is (rise=3147.270fF fall=2872.169fF).
[05/07 01:23:58   3221s]     Resizing gates: 
[05/07 01:23:58   3221s]     Legalizer releasing space for clock trees
[05/07 01:23:58   3221s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 01:23:58   3224s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:58   3224s]     100% 
[05/07 01:23:58   3224s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/07 01:23:58   3224s]     Iteration 1: gate capacitance is (rise=3142.561fF fall=2868.098fF).
[05/07 01:23:58   3224s]     Reverting Artificially removing short and long paths...
[05/07 01:23:58   3224s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 15761386633377919697 10134922033812306088
[05/07 01:23:58   3224s]       CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[05/07 01:23:58   3224s]         delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:58   3224s]         legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:58   3224s]         steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:58   3224s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:58   3224s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:23:59   3224s]     Clock DAG hash after 'Reducing clock tree power 3': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3224s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[05/07 01:23:59   3224s]       delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3224s]       legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3224s]       steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3224s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/07 01:23:59   3224s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:59   3224s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:59   3224s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:59   3224s]       cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:23:59   3224s]       cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:23:59   3224s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:59   3224s]       wire capacitance : top=191.504fF, trunk=1076.533fF, leaf=2094.294fF, total=3362.331fF
[05/07 01:23:59   3224s]       wire lengths     : top=2118.891um, trunk=12226.416um, leaf=21768.564um, total=36113.871um
[05/07 01:23:59   3224s]       hp wire lengths  : top=1740.096um, trunk=9643.944um, leaf=15636.796um, total=27020.836um
[05/07 01:23:59   3224s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/07 01:23:59   3224s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/07 01:23:59   3224s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:59   3224s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:59   3224s]       Trunk : target=0.078ns count=1 avg=0.029ns sd=0.000ns min=0.029ns max=0.029ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:59   3224s]       Trunk : target=0.175ns count=2 avg=0.045ns sd=0.001ns min=0.044ns max=0.046ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:59   3224s]       Trunk : target=0.177ns count=5 avg=0.068ns sd=0.008ns min=0.055ns max=0.075ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:59   3224s]       Trunk : target=0.180ns count=2 avg=0.068ns sd=0.003ns min=0.066ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:59   3224s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.157ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:59   3224s]       Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.083ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:59   3224s]       Trunk : target=0.235ns count=3 avg=0.096ns sd=0.045ns min=0.066ns max=0.147ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:59   3224s]       Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:59   3224s]       Trunk : target=0.243ns count=102 avg=0.079ns sd=0.046ns min=0.000ns max=0.177ns {101 <= 0.146ns, 1 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 4 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.243ns count=173 avg=0.112ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:59   3224s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/07 01:23:59   3224s]        Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:23:59   3224s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:59   3224s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:59   3224s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:59   3224s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/07 01:23:59   3224s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
[05/07 01:23:59   3224s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:59   3224s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:23:59   3224s]     Skew group summary after 'Reducing clock tree power 3':
[05/07 01:23:59   3224s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.822, avg=0.794, sd=0.015, skn=0.312, kur=-0.486], skew [0.065 vs 0.085], 100% {0.757, 0.822} (wid=0.045 ws=0.042) (gid=0.802 gs=0.065)
[05/07 01:23:59   3224s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
[05/07 01:23:59   3224s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.783, max=0.874, avg=0.842, sd=0.023, skn=-1.472, kur=1.010], skew [0.091 vs 0.085*], 99.1% {0.783, 0.869} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
[05/07 01:23:59   3224s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.363, kur=5.135], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
[05/07 01:23:59   3224s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.112, avg=1.069, sd=0.028, skn=-0.356, kur=-1.511], skew [0.100 vs 0.085*], 98.5% {1.021, 1.106} (wid=0.053 ws=0.053) (gid=1.088 gs=0.092)
[05/07 01:23:59   3224s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.112, avg=1.068, sd=0.029, skn=-0.304, kur=-1.583], skew [0.100 vs 0.085*], 98.6% {1.021, 1.106} (wid=0.053 ws=0.050) (gid=1.088 gs=0.092)
[05/07 01:23:59   3224s]     Legalizer API calls during this step: 658 succeeded with high effort: 658 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:59   3224s]   Reducing clock tree power 3 done. (took cpu=0:00:03.4 real=0:00:01.1)
[05/07 01:23:59   3224s]   Improving insertion delay...
[05/07 01:23:59   3224s]     Clock DAG hash before 'Improving insertion delay': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3224s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[05/07 01:23:59   3224s]       delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3224s]       legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3224s]       steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3224s]     Clock DAG hash after 'Improving insertion delay': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3224s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[05/07 01:23:59   3224s]       delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3224s]       legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3224s]       steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3224s]     Clock DAG stats after 'Improving insertion delay':
[05/07 01:23:59   3224s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:23:59   3224s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:23:59   3224s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:23:59   3224s]       cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:23:59   3224s]       cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:23:59   3224s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:23:59   3224s]       wire capacitance : top=191.504fF, trunk=1076.533fF, leaf=2094.294fF, total=3362.331fF
[05/07 01:23:59   3224s]       wire lengths     : top=2118.891um, trunk=12226.416um, leaf=21768.564um, total=36113.871um
[05/07 01:23:59   3224s]       hp wire lengths  : top=1740.096um, trunk=9643.944um, leaf=15636.796um, total=27020.836um
[05/07 01:23:59   3224s]     Clock DAG net violations after 'Improving insertion delay': none
[05/07 01:23:59   3224s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/07 01:23:59   3224s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:59   3224s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:23:59   3224s]       Trunk : target=0.078ns count=1 avg=0.029ns sd=0.000ns min=0.029ns max=0.029ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:23:59   3224s]       Trunk : target=0.175ns count=2 avg=0.045ns sd=0.001ns min=0.044ns max=0.046ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:59   3224s]       Trunk : target=0.177ns count=5 avg=0.068ns sd=0.008ns min=0.055ns max=0.075ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:23:59   3224s]       Trunk : target=0.180ns count=2 avg=0.068ns sd=0.003ns min=0.066ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:23:59   3224s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.157ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:23:59   3224s]       Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.083ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:59   3224s]       Trunk : target=0.235ns count=3 avg=0.096ns sd=0.045ns min=0.066ns max=0.147ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:23:59   3224s]       Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:23:59   3224s]       Trunk : target=0.243ns count=102 avg=0.079ns sd=0.046ns min=0.000ns max=0.177ns {101 <= 0.146ns, 1 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 4 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:23:59   3224s]       Leaf  : target=0.243ns count=173 avg=0.112ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:23:59   3224s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/07 01:23:59   3224s]        Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:23:59   3224s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:23:59   3224s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:23:59   3224s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:23:59   3224s]     Primary reporting skew groups after 'Improving insertion delay':
[05/07 01:23:59   3224s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
[05/07 01:23:59   3224s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:23:59   3224s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:23:59   3224s]     Skew group summary after 'Improving insertion delay':
[05/07 01:23:59   3224s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.822, avg=0.794, sd=0.015, skn=0.312, kur=-0.486], skew [0.065 vs 0.085], 100% {0.757, 0.822} (wid=0.045 ws=0.042) (gid=0.802 gs=0.065)
[05/07 01:23:59   3224s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
[05/07 01:23:59   3224s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.783, max=0.874, avg=0.842, sd=0.023, skn=-1.472, kur=1.010], skew [0.091 vs 0.085*], 99.1% {0.783, 0.869} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
[05/07 01:23:59   3224s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.363, kur=5.135], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
[05/07 01:23:59   3224s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.112, avg=1.069, sd=0.028, skn=-0.356, kur=-1.511], skew [0.100 vs 0.085*], 98.5% {1.021, 1.106} (wid=0.053 ws=0.053) (gid=1.088 gs=0.092)
[05/07 01:23:59   3224s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.112, avg=1.068, sd=0.029, skn=-0.304, kur=-1.583], skew [0.100 vs 0.085*], 98.6% {1.021, 1.106} (wid=0.053 ws=0.050) (gid=1.088 gs=0.092)
[05/07 01:23:59   3224s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:59   3224s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:59   3224s]   Wire Opt OverFix...
[05/07 01:23:59   3224s]     Clock DAG hash before 'Wire Opt OverFix': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3224s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[05/07 01:23:59   3224s]       delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3224s]       legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3224s]       steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3224s]     Wire Reduction extra effort...
[05/07 01:23:59   3224s]       Clock DAG hash before 'Wire Reduction extra effort': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3224s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[05/07 01:23:59   3224s]         delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3224s]         legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3224s]         steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3224s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/07 01:23:59   3224s]       Artificially removing short and long paths...
[05/07 01:23:59   3224s]         Clock DAG hash before 'Artificially removing short and long paths': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3224s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/07 01:23:59   3224s]           delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3224s]           legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3224s]           steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3224s]         For skew_group PCI_CLK/func_best_mode target band (0.757, 0.822)
[05/07 01:23:59   3224s]         For skew_group SDRAM_CLK/func_best_mode target band (1.258, 1.338)
[05/07 01:23:59   3224s]         For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 7 paths.
[05/07 01:23:59   3224s]         	The smallest offset applied was -0.010ns.
[05/07 01:23:59   3224s]         	The largest offset applied was -0.010ns.
[05/07 01:23:59   3224s]         
[05/07 01:23:59   3224s]         For skew_group SYS_2x_CLK/func_best_mode target band (0.783, 0.869)
[05/07 01:23:59   3224s]         For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 2 paths.
[05/07 01:23:59   3224s]         	The smallest offset applied was 0.006ns.
[05/07 01:23:59   3224s]         	The largest offset applied was 0.006ns.
[05/07 01:23:59   3224s]         
[05/07 01:23:59   3224s]         For skew_group SYS_2x_CLK/func_worst_mode target band (0.784, 0.870)
[05/07 01:23:59   3224s]         For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
[05/07 01:23:59   3224s]         	The smallest offset applied was 0.004ns.
[05/07 01:23:59   3224s]         	The largest offset applied was 0.004ns.
[05/07 01:23:59   3224s]         
[05/07 01:23:59   3224s]         For skew_group ate_clk/test_best_mode target band (1.021, 1.106)
[05/07 01:23:59   3225s]         For skew group ate_clk/test_best_mode, artificially shortened or lengthened 53 paths.
[05/07 01:23:59   3225s]         	The smallest offset applied was -0.009ns.
[05/07 01:23:59   3225s]         	The largest offset applied was 0.007ns.
[05/07 01:23:59   3225s]         
[05/07 01:23:59   3225s]         For skew_group ate_clk/test_worst_mode target band (1.021, 1.106)
[05/07 01:23:59   3225s]         For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 45 paths.
[05/07 01:23:59   3225s]         	The smallest offset applied was -0.009ns.
[05/07 01:23:59   3225s]         	The largest offset applied was 0.007ns.
[05/07 01:23:59   3225s]         
[05/07 01:23:59   3225s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:59   3225s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:23:59   3225s]       Global shorten wires A0...
[05/07 01:23:59   3225s]         Clock DAG hash before 'Global shorten wires A0': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3225s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[05/07 01:23:59   3225s]           delay calculator: calls=144040, total_wall_time=9.213s, mean_wall_time=0.064ms
[05/07 01:23:59   3225s]           legalizer: calls=376948, total_wall_time=2.358s, mean_wall_time=0.006ms
[05/07 01:23:59   3225s]           steiner router: calls=63461, total_wall_time=12.672s, mean_wall_time=0.200ms
[05/07 01:23:59   3225s]         Legalizer API calls during this step: 143 succeeded with high effort: 143 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:23:59   3225s]       Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.1)
[05/07 01:23:59   3225s]       Move For Wirelength - core...
[05/07 01:23:59   3225s]         Clock DAG hash before 'Move For Wirelength - core': 15761386633377919697 10134922033812306088
[05/07 01:23:59   3225s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[05/07 01:23:59   3225s]           delay calculator: calls=144138, total_wall_time=9.219s, mean_wall_time=0.064ms
[05/07 01:23:59   3225s]           legalizer: calls=377091, total_wall_time=2.383s, mean_wall_time=0.006ms
[05/07 01:23:59   3225s]           steiner router: calls=63499, total_wall_time=12.687s, mean_wall_time=0.200ms
[05/07 01:24:02   3231s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=14, computed=231, moveTooSmall=268, resolved=0, predictFail=43, currentlyIllegal=0, legalizationFail=59, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=768, accepted=52
[05/07 01:24:02   3231s]         Max accepted move=57.912um, total accepted move=798.152um, average move=15.349um
[05/07 01:24:04   3235s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=14, computed=231, moveTooSmall=297, resolved=0, predictFail=47, currentlyIllegal=0, legalizationFail=60, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=739, accepted=57
[05/07 01:24:04   3235s]         Max accepted move=29.944um, total accepted move=607.696um, average move=10.661um
[05/07 01:24:06   3240s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=16, computed=229, moveTooSmall=311, resolved=0, predictFail=47, currentlyIllegal=0, legalizationFail=82, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=781, accepted=28
[05/07 01:24:06   3240s]         Max accepted move=34.352um, total accepted move=244.872um, average move=8.745um
[05/07 01:24:06   3240s]         Legalizer API calls during this step: 3600 succeeded with high effort: 3600 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:06   3240s]       Move For Wirelength - core done. (took cpu=0:00:14.9 real=0:00:07.2)
[05/07 01:24:06   3240s]       Global shorten wires A1...
[05/07 01:24:06   3240s]         Clock DAG hash before 'Global shorten wires A1': 16520151897496470160 11926649795566473289
[05/07 01:24:06   3240s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[05/07 01:24:06   3240s]           delay calculator: calls=153056, total_wall_time=10.075s, mean_wall_time=0.066ms
[05/07 01:24:06   3240s]           legalizer: calls=380691, total_wall_time=2.819s, mean_wall_time=0.007ms
[05/07 01:24:06   3240s]           steiner router: calls=69061, total_wall_time=14.379s, mean_wall_time=0.208ms
[05/07 01:24:06   3240s]         Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:06   3240s]       Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.1)
[05/07 01:24:06   3240s]       Move For Wirelength - core...
[05/07 01:24:06   3240s]         Clock DAG hash before 'Move For Wirelength - core': 10657010164455786879 15292144024490643970
[05/07 01:24:06   3240s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[05/07 01:24:06   3240s]           delay calculator: calls=153211, total_wall_time=10.082s, mean_wall_time=0.066ms
[05/07 01:24:06   3240s]           legalizer: calls=380853, total_wall_time=2.833s, mean_wall_time=0.007ms
[05/07 01:24:06   3240s]           steiner router: calls=69115, total_wall_time=14.391s, mean_wall_time=0.208ms
[05/07 01:24:06   3241s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=193, computed=52, moveTooSmall=580, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=21, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=79, accepted=7
[05/07 01:24:06   3241s]         Max accepted move=8.664um, total accepted move=29.184um, average move=4.169um
[05/07 01:24:07   3242s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=196, computed=49, moveTooSmall=586, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=23, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=81, accepted=0
[05/07 01:24:07   3242s]         Max accepted move=0.000um, total accepted move=0.000um
[05/07 01:24:07   3242s]         Legalizer API calls during this step: 775 succeeded with high effort: 775 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:07   3242s]       Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:00.6)
[05/07 01:24:07   3242s]       Global shorten wires B...
[05/07 01:24:07   3242s]         Clock DAG hash before 'Global shorten wires B': 11880004221102559512 15561242496409036533
[05/07 01:24:07   3242s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[05/07 01:24:07   3242s]           delay calculator: calls=153764, total_wall_time=10.142s, mean_wall_time=0.066ms
[05/07 01:24:07   3242s]           legalizer: calls=381628, total_wall_time=2.901s, mean_wall_time=0.008ms
[05/07 01:24:07   3242s]           steiner router: calls=69491, total_wall_time=14.521s, mean_wall_time=0.209ms
[05/07 01:24:08   3244s]         Legalizer API calls during this step: 892 succeeded with high effort: 892 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:08   3244s]       Global shorten wires B done. (took cpu=0:00:02.6 real=0:00:01.4)
[05/07 01:24:08   3244s]       Move For Wirelength - branch...
[05/07 01:24:08   3244s]         Clock DAG hash before 'Move For Wirelength - branch': 2734331005376110914 12715544613732048759
[05/07 01:24:08   3244s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[05/07 01:24:08   3244s]           delay calculator: calls=155236, total_wall_time=10.309s, mean_wall_time=0.066ms
[05/07 01:24:08   3244s]           legalizer: calls=382520, total_wall_time=2.983s, mean_wall_time=0.008ms
[05/07 01:24:08   3244s]           steiner router: calls=70230, total_wall_time=14.745s, mean_wall_time=0.210ms
[05/07 01:24:09   3245s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=0, computed=245, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=294, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=85, accepted=9
[05/07 01:24:09   3245s]         Max accepted move=11.248um, total accepted move=46.816um, average move=5.201um
[05/07 01:24:09   3246s]         Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=15, computed=230, moveTooSmall=0, resolved=0, predictFail=150, currentlyIllegal=0, legalizationFail=299, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=0
[05/07 01:24:09   3246s]         Max accepted move=0.000um, total accepted move=0.000um
[05/07 01:24:09   3246s]         Legalizer API calls during this step: 1263 succeeded with high effort: 1263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:09   3246s]       Move For Wirelength - branch done. (took cpu=0:00:02.3 real=0:00:00.9)
[05/07 01:24:09   3246s]       Reverting Artificially removing short and long paths...
[05/07 01:24:09   3246s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 12461800381496911013 5496483297168398072
[05/07 01:24:09   3246s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[05/07 01:24:09   3246s]           delay calculator: calls=155910, total_wall_time=10.386s, mean_wall_time=0.067ms
[05/07 01:24:09   3246s]           legalizer: calls=383783, total_wall_time=3.172s, mean_wall_time=0.008ms
[05/07 01:24:09   3246s]           steiner router: calls=70464, total_wall_time=14.803s, mean_wall_time=0.210ms
[05/07 01:24:09   3246s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:09   3246s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:24:09   3246s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/07 01:24:09   3246s]       Clock DAG hash after 'Wire Reduction extra effort': 12461800381496911013 5496483297168398072
[05/07 01:24:09   3246s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[05/07 01:24:09   3246s]         delay calculator: calls=155910, total_wall_time=10.386s, mean_wall_time=0.067ms
[05/07 01:24:09   3246s]         legalizer: calls=383783, total_wall_time=3.172s, mean_wall_time=0.008ms
[05/07 01:24:09   3246s]         steiner router: calls=70464, total_wall_time=14.803s, mean_wall_time=0.210ms
[05/07 01:24:09   3246s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/07 01:24:09   3246s]         cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:24:09   3246s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:09   3246s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:24:09   3246s]         cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:24:09   3246s]         cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:24:09   3246s]         sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:09   3246s]         wire capacitance : top=191.504fF, trunk=1097.003fF, leaf=2000.093fF, total=3288.599fF
[05/07 01:24:09   3246s]         wire lengths     : top=2118.891um, trunk=12468.404um, leaf=20710.797um, total=35298.092um
[05/07 01:24:09   3246s]         hp wire lengths  : top=1740.096um, trunk=9971.504um, leaf=14595.748um, total=26307.348um
[05/07 01:24:09   3246s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/07 01:24:09   3246s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/07 01:24:09   3246s]         Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:09   3246s]         Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:09   3246s]         Trunk : target=0.078ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:09   3246s]         Trunk : target=0.175ns count=2 avg=0.041ns sd=0.001ns min=0.040ns max=0.041ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:09   3246s]         Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.055ns max=0.073ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:09   3246s]         Trunk : target=0.180ns count=2 avg=0.068ns sd=0.003ns min=0.066ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:09   3246s]         Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:09   3246s]         Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.057ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:09   3246s]         Trunk : target=0.235ns count=3 avg=0.096ns sd=0.045ns min=0.066ns max=0.148ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:09   3246s]         Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:09   3246s]         Trunk : target=0.243ns count=102 avg=0.088ns sd=0.061ns min=0.000ns max=0.235ns {90 <= 0.146ns, 4 <= 0.194ns, 3 <= 0.219ns, 4 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:24:09   3246s]         Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 3 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:09   3246s]         Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:09   3246s]         Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:09   3246s]         Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.044ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:09   3246s]         Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:09   3246s]         Leaf  : target=0.243ns count=173 avg=0.110ns sd=0.047ns min=0.029ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
[05/07 01:24:09   3246s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/07 01:24:09   3246s]          Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:24:09   3246s]          Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:09   3246s]          ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:09   3246s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:09   3246s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/07 01:24:09   3246s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.335, avg=1.309, sd=0.019, skn=-1.301, kur=0.973], skew [0.095 vs 0.085*], 99.8% {1.250, 1.335} (wid=0.105 ws=0.077) (gid=1.289 gs=0.117)
[05/07 01:24:09   3246s]             min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
[05/07 01:24:09   3246s]             max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:24:09   3246s]       Skew group summary after 'Wire Reduction extra effort':
[05/07 01:24:09   3246s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.815, avg=0.787, sd=0.015, skn=0.577, kur=-0.663], skew [0.058 vs 0.085], 100% {0.757, 0.815} (wid=0.045 ws=0.042) (gid=0.800 gs=0.064)
[05/07 01:24:09   3246s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.335, avg=1.309, sd=0.019, skn=-1.301, kur=0.973], skew [0.095 vs 0.085*], 99.8% {1.250, 1.335} (wid=0.105 ws=0.077) (gid=1.289 gs=0.117)
[05/07 01:24:09   3246s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.784, max=0.874, avg=0.846, sd=0.024, skn=-1.596, kur=1.241], skew [0.090 vs 0.085*], 99.1% {0.784, 0.870} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
[05/07 01:24:09   3246s]         skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.372, kur=5.146], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
[05/07 01:24:09   3246s]         skew_group ate_clk/test_best_mode: insertion delay [min=1.007, max=1.104, avg=1.066, sd=0.029, skn=-0.317, kur=-1.601], skew [0.097 vs 0.085*], 99.3% {1.016, 1.102} (wid=0.053 ws=0.054) (gid=1.087 gs=0.098)
[05/07 01:24:09   3246s]         skew_group ate_clk/test_worst_mode: insertion delay [min=1.007, max=1.104, avg=1.065, sd=0.029, skn=-0.252, kur=-1.662], skew [0.097 vs 0.085*], 99.4% {1.019, 1.104} (wid=0.053 ws=0.050) (gid=1.086 gs=0.097)
[05/07 01:24:09   3246s]       Legalizer API calls during this step: 6835 succeeded with high effort: 6835 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:09   3246s]     Wire Reduction extra effort done. (took cpu=0:00:22.0 real=0:00:10.4)
[05/07 01:24:09   3246s]     Optimizing orientation...
[05/07 01:24:09   3246s]     FlipOpt...
[05/07 01:24:09   3246s]     Disconnecting clock tree from netlist...
[05/07 01:24:09   3246s]     Disconnecting clock tree from netlist done.
[05/07 01:24:11   3251s]     Orientation Wirelength Optimization: Attempted = 323 , Succeeded = 79 , Constraints Broken = 244 , CannotMove = 0 , Illegal = 0 , Other = 0
[05/07 01:24:11   3251s]     Resynthesising clock tree into netlist...
[05/07 01:24:11   3251s]       Reset timing graph...
[05/07 01:24:11   3251s] Ignoring AAE DB Resetting ...
[05/07 01:24:11   3251s]       Reset timing graph done.
[05/07 01:24:11   3251s]     Resynthesising clock tree into netlist done.
[05/07 01:24:11   3251s]     FlipOpt done. (took cpu=0:00:04.4 real=0:00:02.0)
[05/07 01:24:11   3251s]     Optimizing orientation done. (took cpu=0:00:04.4 real=0:00:02.0)
[05/07 01:24:11   3251s] End AAE Lib Interpolated Model. (MEM=7073.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:24:11   3252s]     Clock DAG hash after 'Wire Opt OverFix': 4114622606688675849 9568717556430634992
[05/07 01:24:11   3252s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[05/07 01:24:11   3252s]       delay calculator: calls=161368, total_wall_time=10.635s, mean_wall_time=0.066ms
[05/07 01:24:11   3252s]       legalizer: calls=385664, total_wall_time=3.417s, mean_wall_time=0.009ms
[05/07 01:24:11   3252s]       steiner router: calls=74641, total_wall_time=15.957s, mean_wall_time=0.214ms
[05/07 01:24:11   3252s]     Clock DAG stats after 'Wire Opt OverFix':
[05/07 01:24:11   3252s]       cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:24:11   3252s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:11   3252s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:24:11   3252s]       cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:24:11   3252s]       cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:24:11   3252s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:11   3252s]       wire capacitance : top=191.504fF, trunk=1084.353fF, leaf=1998.592fF, total=3274.449fF
[05/07 01:24:11   3252s]       wire lengths     : top=2118.891um, trunk=12322.030um, leaf=20691.644um, total=35132.565um
[05/07 01:24:11   3252s]       hp wire lengths  : top=1740.096um, trunk=9910.248um, leaf=14600.460um, total=26250.804um
[05/07 01:24:11   3252s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/07 01:24:11   3252s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/07 01:24:11   3252s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:11   3252s]       Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:11   3252s]       Trunk : target=0.078ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:11   3252s]       Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:11   3252s]       Trunk : target=0.172ns count=2 avg=0.041ns sd=0.001ns min=0.040ns max=0.041ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:24:11   3252s]       Trunk : target=0.177ns count=5 avg=0.064ns sd=0.006ns min=0.055ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:11   3252s]       Trunk : target=0.180ns count=2 avg=0.066ns sd=0.001ns min=0.066ns max=0.067ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:11   3252s]       Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.158ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:11   3252s]       Trunk : target=0.209ns count=3 avg=0.071ns sd=0.014ns min=0.057ns max=0.085ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:11   3252s]       Trunk : target=0.224ns count=41 avg=0.093ns sd=0.034ns min=0.031ns max=0.142ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:24:11   3252s]       Trunk : target=0.235ns count=3 avg=0.096ns sd=0.041ns min=0.069ns max=0.143ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:11   3252s]       Trunk : target=0.235ns count=4 avg=0.084ns sd=0.033ns min=0.047ns max=0.119ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:11   3252s]       Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:11   3252s]       Trunk : target=0.243ns count=56 avg=0.084ns sd=0.075ns min=0.000ns max=0.235ns {45 <= 0.146ns, 4 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 3 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.044ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.224ns count=1 avg=0.104ns sd=0.000ns min=0.104ns max=0.104ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:24:11   3252s]       Leaf  : target=0.243ns count=172 avg=0.110ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 14 <= 0.243ns}
[05/07 01:24:11   3252s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/07 01:24:11   3252s]        Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:24:11   3252s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:11   3252s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:11   3252s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:11   3252s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/07 01:24:11   3252s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.333, avg=1.305, sd=0.021, skn=-1.078, kur=0.375], skew [0.093 vs 0.085*], 98.6% {1.248, 1.333} (wid=0.105 ws=0.077) (gid=1.283 gs=0.116)
[05/07 01:24:11   3252s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:24:11   3252s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_/CLK
[05/07 01:24:11   3252s]     Skew group summary after 'Wire Opt OverFix':
[05/07 01:24:11   3252s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.818, avg=0.791, sd=0.015, skn=0.452, kur=-0.581], skew [0.061 vs 0.085], 100% {0.757, 0.818} (wid=0.045 ws=0.042) (gid=0.802 gs=0.065)
[05/07 01:24:11   3252s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.333, avg=1.305, sd=0.021, skn=-1.078, kur=0.375], skew [0.093 vs 0.085*], 98.6% {1.248, 1.333} (wid=0.105 ws=0.077) (gid=1.283 gs=0.116)
[05/07 01:24:11   3252s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.784, max=0.873, avg=0.842, sd=0.023, skn=-1.589, kur=1.233], skew [0.089 vs 0.085*], 99.1% {0.784, 0.869} (wid=0.015 ws=0.016) (gid=0.872 gs=0.103)
[05/07 01:24:11   3252s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.873, avg=0.800, sd=0.026, skn=2.368, kur=5.097], skew [0.089 vs 0.086*], 90% {0.784, 0.869} (wid=0.015 ws=0.014) (gid=0.872 gs=0.103)
[05/07 01:24:11   3252s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.007, max=1.103, avg=1.063, sd=0.030, skn=-0.320, kur=-1.547], skew [0.096 vs 0.085*], 96.3% {1.014, 1.099} (wid=0.053 ws=0.054) (gid=1.083 gs=0.093)
[05/07 01:24:11   3252s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.007, max=1.103, avg=1.063, sd=0.030, skn=-0.266, kur=-1.614], skew [0.096 vs 0.085*], 96.3% {1.014, 1.099} (wid=0.053 ws=0.050) (gid=1.083 gs=0.093)
[05/07 01:24:11   3252s]     Legalizer API calls during this step: 8716 succeeded with high effort: 8618 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:11   3252s]   Wire Opt OverFix done. (took cpu=0:00:27.2 real=0:00:12.7)
[05/07 01:24:11   3252s]   Total capacitance is (rise=6417.009fF fall=6142.547fF), of which (rise=3274.449fF fall=3274.449fF) is wire, and (rise=3142.561fF fall=2868.098fF) is gate.
[05/07 01:24:11   3252s]   Stage::Polishing done. (took cpu=0:01:02 real=0:00:21.2)
[05/07 01:24:11   3252s]   Stage::Updating netlist...
[05/07 01:24:11   3252s]   Reset timing graph...
[05/07 01:24:11   3252s] Ignoring AAE DB Resetting ...
[05/07 01:24:11   3252s]   Reset timing graph done.
[05/07 01:24:11   3252s]   Setting non-default rules before calling refine place.
[05/07 01:24:12   3252s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:24:12   3252s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7073.7M, EPOCH TIME: 1746606252.250424
[05/07 01:24:12   3252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5589).
[05/07 01:24:12   3252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3252s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.360, REAL:0.087, MEM:6659.4M, EPOCH TIME: 1746606252.336987
[05/07 01:24:12   3252s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
[05/07 01:24:12   3252s]   Leaving CCOpt scope - ClockRefiner...
[05/07 01:24:12   3252s]   Assigned high priority to 212 instances.
[05/07 01:24:12   3252s]   Soft fixed 284 clock instances.
[05/07 01:24:12   3252s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[05/07 01:24:12   3252s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[05/07 01:24:12   3252s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6659.4M, EPOCH TIME: 1746606252.344228
[05/07 01:24:12   3252s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6659.4M, EPOCH TIME: 1746606252.344328
[05/07 01:24:12   3252s] Processing tracks to init pin-track alignment.
[05/07 01:24:12   3252s] z: 2, totalTracks: 1
[05/07 01:24:12   3252s] z: 4, totalTracks: 1
[05/07 01:24:12   3252s] z: 6, totalTracks: 1
[05/07 01:24:12   3252s] z: 8, totalTracks: 1
[05/07 01:24:12   3252s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:24:12   3252s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:24:12   3252s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6659.4M, EPOCH TIME: 1746606252.375140
[05/07 01:24:12   3252s] Info: 382 insts are soft-fixed.
[05/07 01:24:12   3252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3252s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:24:12   3252s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:24:12   3252s] 
[05/07 01:24:12   3252s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:24:12   3252s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:24:12   3252s] OPERPROF:       Starting CMU at level 4, MEM:6659.4M, EPOCH TIME: 1746606252.451030
[05/07 01:24:12   3253s] OPERPROF:       Finished CMU at level 4, CPU:0.030, REAL:0.005, MEM:6659.4M, EPOCH TIME: 1746606252.456384
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:24:12   3253s] Info: 382 insts are soft-fixed.
[05/07 01:24:12   3253s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.120, REAL:0.088, MEM:6659.4M, EPOCH TIME: 1746606252.463174
[05/07 01:24:12   3253s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6659.4M, EPOCH TIME: 1746606252.463228
[05/07 01:24:12   3253s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6659.4M, EPOCH TIME: 1746606252.463566
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=6659.4MB).
[05/07 01:24:12   3253s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.143, MEM:6659.4M, EPOCH TIME: 1746606252.487482
[05/07 01:24:12   3253s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.180, REAL:0.143, MEM:6659.4M, EPOCH TIME: 1746606252.487513
[05/07 01:24:12   3253s] TDRefine: refinePlace mode is spiral
[05/07 01:24:12   3253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.10
[05/07 01:24:12   3253s] OPERPROF: Starting Refine-Place at level 1, MEM:6659.4M, EPOCH TIME: 1746606252.489927
[05/07 01:24:12   3253s] *** Starting refinePlace (0:54:14 mem=6659.4M) ***
[05/07 01:24:12   3253s] Total net bbox length = 8.585e+05 (5.136e+05 3.449e+05) (ext = 9.036e+03)
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:24:12   3253s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:24:12   3253s] Info: 382 insts are soft-fixed.
[05/07 01:24:12   3253s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s]  === Spiral for Logical I: (movable: 325) ===
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s] FGC Caching: map cells: 2 total: 2  non_cacheable: 0
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s]  === Spiral for Logical I: (movable: 57) ===
[05/07 01:24:12   3253s] Move report: Soft Fixed moves 18 insts, mean move: 1.83 um, max move: 6.84 um 
[05/07 01:24:12   3253s] 	Max move on inst (occ_int2/fast_clk_1_clkgt/u_icg_clone_3): (147.90, 351.12) --> (142.73, 349.45)
[05/07 01:24:12   3253s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:24:12   3253s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:24:12   3253s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:24:12   3253s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6662.5M, EPOCH TIME: 1746606252.560361
[05/07 01:24:12   3253s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:6662.5M, EPOCH TIME: 1746606252.561187
[05/07 01:24:12   3253s] Set min layer with default ( 2 )
[05/07 01:24:12   3253s] Set max layer with default ( 127 )
[05/07 01:24:12   3253s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:12   3253s] Min route layer (adjusted) = 2
[05/07 01:24:12   3253s] Max route layer (adjusted) = 10
[05/07 01:24:12   3253s] Set min layer with default ( 2 )
[05/07 01:24:12   3253s] Set max layer with default ( 127 )
[05/07 01:24:12   3253s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:12   3253s] Min route layer (adjusted) = 2
[05/07 01:24:12   3253s] Max route layer (adjusted) = 10
[05/07 01:24:12   3253s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6662.5M, EPOCH TIME: 1746606252.568204
[05/07 01:24:12   3253s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:6662.5M, EPOCH TIME: 1746606252.568981
[05/07 01:24:12   3253s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6662.5M, EPOCH TIME: 1746606252.569039
[05/07 01:24:12   3253s] Starting refinePlace ...
[05/07 01:24:12   3253s] Set min layer with default ( 2 )
[05/07 01:24:12   3253s] Set max layer with default ( 127 )
[05/07 01:24:12   3253s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:12   3253s] Min route layer (adjusted) = 2
[05/07 01:24:12   3253s] Max route layer (adjusted) = 10
[05/07 01:24:12   3253s] One DDP V2 for no tweak run.
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s]  === Spiral for Logical I: (movable: 3283) ===
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s]  === Spiral for Logical I: (movable: 186) ===
[05/07 01:24:12   3253s] 
[05/07 01:24:12   3253s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:24:12   3253s] Move report: Detail placement moves 3 insts, mean move: 1.93 um, max move: 3.34 um 
[05/07 01:24:12   3253s] 	Max move on inst (snps_clk_chain_1/U_shftreg_0/ff_5/q_reg): (15.81, 354.46) --> (15.81, 357.81)
[05/07 01:24:12   3253s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 6633.5MB
[05/07 01:24:12   3253s] Statistics of distance of Instance movement in refine placement:
[05/07 01:24:12   3253s]   maximum (X+Y) =         6.84 um
[05/07 01:24:12   3253s]   inst (occ_int2/fast_clk_1_clkgt/u_icg_clone_3) with max move: (147.896, 351.12) -> (142.728, 349.448)
[05/07 01:24:12   3253s]   mean    (X+Y) =         1.85 um
[05/07 01:24:12   3253s] Summary Report:
[05/07 01:24:12   3253s] Instances move: 21 (out of 40755 movable)
[05/07 01:24:12   3253s] Instances flipped: 0
[05/07 01:24:12   3253s] Mean displacement: 1.85 um
[05/07 01:24:12   3253s] Max displacement: 6.84 um (Instance: occ_int2/fast_clk_1_clkgt/u_icg_clone_3) (147.896, 351.12) -> (142.728, 349.448)
[05/07 01:24:12   3253s] 	Length: 31 sites, height: 1 rows, site name: unit, cell type: CGLNPRX8_LVT, constraint:Region
[05/07 01:24:12   3253s] 	Violation at original loc: Region/Fence Violation
[05/07 01:24:12   3253s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:24:12   3253s] Total instances moved : 21
[05/07 01:24:12   3253s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.580, REAL:0.225, MEM:6633.5M, EPOCH TIME: 1746606252.793822
[05/07 01:24:12   3253s] Total net bbox length = 8.585e+05 (5.136e+05 3.449e+05) (ext = 9.050e+03)
[05/07 01:24:12   3253s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 6633.5MB
[05/07 01:24:12   3253s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=6633.5MB) @(0:54:14 - 0:54:15).
[05/07 01:24:12   3253s] *** Finished refinePlace (0:54:15 mem=6633.5M) ***
[05/07 01:24:12   3253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.10
[05/07 01:24:12   3253s] OPERPROF: Finished Refine-Place at level 1, CPU:0.690, REAL:0.336, MEM:6633.5M, EPOCH TIME: 1746606252.825816
[05/07 01:24:12   3253s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6633.5M, EPOCH TIME: 1746606252.825902
[05/07 01:24:12   3253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6013).
[05/07 01:24:12   3253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:12   3254s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.360, REAL:0.101, MEM:6659.6M, EPOCH TIME: 1746606252.927073
[05/07 01:24:12   3254s]   ClockRefiner summary
[05/07 01:24:12   3254s]   All clock instances: Moved 21, flipped 2 and cell swapped 0 (out of a total of 3784).
[05/07 01:24:12   3254s]   All Clock instances: Average move = 1.85um
[05/07 01:24:12   3254s]   The largest move was 6.84 um for occ_int2/fast_clk_1_clkgt/u_icg_clone_3.
[05/07 01:24:12   3254s]   Non-sink clock instances: Moved 18, flipped 2 and cell swapped 0 (out of a total of 308).
[05/07 01:24:12   3254s]   Non-sink clock instances: Average move = 1.83um
[05/07 01:24:12   3254s]   The largest move was 6.84 um for occ_int2/fast_clk_1_clkgt/u_icg_clone_3.
[05/07 01:24:12   3254s]   Clock sinks: Moved 3, flipped 0 and cell swapped 0 (out of a total of 3476).
[05/07 01:24:12   3254s]   Clock sinks: Average move = 1.93um
[05/07 01:24:12   3254s]   The largest move was 3.34 um for snps_clk_chain_1/U_shftreg_0/ff_5/q_reg.
[05/07 01:24:12   3254s]   Restoring pStatusCts on 284 clock instances.
[05/07 01:24:12   3254s]   Revert refine place priority changes on 0 instances.
[05/07 01:24:12   3254s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.6)
[05/07 01:24:12   3254s]   Stage::Updating netlist done. (took cpu=0:00:02.0 real=0:00:01.0)
[05/07 01:24:12   3254s]   CCOpt::Phase::Implementation done. (took cpu=0:01:15 real=0:00:28.5)
[05/07 01:24:12   3254s]   CCOpt::Phase::eGRPC...
[05/07 01:24:12   3254s]   eGR Post Conditioning...
[05/07 01:24:13   3254s]     Clock implementation routing...
[05/07 01:24:13   3254s]       Leaving CCOpt scope - Routing Tools...
[05/07 01:24:13   3254s] Net route status summary:
[05/07 01:24:13   3254s]   Clock:       312 (unrouted=305, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:24:13   3254s]   Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:24:13   3254s]       Routing using eGR only...
[05/07 01:24:13   3254s]         Early Global Route - eGR only step...
[05/07 01:24:13   3254s] (ccopt eGR): There are 305 nets to be routed. 0 nets have skip routing designation.
[05/07 01:24:13   3254s] (ccopt eGR): There are 305 nets for routing of which 294 have one or more fixed wires.
[05/07 01:24:13   3254s] (ccopt eGR): Start to route 305 all nets
[05/07 01:24:13   3254s] Running pre-eGR process
[05/07 01:24:13   3254s] [PSP]    Started Early Global Route ( Curr Mem: 6.26 MB )
[05/07 01:24:13   3254s] (I)      Initializing eGR engine (clean)
[05/07 01:24:13   3254s] Set min layer with default ( 2 )
[05/07 01:24:13   3254s] Set max layer with default ( 127 )
[05/07 01:24:13   3254s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:13   3254s] Min route layer (adjusted) = 2
[05/07 01:24:13   3254s] Max route layer (adjusted) = 10
[05/07 01:24:13   3254s] (I)      clean place blk overflow:
[05/07 01:24:13   3254s] (I)      H : enabled 1.00 0
[05/07 01:24:13   3254s] (I)      V : enabled 1.00 0
[05/07 01:24:13   3254s] (I)      Initializing eGR engine (clean)
[05/07 01:24:13   3254s] Set min layer with default ( 2 )
[05/07 01:24:13   3254s] Set max layer with default ( 127 )
[05/07 01:24:13   3254s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:13   3254s] Min route layer (adjusted) = 2
[05/07 01:24:13   3254s] Max route layer (adjusted) = 10
[05/07 01:24:13   3254s] (I)      clean place blk overflow:
[05/07 01:24:13   3254s] (I)      H : enabled 1.00 0
[05/07 01:24:13   3254s] (I)      V : enabled 1.00 0
[05/07 01:24:13   3254s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6.26 MB )
[05/07 01:24:13   3254s] (I)      Running eGR Cong Clean flow
[05/07 01:24:13   3254s] (I)      # wire layers (front) : 11
[05/07 01:24:13   3254s] (I)      # wire layers (back)  : 0
[05/07 01:24:13   3254s] (I)      min wire layer : 1
[05/07 01:24:13   3254s] (I)      max wire layer : 10
[05/07 01:24:13   3254s] (I)      # cut layers (front) : 10
[05/07 01:24:13   3254s] (I)      # cut layers (back)  : 0
[05/07 01:24:13   3254s] (I)      min cut layer : 1
[05/07 01:24:13   3254s] (I)      max cut layer : 9
[05/07 01:24:13   3254s] (I)      =================================== Layers ===================================
[05/07 01:24:13   3254s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:13   3254s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:24:13   3254s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:13   3254s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:24:13   3254s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:24:13   3254s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:24:13   3254s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:24:13   3254s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:24:13   3254s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:24:13   3254s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:24:13   3254s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:24:13   3254s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:24:13   3254s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:24:13   3254s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:24:13   3254s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:13   3254s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:24:13   3254s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:24:13   3254s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:13   3254s] (I)      Started Import and model ( Curr Mem: 6.26 MB )
[05/07 01:24:13   3254s] (I)      == Non-default Options ==
[05/07 01:24:13   3254s] (I)      Clean congestion better                            : true
[05/07 01:24:13   3254s] (I)      Estimate vias on DPT layer                         : true
[05/07 01:24:13   3254s] (I)      Rerouting rounds                                   : 10
[05/07 01:24:13   3254s] (I)      Clean congestion layer assignment rounds           : 3
[05/07 01:24:13   3254s] (I)      Layer constraints as soft constraints              : true
[05/07 01:24:13   3254s] (I)      Soft top layer                                     : true
[05/07 01:24:13   3254s] (I)      Skip prospective layer relax nets                  : true
[05/07 01:24:13   3254s] (I)      Better NDR handling                                : true
[05/07 01:24:13   3254s] (I)      Improved NDR modeling in LA                        : true
[05/07 01:24:13   3254s] (I)      Routing cost fix for NDR handling                  : true
[05/07 01:24:13   3254s] (I)      Block tracks for preroutes                         : true
[05/07 01:24:13   3254s] (I)      Assign IRoute by net group key                     : true
[05/07 01:24:13   3254s] (I)      Block unroutable channels                          : true
[05/07 01:24:13   3254s] (I)      Block unroutable channels 3D                       : true
[05/07 01:24:13   3254s] (I)      Bound layer relaxed segment wl                     : true
[05/07 01:24:13   3254s] (I)      Blocked pin reach length threshold                 : 2
[05/07 01:24:13   3254s] (I)      Check blockage within NDR space in TA              : true
[05/07 01:24:13   3254s] (I)      Skip must join for term with via pillar            : true
[05/07 01:24:13   3254s] (I)      Model find APA for IO pin                          : true
[05/07 01:24:13   3254s] (I)      On pin location for off pin term                   : true
[05/07 01:24:13   3254s] (I)      Handle EOL spacing                                 : true
[05/07 01:24:13   3254s] (I)      Merge PG vias by gap                               : true
[05/07 01:24:13   3254s] (I)      Maximum routing layer                              : 10
[05/07 01:24:13   3254s] (I)      Top routing layer                                  : 10
[05/07 01:24:13   3254s] (I)      Ignore routing layer                               : true
[05/07 01:24:13   3254s] (I)      Route selected nets only                           : true
[05/07 01:24:13   3254s] (I)      Refine MST                                         : true
[05/07 01:24:13   3254s] (I)      Honor PRL                                          : true
[05/07 01:24:13   3254s] (I)      Strong congestion aware                            : true
[05/07 01:24:13   3254s] (I)      Improved initial location for IRoutes              : true
[05/07 01:24:13   3254s] (I)      Multi panel TA                                     : true
[05/07 01:24:13   3254s] (I)      Penalize wire overlap                              : true
[05/07 01:24:13   3254s] (I)      Expand small instance blockage                     : true
[05/07 01:24:13   3254s] (I)      Reduce via in TA                                   : true
[05/07 01:24:13   3254s] (I)      SS-aware routing                                   : true
[05/07 01:24:13   3254s] (I)      Improve tree edge sharing                          : true
[05/07 01:24:13   3254s] (I)      Improve 2D via estimation                          : true
[05/07 01:24:13   3254s] (I)      Refine Steiner tree                                : true
[05/07 01:24:13   3254s] (I)      Build spine tree                                   : true
[05/07 01:24:13   3254s] (I)      Model pass through capacity                        : true
[05/07 01:24:13   3254s] (I)      Extend blockages by a half GCell                   : true
[05/07 01:24:13   3254s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/07 01:24:13   3254s] (I)      Consider pin shapes                                : true
[05/07 01:24:13   3254s] (I)      Consider pin shapes for all nodes                  : true
[05/07 01:24:13   3254s] (I)      Consider NR APA                                    : true
[05/07 01:24:13   3254s] (I)      Consider IO pin shape                              : true
[05/07 01:24:13   3254s] (I)      Fix pin connection bug                             : true
[05/07 01:24:13   3254s] (I)      Consider layer RC for local wires                  : true
[05/07 01:24:13   3254s] (I)      Honor layer constraint                             : true
[05/07 01:24:13   3254s] (I)      Route to clock mesh pin                            : true
[05/07 01:24:13   3254s] (I)      LA-aware pin escape length                         : 2
[05/07 01:24:13   3254s] (I)      Connect multiple ports                             : true
[05/07 01:24:13   3254s] (I)      Split for must join                                : true
[05/07 01:24:13   3254s] (I)      Number of threads                                  : 8
[05/07 01:24:13   3254s] (I)      Routing effort level                               : 10000
[05/07 01:24:13   3254s] (I)      Prefer layer length threshold                      : 8
[05/07 01:24:13   3254s] (I)      Overflow penalty cost                              : 10
[05/07 01:24:13   3254s] (I)      A-star cost                                        : 0.300000
[05/07 01:24:13   3254s] (I)      Misalignment cost                                  : 10.000000
[05/07 01:24:13   3254s] (I)      Threshold for short IRoute                         : 6
[05/07 01:24:13   3254s] (I)      Via cost during post routing                       : 1.000000
[05/07 01:24:13   3254s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/07 01:24:13   3254s] (I)      Source-to-sink ratio                               : 0.300000
[05/07 01:24:13   3254s] (I)      Scenic ratio bound                                 : 3.000000
[05/07 01:24:13   3254s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/07 01:24:13   3254s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/07 01:24:13   3254s] (I)      Layer demotion scenic scale                        : 1.000000
[05/07 01:24:13   3254s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/07 01:24:13   3254s] (I)      PG-aware similar topology routing                  : true
[05/07 01:24:13   3254s] (I)      Maze routing via cost fix                          : true
[05/07 01:24:13   3254s] (I)      Apply PRL on PG terms                              : true
[05/07 01:24:13   3254s] (I)      Apply PRL on obs objects                           : true
[05/07 01:24:13   3254s] (I)      Handle range-type spacing rules                    : true
[05/07 01:24:13   3254s] (I)      PG gap threshold multiplier                        : 10.000000
[05/07 01:24:13   3254s] (I)      Parallel spacing query fix                         : true
[05/07 01:24:13   3254s] (I)      Force source to root IR                            : true
[05/07 01:24:13   3254s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/07 01:24:13   3254s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/07 01:24:13   3254s] (I)      Route tie net to shape                             : auto
[05/07 01:24:13   3254s] (I)      Do not relax to DPT layer                          : true
[05/07 01:24:13   3254s] (I)      No DPT in post routing                             : true
[05/07 01:24:13   3254s] (I)      Modeling PG via merging fix                        : true
[05/07 01:24:13   3254s] (I)      Shield aware TA                                    : true
[05/07 01:24:13   3254s] (I)      Strong shield aware TA                             : true
[05/07 01:24:13   3254s] (I)      Overflow calculation fix in LA                     : true
[05/07 01:24:13   3254s] (I)      Post routing fix                                   : true
[05/07 01:24:13   3254s] (I)      Strong post routing                                : true
[05/07 01:24:13   3254s] (I)      Violation on path threshold                        : 1
[05/07 01:24:13   3254s] (I)      Pass through capacity modeling                     : true
[05/07 01:24:13   3254s] (I)      Read layer and via RC                              : true
[05/07 01:24:13   3254s] (I)      Select the non-relaxed segments in post routing stage : true
[05/07 01:24:13   3254s] (I)      Select term pin box for io pin                     : true
[05/07 01:24:13   3254s] (I)      Penalize NDR sharing                               : true
[05/07 01:24:13   3254s] (I)      Enable special modeling                            : false
[05/07 01:24:13   3254s] (I)      Keep fixed segments                                : true
[05/07 01:24:13   3254s] (I)      Reorder net groups by key                          : true
[05/07 01:24:13   3254s] (I)      Increase net scenic ratio                          : true
[05/07 01:24:13   3254s] (I)      Method to set GCell size                           : row
[05/07 01:24:13   3254s] (I)      Connect multiple ports and must join fix           : true
[05/07 01:24:13   3254s] (I)      Avoid high resistance layers                       : true
[05/07 01:24:13   3254s] (I)      Segment length threshold                           : 1
[05/07 01:24:13   3254s] (I)      Model find APA for IO pin fix                      : true
[05/07 01:24:13   3254s] (I)      Avoid connecting non-metal layers                  : true
[05/07 01:24:13   3254s] (I)      Use track pitch for NDR                            : true
[05/07 01:24:13   3254s] (I)      Decide max and min layer to relax with layer difference : true
[05/07 01:24:13   3254s] (I)      Handle non-default track width                     : false
[05/07 01:24:13   3254s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:24:13   3254s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:24:13   3254s] (I)      ============== Pin Summary ==============
[05/07 01:24:13   3254s] (I)      +-------+--------+---------+------------+
[05/07 01:24:13   3254s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:24:13   3254s] (I)      +-------+--------+---------+------------+
[05/07 01:24:13   3254s] (I)      |     1 | 161836 |  100.00 |        Pin |
[05/07 01:24:13   3254s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:24:13   3254s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:24:13   3254s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:24:13   3254s] (I)      +-------+--------+---------+------------+
[05/07 01:24:13   3254s] (I)      Use row-based GCell size
[05/07 01:24:13   3254s] (I)      Use row-based GCell align
[05/07 01:24:13   3254s] (I)      layer 0 area = 10000
[05/07 01:24:13   3254s] (I)      layer 1 area = 16000
[05/07 01:24:13   3254s] (I)      layer 2 area = 16000
[05/07 01:24:13   3254s] (I)      layer 3 area = 16000
[05/07 01:24:13   3254s] (I)      layer 4 area = 16000
[05/07 01:24:13   3254s] (I)      layer 5 area = 16000
[05/07 01:24:13   3254s] (I)      layer 6 area = 16000
[05/07 01:24:13   3254s] (I)      layer 7 area = 16000
[05/07 01:24:13   3254s] (I)      layer 8 area = 55000
[05/07 01:24:13   3254s] (I)      layer 9 area = 4000000
[05/07 01:24:13   3254s] (I)      GCell unit size   : 1672
[05/07 01:24:13   3254s] (I)      GCell multiplier  : 1
[05/07 01:24:13   3254s] (I)      GCell row height  : 1672
[05/07 01:24:13   3254s] (I)      Actual row height : 1672
[05/07 01:24:13   3254s] (I)      GCell align ref   : 10032 10032
[05/07 01:24:13   3254s] [NR-eGR] Track table information for default rule: 
[05/07 01:24:13   3254s] [NR-eGR] M1 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M2 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M3 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M4 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M5 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M6 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M7 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M8 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] M9 has single uniform track structure
[05/07 01:24:13   3254s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:24:13   3254s] (I)      ============== Default via ===============
[05/07 01:24:13   3254s] (I)      +---+------------------+-----------------+
[05/07 01:24:13   3254s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:24:13   3254s] (I)      +---+------------------+-----------------+
[05/07 01:24:13   3254s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:24:13   3254s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:24:13   3254s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:24:13   3254s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:24:13   3254s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:24:13   3254s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:24:13   3254s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:24:13   3254s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:24:13   3254s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:24:13   3254s] (I)      +---+------------------+-----------------+
[05/07 01:24:13   3254s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:24:13   3254s] [NR-eGR] Read 5206 PG shapes
[05/07 01:24:13   3254s] [NR-eGR] Read 0 clock shapes
[05/07 01:24:13   3254s] [NR-eGR] Read 0 other shapes
[05/07 01:24:13   3254s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:24:13   3254s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:24:13   3254s] [NR-eGR] #PG Blockages       : 5206
[05/07 01:24:13   3254s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:24:13   3254s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:24:13   3254s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:24:13   3254s] [NR-eGR] #Other Blockages    : 0
[05/07 01:24:13   3254s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:24:13   3254s] (I)      Custom ignore net properties:
[05/07 01:24:13   3254s] (I)      1 : NotLegal
[05/07 01:24:13   3254s] (I)      2 : NotSelected
[05/07 01:24:13   3254s] (I)      Default ignore net properties:
[05/07 01:24:13   3254s] (I)      1 : Special
[05/07 01:24:13   3254s] (I)      2 : Analog
[05/07 01:24:13   3254s] (I)      3 : Fixed
[05/07 01:24:13   3254s] (I)      4 : Skipped
[05/07 01:24:13   3254s] (I)      5 : MixedSignal
[05/07 01:24:13   3254s] (I)      Prerouted net properties:
[05/07 01:24:13   3254s] (I)      1 : NotLegal
[05/07 01:24:13   3254s] (I)      2 : Special
[05/07 01:24:13   3254s] (I)      3 : Analog
[05/07 01:24:13   3254s] (I)      4 : Fixed
[05/07 01:24:13   3254s] (I)      5 : Skipped
[05/07 01:24:13   3254s] (I)      6 : MixedSignal
[05/07 01:24:13   3255s] [NR-eGR] Early global route reroute 294 out of 43345 routable nets
[05/07 01:24:13   3255s] [NR-eGR] #prerouted nets         : 7
[05/07 01:24:13   3255s] [NR-eGR] #prerouted special nets : 0
[05/07 01:24:13   3255s] [NR-eGR] #prerouted wires        : 284
[05/07 01:24:13   3255s] [NR-eGR] Read 43352 nets ( ignored 43058 )
[05/07 01:24:13   3255s] (I)        Front-side 43352 ( ignored 43058 )
[05/07 01:24:13   3255s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:24:13   3255s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:24:13   3255s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/07 01:24:13   3255s] [NR-eGR] #via pillars        : 0
[05/07 01:24:13   3255s] [NR-eGR] #must join all port : 0
[05/07 01:24:13   3255s] [NR-eGR] #multiple ports     : 0
[05/07 01:24:13   3255s] [NR-eGR] #has must join      : 0
[05/07 01:24:13   3255s] (I)      Reading macro buffers
[05/07 01:24:13   3255s] (I)      Number of macros with buffers: 0
[05/07 01:24:13   3255s] (I)      ======= RC Report: Rule 0 ========
[05/07 01:24:13   3255s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:13   3255s] (I)      ----------------------------------
[05/07 01:24:13   3255s] (I)          M2         1.786        0.164 
[05/07 01:24:13   3255s] (I)          M3         1.786        0.109 
[05/07 01:24:13   3255s] (I)          M4         1.786        0.109 
[05/07 01:24:13   3255s] (I)          M5         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M6         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M7         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M8         1.786        0.091 
[05/07 01:24:13   3255s] (I)          M9         1.750        0.107 
[05/07 01:24:13   3255s] (I)        MRDL         0.175        0.122 
[05/07 01:24:13   3255s] (I)      ======= RC Report: Rule 1 ========
[05/07 01:24:13   3255s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:13   3255s] (I)      ----------------------------------
[05/07 01:24:13   3255s] (I)          M2         1.786        0.131 
[05/07 01:24:13   3255s] (I)          M3         1.786        0.104 
[05/07 01:24:13   3255s] (I)          M4         1.786        0.104 
[05/07 01:24:13   3255s] (I)          M5         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M6         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M7         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M8         1.786        0.091 
[05/07 01:24:13   3255s] (I)          M9         1.750        0.107 
[05/07 01:24:13   3255s] (I)        MRDL         0.175        0.115 
[05/07 01:24:13   3255s] (I)      ====== RC Report: CTS_RULE =======
[05/07 01:24:13   3255s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:13   3255s] (I)      ----------------------------------
[05/07 01:24:13   3255s] (I)          M2         1.786        0.131 
[05/07 01:24:13   3255s] (I)          M3         0.893        0.151 
[05/07 01:24:13   3255s] (I)          M4         0.893        0.151 
[05/07 01:24:13   3255s] (I)          M5         0.893        0.123 
[05/07 01:24:13   3255s] (I)          M6         0.893        0.123 
[05/07 01:24:13   3255s] (I)          M7         0.893        0.110 
[05/07 01:24:13   3255s] (I)          M8         0.893        0.112 
[05/07 01:24:13   3255s] (I)          M9         1.750        0.115 
[05/07 01:24:13   3255s] (I)        MRDL         0.175        0.125 
[05/07 01:24:13   3255s] (I)      ======= RC Report: Rule 3 ========
[05/07 01:24:13   3255s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:13   3255s] (I)      ----------------------------------
[05/07 01:24:13   3255s] (I)          M2         1.786        0.188 
[05/07 01:24:13   3255s] (I)          M3         1.786        0.131 
[05/07 01:24:13   3255s] (I)          M4         1.786        0.131 
[05/07 01:24:13   3255s] (I)          M5         1.786        0.108 
[05/07 01:24:13   3255s] (I)          M6         1.786        0.108 
[05/07 01:24:13   3255s] (I)          M7         1.786        0.089 
[05/07 01:24:13   3255s] (I)          M8         1.786        0.091 
[05/07 01:24:13   3255s] (I)          M9         1.750        0.115 
[05/07 01:24:13   3255s] (I)        MRDL         0.175        0.125 
[05/07 01:24:13   3255s] (I)      early_global_route_priority property id does not exist.
[05/07 01:24:13   3255s] (I)      Read Num Blocks=92600  Num Prerouted Wires=284  Num CS=0
[05/07 01:24:13   3255s] (I)      Layer 1 (V) : #blockages 24925 : #preroutes 59
[05/07 01:24:13   3255s] (I)      Layer 2 (H) : #blockages 17044 : #preroutes 32
[05/07 01:24:13   3255s] (I)      Layer 3 (V) : #blockages 16897 : #preroutes 33
[05/07 01:24:13   3255s] (I)      Layer 4 (H) : #blockages 15918 : #preroutes 30
[05/07 01:24:13   3255s] (I)      Layer 5 (V) : #blockages 8434 : #preroutes 40
[05/07 01:24:13   3255s] (I)      Layer 6 (H) : #blockages 8546 : #preroutes 67
[05/07 01:24:13   3255s] (I)      Layer 7 (V) : #blockages 836 : #preroutes 23
[05/07 01:24:13   3255s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:24:13   3255s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:24:13   3255s] (I)      Moved 49 terms for better access 
[05/07 01:24:13   3255s] (I)      Number of ignored nets                =  43058
[05/07 01:24:13   3255s] (I)      Number of connected nets              =      0
[05/07 01:24:13   3255s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[05/07 01:24:13   3255s] (I)      Number of clock nets                  =    301.  Ignored: No
[05/07 01:24:13   3255s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:24:13   3255s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:24:13   3255s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:24:13   3255s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:24:13   3255s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:24:13   3255s] [NR-eGR] There are 294 clock nets ( 294 with NDR ).
[05/07 01:24:13   3255s] (I)      Ndr track 0 does not exist
[05/07 01:24:13   3255s] (I)      Ndr track 0 does not exist
[05/07 01:24:13   3255s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:24:13   3255s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:24:13   3255s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:24:13   3255s] (I)      Site width          :   152  (dbu)
[05/07 01:24:13   3255s] (I)      Row height          :  1672  (dbu)
[05/07 01:24:13   3255s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:24:13   3255s] (I)      GCell width         :  1672  (dbu)
[05/07 01:24:13   3255s] (I)      GCell height        :  1672  (dbu)
[05/07 01:24:13   3255s] (I)      Grid                :   588   356    10
[05/07 01:24:13   3255s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:24:13   3255s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:24:13   3255s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:24:13   3255s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:24:13   3255s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:24:13   3255s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:24:13   3255s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:24:13   3255s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:24:13   3255s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:24:13   3255s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:24:13   3255s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:24:13   3255s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:24:13   3255s] (I)      --------------------------------------------------------
[05/07 01:24:13   3255s] 
[05/07 01:24:13   3255s] [NR-eGR] ============ Routing rule table ============
[05/07 01:24:13   3255s] [NR-eGR] Rule id: 0  Nets: 112
[05/07 01:24:13   3255s] [NR-eGR] Rule id: 1  Nets: 182
[05/07 01:24:13   3255s] [NR-eGR] ========================================
[05/07 01:24:13   3255s] [NR-eGR] 
[05/07 01:24:13   3255s] (I)      ======== NDR :  =========
[05/07 01:24:13   3255s] (I)      +--------------+--------+
[05/07 01:24:13   3255s] (I)      |           ID |      0 |
[05/07 01:24:13   3255s] (I)      |         Name |        |
[05/07 01:24:13   3255s] (I)      |      Default |     no |
[05/07 01:24:13   3255s] (I)      |  Clk Special |     no |
[05/07 01:24:13   3255s] (I)      | Hard spacing |     no |
[05/07 01:24:13   3255s] (I)      |    NDR track | (none) |
[05/07 01:24:13   3255s] (I)      |      NDR via | (none) |
[05/07 01:24:13   3255s] (I)      |  Extra space |      0 |
[05/07 01:24:13   3255s] (I)      |      Shields |      2 |
[05/07 01:24:13   3255s] (I)      |   Demand (H) |      3 |
[05/07 01:24:13   3255s] (I)      |   Demand (V) |      3 |
[05/07 01:24:13   3255s] (I)      |        #Nets |    112 |
[05/07 01:24:13   3255s] (I)      +--------------+--------+
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      ======== NDR :  =========
[05/07 01:24:13   3255s] (I)      +--------------+--------+
[05/07 01:24:13   3255s] (I)      |           ID |      1 |
[05/07 01:24:13   3255s] (I)      |         Name |        |
[05/07 01:24:13   3255s] (I)      |      Default |     no |
[05/07 01:24:13   3255s] (I)      |  Clk Special |     no |
[05/07 01:24:13   3255s] (I)      | Hard spacing |     no |
[05/07 01:24:13   3255s] (I)      |    NDR track | (none) |
[05/07 01:24:13   3255s] (I)      |      NDR via | (none) |
[05/07 01:24:13   3255s] (I)      |  Extra space |      1 |
[05/07 01:24:13   3255s] (I)      |      Shields |      0 |
[05/07 01:24:13   3255s] (I)      |   Demand (H) |      2 |
[05/07 01:24:13   3255s] (I)      |   Demand (V) |      2 |
[05/07 01:24:13   3255s] (I)      |        #Nets |    182 |
[05/07 01:24:13   3255s] (I)      +--------------+--------+
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:24:13   3255s] (I)      +--------------+----------+
[05/07 01:24:13   3255s] (I)      |           ID |        2 |
[05/07 01:24:13   3255s] (I)      |         Name | CTS_RULE |
[05/07 01:24:13   3255s] (I)      |      Default |       no |
[05/07 01:24:13   3255s] (I)      |  Clk Special |       no |
[05/07 01:24:13   3255s] (I)      | Hard spacing |       no |
[05/07 01:24:13   3255s] (I)      |    NDR track |   (none) |
[05/07 01:24:13   3255s] (I)      |      NDR via |   (none) |
[05/07 01:24:13   3255s] (I)      |  Extra space |        0 |
[05/07 01:24:13   3255s] (I)      |      Shields |        0 |
[05/07 01:24:13   3255s] (I)      |   Demand (H) |        3 |
[05/07 01:24:13   3255s] (I)      |   Demand (V) |        3 |
[05/07 01:24:13   3255s] (I)      |        #Nets |        0 |
[05/07 01:24:13   3255s] (I)      +--------------+----------+
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:24:13   3255s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      ======== NDR :  =========
[05/07 01:24:13   3255s] (I)      +--------------+--------+
[05/07 01:24:13   3255s] (I)      |           ID |      3 |
[05/07 01:24:13   3255s] (I)      |         Name |        |
[05/07 01:24:13   3255s] (I)      |      Default |    yes |
[05/07 01:24:13   3255s] (I)      |  Clk Special |     no |
[05/07 01:24:13   3255s] (I)      | Hard spacing |     no |
[05/07 01:24:13   3255s] (I)      |    NDR track | (none) |
[05/07 01:24:13   3255s] (I)      |      NDR via | (none) |
[05/07 01:24:13   3255s] (I)      |  Extra space |      0 |
[05/07 01:24:13   3255s] (I)      |      Shields |      0 |
[05/07 01:24:13   3255s] (I)      |   Demand (H) |      1 |
[05/07 01:24:13   3255s] (I)      |   Demand (V) |      1 |
[05/07 01:24:13   3255s] (I)      |        #Nets |      0 |
[05/07 01:24:13   3255s] (I)      +--------------+--------+
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:24:13   3255s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:13   3255s] (I)      =============== Blocked Tracks ===============
[05/07 01:24:13   3255s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:13   3255s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:24:13   3255s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:13   3255s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:24:13   3255s] (I)      |     2 | 2300828 |   986713 |        42.89% |
[05/07 01:24:13   3255s] (I)      |     3 | 1148364 |   468703 |        40.81% |
[05/07 01:24:13   3255s] (I)      |     4 | 1150592 |   493665 |        42.91% |
[05/07 01:24:13   3255s] (I)      |     5 |  573888 |   241522 |        42.09% |
[05/07 01:24:13   3255s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:24:13   3255s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:24:13   3255s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:24:13   3255s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:24:13   3255s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:24:13   3255s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:13   3255s] (I)      Finished Import and model ( CPU: 0.55 sec, Real: 0.46 sec, Curr Mem: 6.29 MB )
[05/07 01:24:13   3255s] (I)      Delete wires for 294 nets (async)
[05/07 01:24:13   3255s] (I)      Reset routing kernel
[05/07 01:24:13   3255s] (I)      Started Global Routing ( Curr Mem: 6.29 MB )
[05/07 01:24:13   3255s] (I)      totalPins=4133  totalGlobalPin=4133 (100.00%)
[05/07 01:24:13   3255s] (I)      ================= Net Group Info =================
[05/07 01:24:13   3255s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:13   3255s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:24:13   3255s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:13   3255s] (I)      |  1 |            112 |        M5(5) |     M6(6) |
[05/07 01:24:13   3255s] (I)      |  2 |            182 |        M3(3) |     M4(4) |
[05/07 01:24:13   3255s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:13   3255s] (I)      total 2D Cap : 888357 = (333347 H, 555010 V)
[05/07 01:24:13   3255s] (I)      total 2D Demand : 64 = (28 H, 36 V)
[05/07 01:24:13   3255s] (I)      #blocked GCells = 1
[05/07 01:24:13   3255s] (I)      #regions = 11
[05/07 01:24:13   3255s] (I)      Adjusted 2 GCells for pin access
[05/07 01:24:13   3255s] [NR-eGR] Layer group 1: route 112 net(s) in layer range [5, 6]
[05/07 01:24:13   3255s] (I)      
[05/07 01:24:13   3255s] (I)      ============  Phase 1a Route ============
[05/07 01:24:13   3255s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/07 01:24:13   3255s] (I)      Usage: 7427 = (4498 H, 2929 V) = (1.35% H, 0.53% V) = (7.521e+03um H, 4.897e+03um V)
[05/07 01:24:13   3255s] (I)      
[05/07 01:24:13   3255s] (I)      ============  Phase 1b Route ============
[05/07 01:24:13   3255s] (I)      Usage: 7427 = (4498 H, 2929 V) = (1.35% H, 0.53% V) = (7.521e+03um H, 4.897e+03um V)
[05/07 01:24:13   3255s] (I)      Overflow of layer group 1: 0.19% H + 0.07% V. EstWL: 1.241794e+04um
[05/07 01:24:13   3255s] (I)      
[05/07 01:24:13   3255s] (I)      ============  Phase 1c Route ============
[05/07 01:24:13   3255s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:13   3255s] (I)      Usage: 7427 = (4498 H, 2929 V) = (1.35% H, 0.53% V) = (7.521e+03um H, 4.897e+03um V)
[05/07 01:24:13   3255s] (I)      
[05/07 01:24:13   3255s] (I)      ============  Phase 1d Route ============
[05/07 01:24:14   3255s] (I)      Usage: 7576 = (4540 H, 3036 V) = (1.36% H, 0.55% V) = (7.591e+03um H, 5.076e+03um V)
[05/07 01:24:14   3255s] (I)      
[05/07 01:24:14   3255s] (I)      ============  Phase 1e Route ============
[05/07 01:24:14   3255s] (I)      Usage: 7576 = (4540 H, 3036 V) = (1.36% H, 0.55% V) = (7.591e+03um H, 5.076e+03um V)
[05/07 01:24:14   3255s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.01% V. EstWL: 1.266707e+04um
[05/07 01:24:14   3255s] (I)      
[05/07 01:24:14   3255s] (I)      ============  Phase 1f Route ============
[05/07 01:24:14   3255s] (I)      Usage: 7693 = (4570 H, 3123 V) = (1.37% H, 0.56% V) = (7.641e+03um H, 5.222e+03um V)
[05/07 01:24:14   3255s] (I)      
[05/07 01:24:14   3255s] (I)      ============  Phase 1g Route ============
[05/07 01:24:14   3256s] (I)      Usage: 7239 = (4359 H, 2880 V) = (1.31% H, 0.52% V) = (7.288e+03um H, 4.815e+03um V)
[05/07 01:24:14   3256s] (I)      #Nets         : 112
[05/07 01:24:14   3256s] (I)      #Relaxed nets : 9
[05/07 01:24:14   3256s] (I)      Wire length   : 6665
[05/07 01:24:14   3256s] [NR-eGR] Create a new net group with 9 nets and layer range [5, 8]
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1h Route ============
[05/07 01:24:14   3256s] (I)      Usage: 7218 = (4359 H, 2859 V) = (1.31% H, 0.52% V) = (7.288e+03um H, 4.780e+03um V)
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1l Route ============
[05/07 01:24:14   3256s] (I)      total 2D Cap : 1346246 = (682771 H, 663475 V)
[05/07 01:24:14   3256s] (I)      total 2D Demand : 1737 = (618 H, 1119 V)
[05/07 01:24:14   3256s] (I)      #blocked GCells = 78269
[05/07 01:24:14   3256s] (I)      #regions = 45
[05/07 01:24:14   3256s] (I)      Adjusted 3 GCells for pin access
[05/07 01:24:14   3256s] [NR-eGR] Layer group 2: route 182 net(s) in layer range [3, 4]
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1a Route ============
[05/07 01:24:14   3256s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:24:14   3256s] (I)      Usage: 19609 = (11016 H, 8593 V) = (1.61% H, 1.30% V) = (1.842e+04um H, 1.437e+04um V)
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1b Route ============
[05/07 01:24:14   3256s] (I)      Usage: 19609 = (11016 H, 8593 V) = (1.61% H, 1.30% V) = (1.842e+04um H, 1.437e+04um V)
[05/07 01:24:14   3256s] (I)      Overflow of layer group 2: 0.02% H + 0.02% V. EstWL: 3.278625e+04um
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1c Route ============
[05/07 01:24:14   3256s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:14   3256s] (I)      Usage: 19609 = (11016 H, 8593 V) = (1.61% H, 1.30% V) = (1.842e+04um H, 1.437e+04um V)
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1d Route ============
[05/07 01:24:14   3256s] (I)      Usage: 19671 = (11017 H, 8654 V) = (1.61% H, 1.30% V) = (1.842e+04um H, 1.447e+04um V)
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1e Route ============
[05/07 01:24:14   3256s] (I)      Usage: 19671 = (11017 H, 8654 V) = (1.61% H, 1.30% V) = (1.842e+04um H, 1.447e+04um V)
[05/07 01:24:14   3256s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 3.288991e+04um
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1f Route ============
[05/07 01:24:14   3256s] (I)      Usage: 19745 = (11031 H, 8714 V) = (1.62% H, 1.31% V) = (1.844e+04um H, 1.457e+04um V)
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1g Route ============
[05/07 01:24:14   3256s] (I)      Usage: 19234 = (10729 H, 8505 V) = (1.57% H, 1.28% V) = (1.794e+04um H, 1.422e+04um V)
[05/07 01:24:14   3256s] (I)      #Nets         : 182
[05/07 01:24:14   3256s] (I)      #Relaxed nets : 12
[05/07 01:24:14   3256s] (I)      Wire length   : 11334
[05/07 01:24:14   3256s] [NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1h Route ============
[05/07 01:24:14   3256s] (I)      Usage: 19232 = (10735 H, 8497 V) = (1.57% H, 1.28% V) = (1.795e+04um H, 1.421e+04um V)
[05/07 01:24:14   3256s] (I)      
[05/07 01:24:14   3256s] (I)      ============  Phase 1l Route ============
[05/07 01:24:14   3257s] (I)      total 2D Cap : 1409018 = (591310 H, 817708 V)
[05/07 01:24:14   3257s] (I)      total 2D Demand : 26357 = (16373 H, 9984 V)
[05/07 01:24:14   3257s] (I)      #blocked GCells = 0
[05/07 01:24:14   3257s] (I)      #regions = 1
[05/07 01:24:14   3257s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:14   3257s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [5, 8]
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1a Route ============
[05/07 01:24:14   3257s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:24:14   3257s] (I)      Usage: 20004 = (11279 H, 8725 V) = (1.91% H, 1.07% V) = (1.886e+04um H, 1.459e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1b Route ============
[05/07 01:24:14   3257s] (I)      Usage: 20004 = (11279 H, 8725 V) = (1.91% H, 1.07% V) = (1.886e+04um H, 1.459e+04um V)
[05/07 01:24:14   3257s] (I)      Overflow of layer group 3: 0.13% H + 0.04% V. EstWL: 3.344669e+04um
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1c Route ============
[05/07 01:24:14   3257s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:14   3257s] (I)      Usage: 20004 = (11279 H, 8725 V) = (1.91% H, 1.07% V) = (1.886e+04um H, 1.459e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1d Route ============
[05/07 01:24:14   3257s] (I)      Usage: 20050 = (11290 H, 8760 V) = (1.91% H, 1.07% V) = (1.888e+04um H, 1.465e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1e Route ============
[05/07 01:24:14   3257s] (I)      Usage: 20050 = (11290 H, 8760 V) = (1.91% H, 1.07% V) = (1.888e+04um H, 1.465e+04um V)
[05/07 01:24:14   3257s] [NR-eGR] Early Global Route overflow of layer group 3: 0.07% H + 0.04% V. EstWL: 3.352360e+04um
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1f Route ============
[05/07 01:24:14   3257s] (I)      Usage: 20120 = (11299 H, 8821 V) = (1.91% H, 1.08% V) = (1.889e+04um H, 1.475e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1g Route ============
[05/07 01:24:14   3257s] (I)      Usage: 19907 = (11186 H, 8721 V) = (1.89% H, 1.07% V) = (1.870e+04um H, 1.458e+04um V)
[05/07 01:24:14   3257s] (I)      #Nets         : 9
[05/07 01:24:14   3257s] (I)      #Relaxed nets : 6
[05/07 01:24:14   3257s] (I)      Wire length   : 74
[05/07 01:24:14   3257s] [NR-eGR] Create a new net group with 6 nets and layer range [5, 9]
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1h Route ============
[05/07 01:24:14   3257s] (I)      Usage: 19907 = (11186 H, 8721 V) = (1.89% H, 1.07% V) = (1.870e+04um H, 1.458e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1l Route ============
[05/07 01:24:14   3257s] (I)      total 2D Cap : 2241723 = (1019224 H, 1222499 V)
[05/07 01:24:14   3257s] (I)      total 2D Demand : 46660 = (28099 H, 18561 V)
[05/07 01:24:14   3257s] (I)      #blocked GCells = 0
[05/07 01:24:14   3257s] (I)      #regions = 11
[05/07 01:24:14   3257s] (I)      Adjusted 2 GCells for pin access
[05/07 01:24:14   3257s] [NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 6]
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1a Route ============
[05/07 01:24:14   3257s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 7
[05/07 01:24:14   3257s] (I)      Usage: 20964 = (11790 H, 9174 V) = (1.16% H, 0.75% V) = (1.971e+04um H, 1.534e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1b Route ============
[05/07 01:24:14   3257s] (I)      Usage: 20964 = (11790 H, 9174 V) = (1.16% H, 0.75% V) = (1.971e+04um H, 1.534e+04um V)
[05/07 01:24:14   3257s] (I)      Overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.505181e+04um
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1c Route ============
[05/07 01:24:14   3257s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:14   3257s] (I)      Usage: 20964 = (11790 H, 9174 V) = (1.16% H, 0.75% V) = (1.971e+04um H, 1.534e+04um V)
[05/07 01:24:14   3257s] (I)      
[05/07 01:24:14   3257s] (I)      ============  Phase 1d Route ============
[05/07 01:24:15   3257s] (I)      Usage: 20965 = (11790 H, 9175 V) = (1.16% H, 0.75% V) = (1.971e+04um H, 1.534e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1e Route ============
[05/07 01:24:15   3257s] (I)      Usage: 20965 = (11790 H, 9175 V) = (1.16% H, 0.75% V) = (1.971e+04um H, 1.534e+04um V)
[05/07 01:24:15   3257s] [NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.505348e+04um
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1f Route ============
[05/07 01:24:15   3257s] (I)      Usage: 20975 = (11801 H, 9174 V) = (1.16% H, 0.75% V) = (1.973e+04um H, 1.534e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1g Route ============
[05/07 01:24:15   3257s] (I)      Usage: 20609 = (11546 H, 9063 V) = (1.13% H, 0.74% V) = (1.930e+04um H, 1.515e+04um V)
[05/07 01:24:15   3257s] (I)      #Nets         : 12
[05/07 01:24:15   3257s] (I)      #Relaxed nets : 9
[05/07 01:24:15   3257s] (I)      Wire length   : 114
[05/07 01:24:15   3257s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1h Route ============
[05/07 01:24:15   3257s] (I)      Usage: 20609 = (11546 H, 9063 V) = (1.13% H, 0.74% V) = (1.930e+04um H, 1.515e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1l Route ============
[05/07 01:24:15   3257s] (I)      total 2D Cap : 1553554 = (735846 H, 817708 V)
[05/07 01:24:15   3257s] (I)      total 2D Demand : 26782 = (16652 H, 10130 V)
[05/07 01:24:15   3257s] (I)      #blocked GCells = 0
[05/07 01:24:15   3257s] (I)      #regions = 1
[05/07 01:24:15   3257s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:15   3257s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [5, 9]
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1a Route ============
[05/07 01:24:15   3257s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/07 01:24:15   3257s] (I)      Usage: 21319 = (12054 H, 9265 V) = (1.64% H, 1.13% V) = (2.015e+04um H, 1.549e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1b Route ============
[05/07 01:24:15   3257s] (I)      Usage: 21319 = (12054 H, 9265 V) = (1.64% H, 1.13% V) = (2.015e+04um H, 1.549e+04um V)
[05/07 01:24:15   3257s] (I)      Overflow of layer group 5: 0.08% H + 0.05% V. EstWL: 3.564537e+04um
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1c Route ============
[05/07 01:24:15   3257s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:15   3257s] (I)      Usage: 21319 = (12054 H, 9265 V) = (1.64% H, 1.13% V) = (2.015e+04um H, 1.549e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1d Route ============
[05/07 01:24:15   3257s] (I)      Usage: 21381 = (12063 H, 9318 V) = (1.64% H, 1.14% V) = (2.017e+04um H, 1.558e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1e Route ============
[05/07 01:24:15   3257s] (I)      Usage: 21381 = (12063 H, 9318 V) = (1.64% H, 1.14% V) = (2.017e+04um H, 1.558e+04um V)
[05/07 01:24:15   3257s] [NR-eGR] Early Global Route overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 3.574903e+04um
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1f Route ============
[05/07 01:24:15   3257s] (I)      Usage: 21415 = (12072 H, 9343 V) = (1.64% H, 1.14% V) = (2.018e+04um H, 1.562e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1g Route ============
[05/07 01:24:15   3257s] (I)      Usage: 21286 = (12018 H, 9268 V) = (1.63% H, 1.13% V) = (2.009e+04um H, 1.550e+04um V)
[05/07 01:24:15   3257s] (I)      #Nets         : 6
[05/07 01:24:15   3257s] (I)      #Relaxed nets : 4
[05/07 01:24:15   3257s] (I)      Wire length   : 389
[05/07 01:24:15   3257s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 9]
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1h Route ============
[05/07 01:24:15   3257s] (I)      Usage: 21286 = (12018 H, 9268 V) = (1.63% H, 1.13% V) = (2.009e+04um H, 1.550e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1l Route ============
[05/07 01:24:15   3257s] (I)      total 2D Cap : 2762631 = (1277381 H, 1485250 V)
[05/07 01:24:15   3257s] (I)      total 2D Demand : 51034 = (31246 H, 19788 V)
[05/07 01:24:15   3257s] (I)      #blocked GCells = 0
[05/07 01:24:15   3257s] (I)      #regions = 1
[05/07 01:24:15   3257s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:15   3257s] [NR-eGR] Layer group 6: route 9 net(s) in layer range [3, 8]
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1a Route ============
[05/07 01:24:15   3257s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:24:15   3257s] (I)      Usage: 22155 = (12554 H, 9601 V) = (0.98% H, 0.65% V) = (2.099e+04um H, 1.605e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1b Route ============
[05/07 01:24:15   3257s] (I)      Usage: 22155 = (12554 H, 9601 V) = (0.98% H, 0.65% V) = (2.099e+04um H, 1.605e+04um V)
[05/07 01:24:15   3257s] (I)      Overflow of layer group 6: 0.10% H + 0.00% V. EstWL: 3.704316e+04um
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1c Route ============
[05/07 01:24:15   3257s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:15   3257s] (I)      Usage: 22161 = (12554 H, 9607 V) = (0.98% H, 0.65% V) = (2.099e+04um H, 1.606e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1d Route ============
[05/07 01:24:15   3257s] (I)      Usage: 22165 = (12554 H, 9611 V) = (0.98% H, 0.65% V) = (2.099e+04um H, 1.607e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1e Route ============
[05/07 01:24:15   3257s] (I)      Usage: 22165 = (12554 H, 9611 V) = (0.98% H, 0.65% V) = (2.099e+04um H, 1.607e+04um V)
[05/07 01:24:15   3257s] [NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 3.705988e+04um
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1f Route ============
[05/07 01:24:15   3257s] (I)      Usage: 22163 = (12554 H, 9609 V) = (0.98% H, 0.65% V) = (2.099e+04um H, 1.607e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1g Route ============
[05/07 01:24:15   3257s] (I)      Usage: 22110 = (12529 H, 9581 V) = (0.98% H, 0.65% V) = (2.095e+04um H, 1.602e+04um V)
[05/07 01:24:15   3257s] (I)      #Nets         : 9
[05/07 01:24:15   3257s] (I)      #Relaxed nets : 7
[05/07 01:24:15   3257s] (I)      Wire length   : 393
[05/07 01:24:15   3257s] [NR-eGR] Move 7 nets to the existing net group with layer range [3, 9]
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1h Route ============
[05/07 01:24:15   3257s] (I)      Usage: 22110 = (12529 H, 9581 V) = (0.98% H, 0.65% V) = (2.095e+04um H, 1.602e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1l Route ============
[05/07 01:24:15   3257s] (I)      routed 43 hard fixed segments
[05/07 01:24:15   3257s] (I)      total 2D Cap : 2906181 = (1420931 H, 1485250 V)
[05/07 01:24:15   3257s] (I)      total 2D Demand : 52155 = (32174 H, 19981 V)
[05/07 01:24:15   3257s] (I)      #blocked GCells = 0
[05/07 01:24:15   3257s] (I)      #regions = 1
[05/07 01:24:15   3257s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:15   3257s] [NR-eGR] Layer group 7: route 11 net(s) in layer range [3, 9]
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1a Route ============
[05/07 01:24:15   3257s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[05/07 01:24:15   3257s] (I)      Usage: 23251 = (13294 H, 9957 V) = (0.94% H, 0.67% V) = (2.223e+04um H, 1.665e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1b Route ============
[05/07 01:24:15   3257s] (I)      Usage: 23251 = (13294 H, 9957 V) = (0.94% H, 0.67% V) = (2.223e+04um H, 1.665e+04um V)
[05/07 01:24:15   3257s] (I)      Overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.887567e+04um
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1c Route ============
[05/07 01:24:15   3257s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:15   3257s] (I)      Usage: 23251 = (13294 H, 9957 V) = (0.94% H, 0.67% V) = (2.223e+04um H, 1.665e+04um V)
[05/07 01:24:15   3257s] (I)      
[05/07 01:24:15   3257s] (I)      ============  Phase 1d Route ============
[05/07 01:24:15   3258s] (I)      Usage: 23251 = (13294 H, 9957 V) = (0.94% H, 0.67% V) = (2.223e+04um H, 1.665e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1e Route ============
[05/07 01:24:15   3258s] (I)      Usage: 23251 = (13294 H, 9957 V) = (0.94% H, 0.67% V) = (2.223e+04um H, 1.665e+04um V)
[05/07 01:24:15   3258s] [NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.887567e+04um
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1f Route ============
[05/07 01:24:15   3258s] (I)      Usage: 23252 = (13292 H, 9960 V) = (0.94% H, 0.67% V) = (2.222e+04um H, 1.665e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1g Route ============
[05/07 01:24:15   3258s] (I)      Usage: 23172 = (13253 H, 9919 V) = (0.93% H, 0.67% V) = (2.216e+04um H, 1.658e+04um V)
[05/07 01:24:15   3258s] (I)      #Nets         : 11
[05/07 01:24:15   3258s] (I)      #Relaxed nets : 10
[05/07 01:24:15   3258s] (I)      Wire length   : 26
[05/07 01:24:15   3258s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 9]
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1h Route ============
[05/07 01:24:15   3258s] (I)      Usage: 23172 = (13253 H, 9919 V) = (0.93% H, 0.67% V) = (2.216e+04um H, 1.658e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1l Route ============
[05/07 01:24:15   3258s] (I)      routed 152 hard fixed segments
[05/07 01:24:15   3258s] (I)      total 2D Cap : 4266678 = (1420931 H, 2845747 V)
[05/07 01:24:15   3258s] (I)      total 2D Demand : 57598 = (32274 H, 25324 V)
[05/07 01:24:15   3258s] (I)      #blocked GCells = 0
[05/07 01:24:15   3258s] (I)      #regions = 1
[05/07 01:24:15   3258s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:15   3258s] [NR-eGR] Layer group 8: route 10 net(s) in layer range [2, 9]
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1a Route ============
[05/07 01:24:15   3258s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 11
[05/07 01:24:15   3258s] (I)      Usage: 24765 = (14231 H, 10534 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.761e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1b Route ============
[05/07 01:24:15   3258s] (I)      Usage: 24765 = (14231 H, 10534 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.761e+04um V)
[05/07 01:24:15   3258s] (I)      Overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.140708e+04um
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1c Route ============
[05/07 01:24:15   3258s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:15   3258s] (I)      Usage: 24765 = (14231 H, 10534 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.761e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1d Route ============
[05/07 01:24:15   3258s] (I)      Usage: 24765 = (14231 H, 10534 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.761e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1e Route ============
[05/07 01:24:15   3258s] (I)      Usage: 24765 = (14231 H, 10534 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.761e+04um V)
[05/07 01:24:15   3258s] [NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.140708e+04um
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1f Route ============
[05/07 01:24:15   3258s] (I)      Usage: 24766 = (14229 H, 10537 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.762e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1g Route ============
[05/07 01:24:15   3258s] (I)      Usage: 24763 = (14226 H, 10537 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.762e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1h Route ============
[05/07 01:24:15   3258s] (I)      Usage: 24762 = (14227 H, 10535 V) = (1.00% H, 0.37% V) = (2.379e+04um H, 1.761e+04um V)
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] (I)      ============  Phase 1l Route ============
[05/07 01:24:15   3258s] (I)      
[05/07 01:24:15   3258s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:24:15   3258s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:24:15   3258s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:24:15   3258s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/07 01:24:15   3258s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:24:15   3258s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR]      M3 ( 3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR]      M4 ( 4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR]      M5 ( 5)       264( 0.21%)         0( 0.00%)   ( 0.21%) 
[05/07 01:24:15   3258s] [NR-eGR]      M6 ( 6)       304( 0.15%)        25( 0.01%)   ( 0.16%) 
[05/07 01:24:15   3258s] [NR-eGR]      M7 ( 7)        86( 0.04%)         3( 0.00%)   ( 0.04%) 
[05/07 01:24:15   3258s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:15   3258s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:24:15   3258s] [NR-eGR]        Total       666( 0.05%)        28( 0.00%)   ( 0.05%) 
[05/07 01:24:15   3258s] [NR-eGR] 
[05/07 01:24:15   3258s] (I)      Finished Global Routing ( CPU: 3.10 sec, Real: 1.83 sec, Curr Mem: 6.29 MB )
[05/07 01:24:15   3258s] (I)      Updating congestion map
[05/07 01:24:15   3258s] (I)      total 2D Cap : 4360314 = (1428390 H, 2931924 V)
[05/07 01:24:15   3258s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 01:24:15   3258s] (I)      Running track assignment and export wires
[05/07 01:24:15   3258s] (I)      ============= Track Assignment ============
[05/07 01:24:15   3258s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.28 MB )
[05/07 01:24:15   3258s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:24:15   3258s] (I)      Run Multi-thread track assignment
[05/07 01:24:15   3258s] (I)      Finished Track Assignment (8T) ( CPU: 0.32 sec, Real: 0.10 sec, Curr Mem: 6.31 MB )
[05/07 01:24:15   3258s] (I)      Started Export ( Curr Mem: 6.31 MB )
[05/07 01:24:15   3258s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:24:15   3258s] [NR-eGR] Total eGR-routed clock nets wire length: 33628um, number of vias: 12714
[05/07 01:24:15   3258s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:16   3258s] [NR-eGR] Report for selected net(s) only.
[05/07 01:24:16   3258s] [NR-eGR]               Length (um)   Vias 
[05/07 01:24:16   3258s] [NR-eGR] ---------------------------------
[05/07 01:24:16   3258s] [NR-eGR]  M1    (1H)             0   4084 
[05/07 01:24:16   3258s] [NR-eGR]  M2    (2V)          2636   4532 
[05/07 01:24:16   3258s] [NR-eGR]  M3    (3H)         10882   3156 
[05/07 01:24:16   3258s] [NR-eGR]  M4    (4V)          7644    424 
[05/07 01:24:16   3258s] [NR-eGR]  M5    (5H)          6965    351 
[05/07 01:24:16   3258s] [NR-eGR]  M6    (6V)          4243    117 
[05/07 01:24:16   3258s] [NR-eGR]  M7    (7H)          1127     44 
[05/07 01:24:16   3258s] [NR-eGR]  M8    (8V)            93      6 
[05/07 01:24:16   3258s] [NR-eGR]  M9    (9H)            39      0 
[05/07 01:24:16   3258s] [NR-eGR]  MRDL  (10V)            0      0 
[05/07 01:24:16   3258s] [NR-eGR] ---------------------------------
[05/07 01:24:16   3258s] [NR-eGR]        Total        33628  12714 
[05/07 01:24:16   3258s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:16   3258s] [NR-eGR] Total half perimeter of net bounding box: 26447um
[05/07 01:24:16   3258s] [NR-eGR] Total length: 33628um, number of vias: 12714
[05/07 01:24:16   3258s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:16   3258s] [NR-eGR] Total routed clock nets wire length: 33628um, number of vias: 12714
[05/07 01:24:16   3258s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:16   3259s] [NR-eGR]               Length (um)    Vias 
[05/07 01:24:16   3259s] [NR-eGR] ----------------------------------
[05/07 01:24:16   3259s] [NR-eGR]  M1    (1H)             0  163206 
[05/07 01:24:16   3259s] [NR-eGR]  M2    (2V)        226988  218503 
[05/07 01:24:16   3259s] [NR-eGR]  M3    (3H)        339107   68718 
[05/07 01:24:16   3259s] [NR-eGR]  M4    (4V)        142132   15534 
[05/07 01:24:16   3259s] [NR-eGR]  M5    (5H)        137577    4377 
[05/07 01:24:16   3259s] [NR-eGR]  M6    (6V)         46543    2277 
[05/07 01:24:16   3259s] [NR-eGR]  M7    (7H)         61468     398 
[05/07 01:24:16   3259s] [NR-eGR]  M8    (8V)          3632     129 
[05/07 01:24:16   3259s] [NR-eGR]  M9    (9H)          6144       2 
[05/07 01:24:16   3259s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:24:16   3259s] [NR-eGR] ----------------------------------
[05/07 01:24:16   3259s] [NR-eGR]        Total       963596  473144 
[05/07 01:24:16   3259s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:16   3259s] [NR-eGR] Total half perimeter of net bounding box: 858503um
[05/07 01:24:16   3259s] [NR-eGR] Total length: 963596um, number of vias: 473144
[05/07 01:24:16   3259s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:16   3259s] (I)      == Layer wire length by net rule ==
[05/07 01:24:16   3259s] (I)                     Default  CTS_RULE 
[05/07 01:24:16   3259s] (I)      ---------------------------------
[05/07 01:24:16   3259s] (I)       M1    (1H)        0um       0um 
[05/07 01:24:16   3259s] (I)       M2    (2V)   226975um      13um 
[05/07 01:24:16   3259s] (I)       M3    (3H)   339106um       1um 
[05/07 01:24:16   3259s] (I)       M4    (4V)   142131um       1um 
[05/07 01:24:16   3259s] (I)       M5    (5H)   137576um       1um 
[05/07 01:24:16   3259s] (I)       M6    (6V)    46535um       7um 
[05/07 01:24:16   3259s] (I)       M7    (7H)    60147um    1321um 
[05/07 01:24:16   3259s] (I)       M8    (8V)     2857um     775um 
[05/07 01:24:16   3259s] (I)       M9    (9H)     6144um       0um 
[05/07 01:24:16   3259s] (I)       MRDL  (10V)       5um       0um 
[05/07 01:24:16   3259s] (I)      ---------------------------------
[05/07 01:24:16   3259s] (I)             Total  961477um    2119um 
[05/07 01:24:16   3259s] (I)      == Layer via count by net rule ==
[05/07 01:24:16   3259s] (I)                    Default  CTS_RULE 
[05/07 01:24:16   3259s] (I)      --------------------------------
[05/07 01:24:16   3259s] (I)       M1    (1H)    163178        28 
[05/07 01:24:16   3259s] (I)       M2    (2V)    218475        28 
[05/07 01:24:16   3259s] (I)       M3    (3H)     68690        28 
[05/07 01:24:16   3259s] (I)       M4    (4V)     15506        28 
[05/07 01:24:16   3259s] (I)       M5    (5H)      4349        28 
[05/07 01:24:16   3259s] (I)       M6    (6V)      2248        29 
[05/07 01:24:16   3259s] (I)       M7    (7H)       360        38 
[05/07 01:24:16   3259s] (I)       M8    (8V)       129         0 
[05/07 01:24:16   3259s] (I)       M9    (9H)         2         0 
[05/07 01:24:16   3259s] (I)       MRDL  (10V)        0         0 
[05/07 01:24:16   3259s] (I)      --------------------------------
[05/07 01:24:16   3259s] (I)             Total   472937       207 
[05/07 01:24:16   3259s] (I)      Finished Export ( CPU: 0.76 sec, Real: 0.40 sec, Curr Mem: 6.31 MB )
[05/07 01:24:16   3259s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:24:16   3259s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.80 sec, Real: 2.86 sec, Curr Mem: 6.30 MB )
[05/07 01:24:16   3259s] [NR-eGR] Finished Early Global Route ( CPU: 4.81 sec, Real: 2.88 sec, Curr Mem: 6.26 MB )
[05/07 01:24:16   3259s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:24:16   3259s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:24:16   3259s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:24:16   3259s] (I)       Early Global Route                             100.00%  856.34 sec  859.22 sec  2.88 sec  4.81 sec 
[05/07 01:24:16   3259s] (I)       +-Early Global Route kernel                     99.40%  856.35 sec  859.20 sec  2.86 sec  4.80 sec 
[05/07 01:24:16   3259s] (I)       | +-Import and model                            15.89%  856.35 sec  856.81 sec  0.46 sec  0.55 sec 
[05/07 01:24:16   3259s] (I)       | | +-Create place DB                            4.81%  856.35 sec  856.49 sec  0.14 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Import place data                        4.80%  856.35 sec  856.49 sec  0.14 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Read instances and placement           1.00%  856.35 sec  856.38 sec  0.03 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Read nets                              3.71%  856.38 sec  856.49 sec  0.11 sec  0.10 sec 
[05/07 01:24:16   3259s] (I)       | | +-Create route DB                           10.01%  856.49 sec  856.78 sec  0.29 sec  0.39 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Import route data (8T)                   9.99%  856.49 sec  856.78 sec  0.29 sec  0.38 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.30%  856.51 sec  856.55 sec  0.04 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read routing blockages               0.00%  856.51 sec  856.51 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read instance blockages              0.35%  856.51 sec  856.52 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read PG blockages                    0.87%  856.53 sec  856.55 sec  0.02 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)       | | | | | | +-Allocate memory for PG via list    0.12%  856.53 sec  856.53 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read clock blockages                 0.00%  856.55 sec  856.55 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read other blockages                 0.00%  856.55 sec  856.55 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read halo blockages                  0.03%  856.55 sec  856.55 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Read boundary cut boxes              0.00%  856.55 sec  856.55 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Read blackboxes                        0.00%  856.55 sec  856.55 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Read prerouted                         3.85%  856.55 sec  856.66 sec  0.11 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Read nets                              0.04%  856.66 sec  856.66 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Set up via pillars                     0.00%  856.67 sec  856.67 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Set up RC info                         0.04%  856.67 sec  856.67 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Initialize 3D grid graph               0.35%  856.67 sec  856.68 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Model blockage capacity                3.25%  856.68 sec  856.77 sec  0.09 sec  0.10 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Initialize 3D capacity               2.98%  856.68 sec  856.77 sec  0.09 sec  0.09 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Move terms for access (8T)             0.09%  856.77 sec  856.78 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | +-Read aux data                              0.00%  856.78 sec  856.78 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Others data preparation                    0.00%  856.78 sec  856.78 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Create route kernel                        0.72%  856.78 sec  856.80 sec  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | +-Global Routing                              63.69%  856.81 sec  858.64 sec  1.83 sec  3.10 sec 
[05/07 01:24:16   3259s] (I)       | | +-Initialization                             0.04%  856.81 sec  856.81 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 1                               16.92%  856.81 sec  857.30 sec  0.49 sec  1.11 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.09%  856.81 sec  856.81 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.20%  856.83 sec  856.83 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.11%  856.83 sec  856.83 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  856.83 sec  856.83 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.39%  856.84 sec  856.85 sec  0.01 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.35%  856.84 sec  856.85 sec  0.01 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.12%  856.85 sec  856.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.12%  856.85 sec  856.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  856.85 sec  856.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.03%  856.85 sec  856.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 8.44%  856.85 sec  857.09 sec  0.24 sec  0.60 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  8.40%  856.85 sec  857.09 sec  0.24 sec  0.60 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.17%  857.09 sec  857.10 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.04%  857.09 sec  857.10 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  857.09 sec  857.09 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 2.25%  857.10 sec  857.16 sec  0.06 sec  0.07 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       2.22%  857.10 sec  857.16 sec  0.06 sec  0.07 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.97%  857.16 sec  857.19 sec  0.03 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.95%  857.16 sec  857.19 sec  0.03 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.63%  857.19 sec  857.21 sec  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.61%  857.19 sec  857.21 sec  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 3.01%  857.21 sec  857.30 sec  0.09 sec  0.30 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  2.19%  857.21 sec  857.27 sec  0.06 sec  0.28 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 2                               11.45%  857.30 sec  857.63 sec  0.33 sec  0.68 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.41%  857.30 sec  857.31 sec  0.01 sec  0.07 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.53%  857.35 sec  857.37 sec  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.23%  857.36 sec  857.36 sec  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.16%  857.36 sec  857.37 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.43%  857.37 sec  857.38 sec  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.22%  857.37 sec  857.37 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.29%  857.38 sec  857.39 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.27%  857.38 sec  857.39 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.08%  857.38 sec  857.39 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.07%  857.39 sec  857.39 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 3.31%  857.39 sec  857.48 sec  0.10 sec  0.20 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  3.28%  857.39 sec  857.48 sec  0.09 sec  0.20 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.08%  857.48 sec  857.49 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.04%  857.48 sec  857.49 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  857.48 sec  857.49 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 1.44%  857.49 sec  857.53 sec  0.04 sec  0.04 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       1.43%  857.49 sec  857.53 sec  0.04 sec  0.04 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.96%  857.53 sec  857.56 sec  0.03 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.95%  857.53 sec  857.56 sec  0.03 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.54%  857.56 sec  857.58 sec  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.53%  857.56 sec  857.58 sec  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 1.83%  857.58 sec  857.63 sec  0.05 sec  0.22 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  1.77%  857.58 sec  857.63 sec  0.05 sec  0.22 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 3                                6.00%  857.63 sec  857.80 sec  0.17 sec  0.24 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.10%  857.63 sec  857.63 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.29%  857.66 sec  857.67 sec  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.16%  857.66 sec  857.67 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  857.67 sec  857.67 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.21%  857.67 sec  857.68 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.15%  857.67 sec  857.67 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.20%  857.68 sec  857.68 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.19%  857.68 sec  857.68 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  857.68 sec  857.68 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  857.68 sec  857.68 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 2.97%  857.68 sec  857.77 sec  0.09 sec  0.15 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  2.95%  857.68 sec  857.77 sec  0.08 sec  0.15 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.05%  857.77 sec  857.77 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.01%  857.77 sec  857.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  857.77 sec  857.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 0.49%  857.77 sec  857.78 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       0.48%  857.77 sec  857.78 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.26%  857.79 sec  857.79 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.24%  857.79 sec  857.79 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.10%  857.79 sec  857.80 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.09%  857.79 sec  857.80 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 0.18%  857.80 sec  857.80 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  0.16%  857.80 sec  857.80 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 4                                5.42%  857.80 sec  857.96 sec  0.16 sec  0.21 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.09%  857.80 sec  857.80 sec  0.00 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.28%  857.83 sec  857.84 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.14%  857.83 sec  857.83 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  857.83 sec  857.84 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.20%  857.84 sec  857.84 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.14%  857.84 sec  857.84 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.19%  857.84 sec  857.85 sec  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.18%  857.84 sec  857.85 sec  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  857.84 sec  857.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  857.85 sec  857.85 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 2.91%  857.85 sec  857.93 sec  0.08 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  2.90%  857.85 sec  857.93 sec  0.08 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.05%  857.93 sec  857.93 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.01%  857.93 sec  857.93 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  857.93 sec  857.93 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 0.29%  857.93 sec  857.94 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       0.27%  857.93 sec  857.94 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.20%  857.94 sec  857.95 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.18%  857.94 sec  857.95 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.11%  857.95 sec  857.95 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.09%  857.95 sec  857.95 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 0.18%  857.95 sec  857.96 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  0.16%  857.95 sec  857.96 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 5                                5.78%  857.96 sec  858.12 sec  0.17 sec  0.22 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.05%  857.96 sec  857.96 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.26%  857.98 sec  857.99 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.14%  857.98 sec  857.99 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  857.99 sec  857.99 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.20%  857.99 sec  858.00 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.14%  857.99 sec  858.00 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.18%  858.00 sec  858.00 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.18%  858.00 sec  858.00 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  858.00 sec  858.00 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  858.00 sec  858.00 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 3.05%  858.00 sec  858.09 sec  0.09 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  3.04%  858.00 sec  858.09 sec  0.09 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.05%  858.09 sec  858.09 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.01%  858.09 sec  858.09 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  858.09 sec  858.09 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 0.36%  858.09 sec  858.10 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       0.35%  858.09 sec  858.10 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.27%  858.10 sec  858.11 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.25%  858.10 sec  858.11 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.19%  858.11 sec  858.12 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.17%  858.11 sec  858.12 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 0.18%  858.12 sec  858.12 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  0.17%  858.12 sec  858.12 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 6                                5.77%  858.12 sec  858.29 sec  0.17 sec  0.21 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.09%  858.12 sec  858.13 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.27%  858.15 sec  858.16 sec  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.15%  858.15 sec  858.16 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  858.16 sec  858.16 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.21%  858.16 sec  858.17 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.15%  858.16 sec  858.17 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.20%  858.17 sec  858.17 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.20%  858.17 sec  858.17 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 2.99%  858.17 sec  858.26 sec  0.09 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  2.98%  858.17 sec  858.26 sec  0.09 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.05%  858.26 sec  858.26 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.01%  858.26 sec  858.26 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  858.26 sec  858.26 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 0.24%  858.26 sec  858.27 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       0.22%  858.26 sec  858.27 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.27%  858.27 sec  858.28 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.25%  858.27 sec  858.28 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.16%  858.28 sec  858.28 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.15%  858.28 sec  858.28 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 0.21%  858.28 sec  858.29 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  0.17%  858.28 sec  858.29 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 7                                5.39%  858.29 sec  858.45 sec  0.16 sec  0.18 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.09%  858.29 sec  858.29 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.27%  858.32 sec  858.33 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.15%  858.32 sec  858.33 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  858.33 sec  858.33 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.21%  858.33 sec  858.34 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.15%  858.33 sec  858.33 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.18%  858.34 sec  858.34 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.17%  858.34 sec  858.34 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  858.34 sec  858.34 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  858.34 sec  858.34 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 3.00%  858.34 sec  858.43 sec  0.09 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  2.98%  858.34 sec  858.43 sec  0.09 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.05%  858.43 sec  858.43 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.01%  858.43 sec  858.43 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  858.43 sec  858.43 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 0.10%  858.43 sec  858.43 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       0.09%  858.43 sec  858.43 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.14%  858.43 sec  858.44 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.12%  858.43 sec  858.44 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.06%  858.44 sec  858.44 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.04%  858.44 sec  858.44 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 0.18%  858.44 sec  858.44 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  0.16%  858.44 sec  858.44 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Net group 8                                6.01%  858.45 sec  858.62 sec  0.17 sec  0.23 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Generate topology (8T)                   0.08%  858.45 sec  858.45 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1a                                 0.29%  858.48 sec  858.49 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern routing (8T)                   0.15%  858.48 sec  858.48 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.11%  858.48 sec  858.49 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1b                                 0.20%  858.49 sec  858.49 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Monotonic routing (8T)                 0.14%  858.49 sec  858.49 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1c                                 0.19%  858.49 sec  858.50 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Two level Routing                      0.18%  858.49 sec  858.50 sec  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  858.50 sec  858.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  858.50 sec  858.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1d                                 3.01%  858.50 sec  858.59 sec  0.09 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Detoured routing (8T)                  2.99%  858.50 sec  858.59 sec  0.09 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1e                                 0.05%  858.59 sec  858.59 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Route legalization                     0.01%  858.59 sec  858.59 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  858.59 sec  858.59 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1f                                 0.10%  858.59 sec  858.59 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Congestion clean                       0.09%  858.59 sec  858.59 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1g                                 0.10%  858.59 sec  858.59 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.09%  858.59 sec  858.59 sec  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1h                                 0.10%  858.59 sec  858.60 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Post Routing                           0.09%  858.59 sec  858.60 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Phase 1l                                 0.64%  858.60 sec  858.62 sec  0.02 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)       | | | | +-Layer assignment (8T)                  0.21%  858.61 sec  858.62 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | +-Export cong map                              1.76%  858.64 sec  858.69 sec  0.05 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)       | | +-Export 2D cong map                         0.24%  858.69 sec  858.69 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | +-Extract Global 3D Wires                      0.03%  858.70 sec  858.70 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | +-Track Assignment (8T)                        3.37%  858.70 sec  858.79 sec  0.10 sec  0.32 sec 
[05/07 01:24:16   3259s] (I)       | | +-Initialization                             0.00%  858.70 sec  858.70 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | | +-Track Assignment Kernel                    3.24%  858.70 sec  858.79 sec  0.09 sec  0.32 sec 
[05/07 01:24:16   3259s] (I)       | | +-Free Memory                                0.00%  858.79 sec  858.79 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | +-Export                                      13.92%  858.79 sec  859.19 sec  0.40 sec  0.76 sec 
[05/07 01:24:16   3259s] (I)       | | +-Export DB wires                            1.29%  858.80 sec  858.83 sec  0.04 sec  0.06 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Export all nets (8T)                     1.00%  858.80 sec  858.82 sec  0.03 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)       | | | +-Set wire vias (8T)                       0.21%  858.83 sec  858.83 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)       | | +-Report wirelength                          9.99%  858.83 sec  859.12 sec  0.29 sec  0.30 sec 
[05/07 01:24:16   3259s] (I)       | | +-Update net boxes                           2.52%  859.12 sec  859.19 sec  0.07 sec  0.40 sec 
[05/07 01:24:16   3259s] (I)       | | +-Update timing                              0.00%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)       | +-Postprocess design                           0.31%  859.20 sec  859.20 sec  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)      ======================= Summary by functions ========================
[05/07 01:24:16   3259s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:24:16   3259s] (I)      ---------------------------------------------------------------------
[05/07 01:24:16   3259s] (I)        0  Early Global Route                  100.00%  2.88 sec  4.81 sec 
[05/07 01:24:16   3259s] (I)        1  Early Global Route kernel            99.40%  2.86 sec  4.80 sec 
[05/07 01:24:16   3259s] (I)        2  Global Routing                       63.69%  1.83 sec  3.10 sec 
[05/07 01:24:16   3259s] (I)        2  Import and model                     15.89%  0.46 sec  0.55 sec 
[05/07 01:24:16   3259s] (I)        2  Export                               13.92%  0.40 sec  0.76 sec 
[05/07 01:24:16   3259s] (I)        2  Track Assignment (8T)                 3.37%  0.10 sec  0.32 sec 
[05/07 01:24:16   3259s] (I)        2  Export cong map                       1.76%  0.05 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)        2  Postprocess design                    0.31%  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 1                          16.92%  0.49 sec  1.11 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 2                          11.45%  0.33 sec  0.68 sec 
[05/07 01:24:16   3259s] (I)        3  Create route DB                      10.01%  0.29 sec  0.39 sec 
[05/07 01:24:16   3259s] (I)        3  Report wirelength                     9.99%  0.29 sec  0.30 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 8                           6.01%  0.17 sec  0.23 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 3                           6.00%  0.17 sec  0.24 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 5                           5.78%  0.17 sec  0.22 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 6                           5.77%  0.17 sec  0.21 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 4                           5.42%  0.16 sec  0.21 sec 
[05/07 01:24:16   3259s] (I)        3  Net group 7                           5.39%  0.16 sec  0.18 sec 
[05/07 01:24:16   3259s] (I)        3  Create place DB                       4.81%  0.14 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)        3  Track Assignment Kernel               3.24%  0.09 sec  0.32 sec 
[05/07 01:24:16   3259s] (I)        3  Update net boxes                      2.52%  0.07 sec  0.40 sec 
[05/07 01:24:16   3259s] (I)        3  Export DB wires                       1.29%  0.04 sec  0.06 sec 
[05/07 01:24:16   3259s] (I)        3  Create route kernel                   0.72%  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)        3  Export 2D cong map                    0.24%  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        3  Initialization                        0.04%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1d                             29.68%  0.85 sec  1.55 sec 
[05/07 01:24:16   3259s] (I)        4  Import route data (8T)                9.99%  0.29 sec  0.38 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1l                              6.42%  0.18 sec  0.58 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1f                              5.28%  0.15 sec  0.15 sec 
[05/07 01:24:16   3259s] (I)        4  Import place data                     4.80%  0.14 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1g                              3.17%  0.09 sec  0.10 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1a                              2.40%  0.07 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1b                              2.03%  0.06 sec  0.09 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1h                              1.90%  0.05 sec  0.06 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1c                              1.56%  0.04 sec  0.06 sec 
[05/07 01:24:16   3259s] (I)        4  Generate topology (8T)                1.00%  0.03 sec  0.13 sec 
[05/07 01:24:16   3259s] (I)        4  Export all nets (8T)                  1.00%  0.03 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)        4  Phase 1e                              0.57%  0.02 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)        4  Set wire vias (8T)                    0.21%  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        5  Detoured routing (8T)                29.52%  0.85 sec  1.55 sec 
[05/07 01:24:16   3259s] (I)        5  Congestion clean                      5.14%  0.15 sec  0.15 sec 
[05/07 01:24:16   3259s] (I)        5  Layer assignment (8T)                 4.99%  0.14 sec  0.53 sec 
[05/07 01:24:16   3259s] (I)        5  Post Routing                          4.81%  0.14 sec  0.16 sec 
[05/07 01:24:16   3259s] (I)        5  Read prerouted                        3.85%  0.11 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)        5  Read nets                             3.75%  0.11 sec  0.10 sec 
[05/07 01:24:16   3259s] (I)        5  Model blockage capacity               3.25%  0.09 sec  0.10 sec 
[05/07 01:24:16   3259s] (I)        5  Two level Routing                     1.49%  0.04 sec  0.05 sec 
[05/07 01:24:16   3259s] (I)        5  Monotonic routing (8T)                1.43%  0.04 sec  0.08 sec 
[05/07 01:24:16   3259s] (I)        5  Read blockages ( Layer 2-10 )         1.30%  0.04 sec  0.12 sec 
[05/07 01:24:16   3259s] (I)        5  Pattern routing (8T)                  1.22%  0.03 sec  0.08 sec 
[05/07 01:24:16   3259s] (I)        5  Read instances and placement          1.00%  0.03 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)        5  Pattern Routing Avoiding Blockages    0.82%  0.02 sec  0.03 sec 
[05/07 01:24:16   3259s] (I)        5  Initialize 3D grid graph              0.35%  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        5  Route legalization                    0.13%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        5  Move terms for access (8T)            0.09%  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        5  Set up RC info                        0.04%  0.00 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Initialize 3D capacity                2.98%  0.09 sec  0.09 sec 
[05/07 01:24:16   3259s] (I)        6  Read PG blockages                     0.87%  0.02 sec  0.11 sec 
[05/07 01:24:16   3259s] (I)        6  Two Level Routing (Strong)            0.43%  0.01 sec  0.02 sec 
[05/07 01:24:16   3259s] (I)        6  Two Level Routing (Regular)           0.41%  0.01 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Read instance blockages               0.35%  0.01 sec  0.01 sec 
[05/07 01:24:16   3259s] (I)        6  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] (I)        7  Allocate memory for PG via list       0.12%  0.00 sec  0.00 sec 
[05/07 01:24:16   3259s] Running post-eGR process
[05/07 01:24:16   3259s]         Early Global Route - eGR only step done. (took cpu=0:00:05.0 real=0:00:03.0)
[05/07 01:24:16   3259s]       Routing using eGR only done.
[05/07 01:24:16   3259s] Net route status summary:
[05/07 01:24:16   3259s]   Clock:       312 (unrouted=11, trialRouted=0, noStatus=0, routed=294, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:24:16   3259s]   Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:24:16   3259s] 
[05/07 01:24:16   3259s] CCOPT: Done with clock implementation routing.
[05/07 01:24:16   3259s] 
[05/07 01:24:16   3259s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.2 real=0:00:03.3)
[05/07 01:24:16   3259s]     Clock implementation routing done.
[05/07 01:24:16   3259s]     Leaving CCOpt scope - extractRC...
[05/07 01:24:16   3259s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/07 01:24:16   3259s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:24:16   3259s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:24:16   3259s] Extraction called for design 'ORCA_TOP' of instances=40817 and nets=47252 using extraction engine 'preRoute' .
[05/07 01:24:16   3259s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:24:16   3259s] RC Extraction called in multi-corner(2) mode.
[05/07 01:24:16   3259s] RCMode: PreRoute
[05/07 01:24:16   3259s]       RC Corner Indexes            0       1   
[05/07 01:24:16   3259s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:24:16   3259s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:24:16   3259s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:24:16   3259s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:24:16   3259s] Shrink Factor                : 1.00000
[05/07 01:24:16   3259s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:24:16   3259s] Using capacitance table file ...
[05/07 01:24:16   3259s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:24:16   3259s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:24:16   3259s] eee: pegSigSF=1.070000
[05/07 01:24:16   3259s] Initializing multi-corner capacitance tables ... 
[05/07 01:24:16   3260s] Initializing multi-corner resistance tables ...
[05/07 01:24:17   3260s] eee: Grid unit RC data computation started
[05/07 01:24:17   3260s] eee: Grid unit RC data computation completed
[05/07 01:24:17   3260s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:24:17   3260s] eee: l=2 avDens=0.123644 usedTrk=13606.026487 availTrk=110042.381346 sigTrk=13606.026487
[05/07 01:24:17   3260s] eee: l=3 avDens=0.368115 usedTrk=20301.390354 availTrk=55149.532856 sigTrk=20301.390354
[05/07 01:24:17   3260s] eee: l=4 avDens=0.184808 usedTrk=10301.098039 availTrk=55739.495279 sigTrk=10301.098039
[05/07 01:24:17   3260s] eee: l=5 avDens=0.347031 usedTrk=10033.526132 availTrk=28912.493732 sigTrk=10033.526132
[05/07 01:24:17   3260s] eee: l=6 avDens=0.108849 usedTrk=5705.331094 availTrk=52415.000000 sigTrk=5705.331094
[05/07 01:24:17   3260s] eee: l=7 avDens=0.316073 usedTrk=8770.229896 availTrk=27747.500000 sigTrk=8785.588687
[05/07 01:24:17   3260s] eee: l=8 avDens=0.074868 usedTrk=1076.782118 availTrk=14382.500000 sigTrk=1076.782118
[05/07 01:24:17   3260s] eee: l=9 avDens=0.086646 usedTrk=367.541867 availTrk=4241.875000 sigTrk=367.541867
[05/07 01:24:17   3260s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:24:17   3260s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:24:17   3260s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:24:17   3260s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.355561 uaWl=1.000000 uaWlH=0.404500 aWlH=0.000000 lMod=0 pMax=0.888600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:24:17   3260s] eee: NetCapCache creation started. (Current Mem: 6659.352M) 
[05/07 01:24:17   3260s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 6659.352M) 
[05/07 01:24:17   3260s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:24:17   3260s] eee: Metal Layers Info:
[05/07 01:24:17   3260s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:24:17   3260s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:24:17   3260s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:24:17   3260s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:24:17   3260s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:24:17   3260s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:24:17   3260s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:24:17   3260s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:24:17   3260s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:24:17   3260s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:24:17   3260s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:24:17   3260s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:24:17   3260s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:24:17   3260s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:24:17   3260s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:24:17   3260s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 6659.352M)
[05/07 01:24:17   3260s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/07 01:24:17   3260s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/07 01:24:17   3260s]     Leaving CCOpt scope - Initializing placement interface...
[05/07 01:24:17   3260s] OPERPROF: Starting DPlace-Init at level 1, MEM:6659.4M, EPOCH TIME: 1746606257.867387
[05/07 01:24:17   3260s] Processing tracks to init pin-track alignment.
[05/07 01:24:17   3260s] z: 2, totalTracks: 1
[05/07 01:24:17   3260s] z: 4, totalTracks: 1
[05/07 01:24:17   3260s] z: 6, totalTracks: 1
[05/07 01:24:17   3260s] z: 8, totalTracks: 1
[05/07 01:24:17   3260s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:24:17   3261s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:24:17   3261s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6659.4M, EPOCH TIME: 1746606257.916050
[05/07 01:24:17   3261s] Info: 98 insts are soft-fixed.
[05/07 01:24:17   3261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:17   3261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:18   3261s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:24:18   3261s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:24:18   3261s] 
[05/07 01:24:18   3261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:24:18   3261s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:24:18   3261s] OPERPROF:     Starting CMU at level 3, MEM:6659.4M, EPOCH TIME: 1746606258.034452
[05/07 01:24:18   3261s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.009, MEM:6659.4M, EPOCH TIME: 1746606258.043372
[05/07 01:24:18   3261s] 
[05/07 01:24:18   3261s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:24:18   3261s] Info: 98 insts are soft-fixed.
[05/07 01:24:18   3261s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.138, MEM:6659.4M, EPOCH TIME: 1746606258.054107
[05/07 01:24:18   3261s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6659.4M, EPOCH TIME: 1746606258.054222
[05/07 01:24:18   3261s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6659.4M, EPOCH TIME: 1746606258.054709
[05/07 01:24:18   3261s] 
[05/07 01:24:18   3261s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=6659.4MB).
[05/07 01:24:18   3261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.226, MEM:6659.4M, EPOCH TIME: 1746606258.092909
[05/07 01:24:18   3261s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
[05/07 01:24:18   3261s]     Legalizer reserving space for clock trees
[05/07 01:24:18   3261s]     Found 9 placement violations.
[05/07 01:24:18   3261s]     Here are the worst errors:
[05/07 01:24:18   3261s]     Move Size = 10.184000um. UNEXPECTED node being locked in non-legal location. asked=(3.192,354.464), got=(10.032,351.120), node=I_SDRAM_TOP/I_SDRAM_IF/U15561 {Ccopt::ClockTree::ClockLogic at 0x7fa30a297b80, uid:A17116, a AO22X2_RVT at (3.192,354.464) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 7.904000um. UNEXPECTED node being locked in non-legal location. asked=(5.472,354.464), got=(10.032,351.120), node=I_SDRAM_TOP/I_SDRAM_IF/U15562 {Ccopt::ClockTree::ClockLogic at 0x7fa373be9a18, uid:A1710d, a AO22X2_RVT at (5.472,354.464) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 5.168000um. UNEXPECTED node being locked in non-legal location. asked=(6.536,357.808), got=(10.032,356.136), node=CTS_csf_buf_00193 {Ccopt::ClockTree::ClockDriver at 0x7fa30e17c740, uid:A184c5, a csf NBUFFX2_LVT at (6.536,357.808) in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 2.128000um. UNEXPECTED node being locked in non-legal location. asked=(7.752,344.432), got=(9.880,344.432), node=I_SDRAM_TOP/I_SDRAM_IF/U15576 {Ccopt::ClockTree::ClockLogic at 0x7fa371c40110, uid:A170d0, a AO22X2_RVT at (7.752,344.432) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 2.128000um. UNEXPECTED node being locked in non-legal location. asked=(7.752,349.448), got=(9.880,349.448), node=I_SDRAM_TOP/I_SDRAM_IF/U15566 {Ccopt::ClockTree::ClockLogic at 0x7fa371c401a0, uid:A170d6, a AO22X2_RVT at (7.752,349.448) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 2.128000um. UNEXPECTED node being locked in non-legal location. asked=(7.752,354.464), got=(9.880,354.464), node=I_SDRAM_TOP/I_SDRAM_IF/U15553 {Ccopt::ClockTree::ClockLogic at 0x7fa373be8ff8, uid:A17107, a AO22X2_RVT at (7.752,354.464) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 1.672000um. UNEXPECTED node being locked in non-legal location. asked=(78.128,585.200), got=(78.128,583.528), node=occ_int2/U_clk_control_i_2/CTS_cdb_buf_00289 {Ccopt::ClockTree::ClockDriver at 0x7fa38a7b6b30, uid:A185bd, a cdb NBUFFX2_LVT at (78.128,585.200) in powerdomain PD_ORCA_TOP in usermodule module occ_int2/U_clk_control_i_2 in clock tree PCI_CLK}
[05/07 01:24:18   3261s]     Move Size = 1.672000um. UNEXPECTED node being locked in non-legal location. asked=(8.360,359.480), got=(10.032,359.480), node=I_SDRAM_TOP/I_SDRAM_IF/U15558 {Ccopt::ClockTree::ClockLogic at 0x7fa373be9238, uid:A1710a, a AO22X2_RVT at (8.360,359.480) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Move Size = 1.672000um. UNEXPECTED node being locked in non-legal location. asked=(8.360,362.824), got=(10.032,362.824), node=I_SDRAM_TOP/I_SDRAM_IF/U15550 {Ccopt::ClockTree::ClockLogic at 0x7fa21d1541e8, uid:A170c6, a AO22X2_RVT at (8.360,362.824) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:24:18   3261s]     Calling post conditioning for eGRPC...
[05/07 01:24:18   3261s]       eGRPC...
[05/07 01:24:18   3261s]         eGRPC active optimizations:
[05/07 01:24:18   3261s]          - Move Down
[05/07 01:24:18   3261s]          - Downsizing before DRV sizing
[05/07 01:24:18   3261s]          - DRV fixing with sizing
[05/07 01:24:18   3261s]          - Move to fanout
[05/07 01:24:18   3261s]          - Cloning
[05/07 01:24:18   3261s]         
[05/07 01:24:18   3261s]         Currently running CTS, using active skew data
[05/07 01:24:18   3261s]         Loading clock net RC data...
[05/07 01:24:18   3261s]         Preprocessing clock nets...
[05/07 01:24:18   3261s]         Nets initialized for optimization: Seen: 312 Attempted: 312 Successful: 294 Unsuccessful: 18 Invalid: 0
[05/07 01:24:18   3261s]         Preprocessing clock nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:24:18   3261s]         Loading clock net RC data done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:24:18   3261s]         ProEngine running disconnected to DB
[05/07 01:24:18   3261s]         Disconnecting...
[05/07 01:24:18   3261s]         Disconnecting Clock Trees
[05/07 01:24:18   3261s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:24:18   3261s]         Reset bufferability constraints...
[05/07 01:24:18   3261s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/07 01:24:18   3261s]         Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:24:18   3261s] End AAE Lib Interpolated Model. (MEM=6662.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:24:18   3261s]         Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[05/07 01:24:18   3261s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.1)
[05/07 01:24:18   3261s]         Clock DAG hash eGRPC initial state: 4181181020173899219 354201591010403494
[05/07 01:24:18   3261s]         CTS services accumulated run-time stats eGRPC initial state:
[05/07 01:24:18   3261s]           delay calculator: calls=161800, total_wall_time=10.685s, mean_wall_time=0.066ms
[05/07 01:24:18   3261s]           legalizer: calls=385948, total_wall_time=3.430s, mean_wall_time=0.009ms
[05/07 01:24:18   3261s]           steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:18   3261s]         Clock DAG stats eGRPC initial state:
[05/07 01:24:18   3261s]           cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:24:18   3261s]           sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:18   3261s]           misc counts      : r=21, pp=1, mci=39
[05/07 01:24:18   3261s]           cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:24:18   3261s]           cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:24:18   3261s]           sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:18   3261s]           wire capacitance : top=191.195fF, trunk=1137.596fF, leaf=2038.979fF, total=3367.769fF
[05/07 01:24:18   3261s]           wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
[05/07 01:24:18   3261s]           hp wire lengths  : top=1740.096um, trunk=9907.816um, leaf=14613.988um, total=26261.900um
[05/07 01:24:18   3261s]         Clock DAG net violations eGRPC initial state:
[05/07 01:24:18   3261s]           Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
[05/07 01:24:18   3261s]           Capacitance          : {count=4, worst=[1.453fF, 0.571fF, 0.486fF, 0.399fF]} avg=0.727fF sd=0.489fF sum=2.910fF
[05/07 01:24:18   3261s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/07 01:24:18   3261s]           Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:18   3261s]           Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:18   3261s]           Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:18   3261s]           Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:18   3261s]           Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:18   3261s]           Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:18   3261s]           Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:18   3261s]           Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:18   3261s]           Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:18   3261s]           Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:18   3261s]           Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {89 <= 0.146ns, 6 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:18   3261s]           Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:18   3261s]           Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:18   3261s]           Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:18   3261s]           Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:18   3261s]           Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:18   3261s]           Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:18   3261s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/07 01:24:18   3261s]            Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:24:18   3261s]            Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:18   3261s]            ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:18   3261s]          Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:18   3261s]         Primary reporting skew groups eGRPC initial state:
[05/07 01:24:18   3261s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.314, sd=0.021, skn=-1.157, kur=0.285], skew [0.095 vs 0.085*], 99.8% {1.255, 1.339} (wid=0.105 ws=0.078) (gid=1.296 gs=0.120)
[05/07 01:24:18   3261s]               min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:24:18   3261s]               max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:24:18   3261s]         Skew group summary eGRPC initial state:
[05/07 01:24:18   3261s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830, avg=0.801, sd=0.016, skn=0.433, kur=-0.385], skew [0.069 vs 0.085], 100% {0.762, 0.830} (wid=0.046 ws=0.043) (gid=0.815 gs=0.074)
[05/07 01:24:18   3261s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.314, sd=0.021, skn=-1.157, kur=0.285], skew [0.095 vs 0.085*], 99.8% {1.255, 1.339} (wid=0.105 ws=0.078) (gid=1.296 gs=0.120)
[05/07 01:24:18   3261s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884, avg=0.857, sd=0.024, skn=-1.590, kur=1.323], skew [0.092 vs 0.085*], 95.3% {0.799, 0.884} (wid=0.016 ws=0.016) (gid=0.883 gs=0.106)
[05/07 01:24:18   3261s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884, avg=0.810, sd=0.027, skn=2.200, kur=4.487], skew [0.092 vs 0.086*], 90% {0.793, 0.878} (wid=0.016 ws=0.015) (gid=0.883 gs=0.106)
[05/07 01:24:18   3261s]           skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111, avg=1.073, sd=0.029, skn=-0.369, kur=-1.549], skew [0.100 vs 0.085*], 98.8% {1.023, 1.108} (wid=0.053 ws=0.054) (gid=1.103 gs=0.106)
[05/07 01:24:18   3261s]           skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111, avg=1.072, sd=0.029, skn=-0.299, kur=-1.602], skew [0.100 vs 0.085*], 99% {1.023, 1.108} (wid=0.053 ws=0.050) (gid=1.092 gs=0.096)
[05/07 01:24:18   3261s]         eGRPC Moving buffers...
[05/07 01:24:18   3261s]           Clock DAG hash before 'eGRPC Moving buffers': 4181181020173899219 354201591010403494
[05/07 01:24:18   3261s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[05/07 01:24:18   3261s]             delay calculator: calls=161800, total_wall_time=10.685s, mean_wall_time=0.066ms
[05/07 01:24:18   3261s]             legalizer: calls=385948, total_wall_time=3.430s, mean_wall_time=0.009ms
[05/07 01:24:18   3261s]             steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:18   3261s]           Violation analysis...
[05/07 01:24:18   3261s]           Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:24:18   3261s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:24:18   3262s]           
[05/07 01:24:18   3262s]             Nodes to move:         2
[05/07 01:24:18   3262s]             Processed:             2
[05/07 01:24:18   3262s]             Moved (slew improved): 0
[05/07 01:24:18   3262s]             Moved (slew fixed):    1
[05/07 01:24:18   3262s]             Not moved:             1
[05/07 01:24:18   3262s]           Clock DAG hash after 'eGRPC Moving buffers': 3864187310036886851 12548613528912177142
[05/07 01:24:18   3262s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[05/07 01:24:18   3262s]             delay calculator: calls=161839, total_wall_time=10.688s, mean_wall_time=0.066ms
[05/07 01:24:18   3262s]             legalizer: calls=385955, total_wall_time=3.431s, mean_wall_time=0.009ms
[05/07 01:24:18   3262s]             steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:18   3262s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/07 01:24:18   3262s]             cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:24:18   3262s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:18   3262s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:24:18   3262s]             cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:24:18   3262s]             cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:24:18   3262s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:18   3262s]             wire capacitance : top=191.195fF, trunk=1138.049fF, leaf=2038.979fF, total=3368.223fF
[05/07 01:24:18   3262s]             wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
[05/07 01:24:18   3262s]             hp wire lengths  : top=1740.096um, trunk=9908.120um, leaf=14613.988um, total=26262.204um
[05/07 01:24:18   3262s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/07 01:24:18   3262s]             Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
[05/07 01:24:18   3262s]             Capacitance          : {count=3, worst=[1.453fF, 0.571fF, 0.486fF]} avg=0.837fF sd=0.535fF sum=2.510fF
[05/07 01:24:18   3262s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/07 01:24:18   3262s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:18   3262s]             Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:18   3262s]             Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:18   3262s]             Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:18   3262s]             Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:18   3262s]             Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:18   3262s]             Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:18   3262s]             Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:18   3262s]             Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:18   3262s]             Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:18   3262s]             Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {89 <= 0.146ns, 6 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:18   3262s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:18   3262s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:18   3262s]             Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:18   3262s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:18   3262s]             Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:18   3262s]             Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:18   3262s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/07 01:24:18   3262s]              Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:24:18   3262s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:18   3262s]              ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:18   3262s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:18   3262s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/07 01:24:18   3262s]             skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
[05/07 01:24:18   3262s]                 min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:24:18   3262s]                 max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:24:18   3262s]           Skew group summary after 'eGRPC Moving buffers':
[05/07 01:24:18   3262s]             skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830], skew [0.069 vs 0.085]
[05/07 01:24:18   3262s]             skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
[05/07 01:24:18   3262s]             skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.085*]
[05/07 01:24:18   3262s]             skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.086*]
[05/07 01:24:18   3262s]             skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
[05/07 01:24:18   3262s]             skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
[05/07 01:24:18   3262s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:18   3262s]         eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:24:18   3262s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/07 01:24:18   3262s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3864187310036886851 12548613528912177142
[05/07 01:24:18   3262s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:18   3262s]             delay calculator: calls=161839, total_wall_time=10.688s, mean_wall_time=0.066ms
[05/07 01:24:18   3262s]             legalizer: calls=385955, total_wall_time=3.431s, mean_wall_time=0.009ms
[05/07 01:24:18   3262s]             steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:18   3262s]           Modifying slew-target multiplier from 1 to 0.9
[05/07 01:24:18   3262s]           Artificially removing short and long paths...
[05/07 01:24:18   3262s]             Clock DAG hash before 'Artificially removing short and long paths': 3864187310036886851 12548613528912177142
[05/07 01:24:18   3262s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/07 01:24:18   3262s]               delay calculator: calls=161839, total_wall_time=10.688s, mean_wall_time=0.066ms
[05/07 01:24:18   3262s]               legalizer: calls=385955, total_wall_time=3.431s, mean_wall_time=0.009ms
[05/07 01:24:18   3262s]               steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:18   3262s]             For skew_group PCI_CLK/func_best_mode target band (0.762, 0.830)
[05/07 01:24:18   3262s]             For skew_group SDRAM_CLK/func_best_mode target band (1.255, 1.339)
[05/07 01:24:18   3262s]             For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 15 paths.
[05/07 01:24:18   3262s]             	The smallest offset applied was -0.011ns.
[05/07 01:24:18   3262s]             	The largest offset applied was -0.003ns.
[05/07 01:24:18   3262s]             
[05/07 01:24:18   3262s]             For skew_group SYS_2x_CLK/func_best_mode target band (0.799, 0.884)
[05/07 01:24:18   3262s]             For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 10 paths.
[05/07 01:24:18   3262s]             	The smallest offset applied was -0.007ns.
[05/07 01:24:18   3262s]             	The largest offset applied was -0.005ns.
[05/07 01:24:18   3262s]             
[05/07 01:24:18   3262s]             For skew_group SYS_2x_CLK/func_worst_mode target band (0.793, 0.878)
[05/07 01:24:18   3262s]             For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
[05/07 01:24:18   3262s]             	The smallest offset applied was 0.006ns.
[05/07 01:24:18   3262s]             	The largest offset applied was 0.006ns.
[05/07 01:24:18   3262s]             
[05/07 01:24:18   3262s]             For skew_group ate_clk/test_best_mode target band (1.023, 1.108)
[05/07 01:24:18   3262s]             For skew group ate_clk/test_best_mode, artificially shortened or lengthened 40 paths.
[05/07 01:24:18   3262s]             	The smallest offset applied was -0.012ns.
[05/07 01:24:18   3262s]             	The largest offset applied was 0.003ns.
[05/07 01:24:18   3262s]             
[05/07 01:24:18   3262s]             For skew_group ate_clk/test_worst_mode target band (1.023, 1.108)
[05/07 01:24:18   3262s]             For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 31 paths.
[05/07 01:24:18   3262s]             	The smallest offset applied was -0.012ns.
[05/07 01:24:18   3262s]             	The largest offset applied was 0.003ns.
[05/07 01:24:18   3262s]             
[05/07 01:24:18   3262s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:18   3262s]           Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:24:18   3262s]           Downsizing prefiltering...
[05/07 01:24:18   3262s]           Downsizing prefiltering done.
[05/07 01:24:18   3262s]           Prefiltering Summary : numPassedPreFiltering = 258, numSkippedDueToCloseToSlewTarget = 33, numSkippedDueToCloseToSkewTarget = 21
[05/07 01:24:18   3262s]           Downsizing Pass 0...
[05/07 01:24:18   3262s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:24:21   3266s]           Downsizing Pass 0 done. (took cpu=0:00:04.1 real=0:00:02.5)
[05/07 01:24:21   3266s]           Downsizing Pass Summary 0, attempted = 225, resized = 0, running total = 0
[05/07 01:24:21   3266s]           DoDownSizing Summary : numSized = 0
[05/07 01:24:21   3266s]           Reverting Artificially removing short and long paths...
[05/07 01:24:21   3266s]             Clock DAG hash before 'Reverting Artificially removing short and long paths': 6215814398403135788 4950104462017940653
[05/07 01:24:21   3266s]             CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[05/07 01:24:21   3266s]               delay calculator: calls=166350, total_wall_time=11.070s, mean_wall_time=0.067ms
[05/07 01:24:21   3266s]               legalizer: calls=386298, total_wall_time=3.482s, mean_wall_time=0.009ms
[05/07 01:24:21   3266s]               steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:21   3266s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:21   3266s]           Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:24:21   3266s]           Reverting slew-target multiplier from 0.9 to 1
[05/07 01:24:21   3266s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 6215814398403135788 4950104462017940653
[05/07 01:24:21   3266s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:21   3266s]             delay calculator: calls=166350, total_wall_time=11.070s, mean_wall_time=0.067ms
[05/07 01:24:21   3266s]             legalizer: calls=386298, total_wall_time=3.482s, mean_wall_time=0.009ms
[05/07 01:24:21   3266s]             steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:21   3266s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:21   3266s]             cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:24:21   3266s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:21   3266s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:24:21   3266s]             cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
[05/07 01:24:21   3266s]             cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
[05/07 01:24:21   3266s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:21   3266s]             wire capacitance : top=191.195fF, trunk=1138.049fF, leaf=2038.979fF, total=3368.223fF
[05/07 01:24:21   3266s]             wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
[05/07 01:24:21   3266s]             hp wire lengths  : top=1740.096um, trunk=9899.608um, leaf=14619.156um, total=26258.860um
[05/07 01:24:21   3266s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:21   3266s]             Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
[05/07 01:24:21   3266s]             Capacitance          : {count=3, worst=[1.453fF, 0.571fF, 0.486fF]} avg=0.837fF sd=0.535fF sum=2.510fF
[05/07 01:24:21   3266s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:21   3266s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:21   3266s]             Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:21   3266s]             Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:21   3266s]             Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:21   3266s]             Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:21   3266s]             Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:21   3266s]             Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:21   3266s]             Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:21   3266s]             Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:21   3266s]             Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:21   3266s]             Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {89 <= 0.146ns, 6 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:21   3266s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/07 01:24:21   3266s]              Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
[05/07 01:24:21   3266s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:21   3266s]              ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:21   3266s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:21   3266s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:21   3266s]             skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
[05/07 01:24:21   3266s]                 min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:24:21   3266s]                 max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:24:21   3266s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/07 01:24:21   3266s]             skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830], skew [0.069 vs 0.085]
[05/07 01:24:21   3266s]             skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
[05/07 01:24:21   3266s]             skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.085*]
[05/07 01:24:21   3266s]             skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.086*]
[05/07 01:24:21   3266s]             skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
[05/07 01:24:21   3266s]             skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
[05/07 01:24:21   3266s]           Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:21   3266s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:04.3 real=0:00:02.7)
[05/07 01:24:21   3266s]         eGRPC Fixing DRVs...
[05/07 01:24:21   3266s]           Clock DAG hash before 'eGRPC Fixing DRVs': 6215814398403135788 4950104462017940653
[05/07 01:24:21   3266s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             delay calculator: calls=166350, total_wall_time=11.070s, mean_wall_time=0.067ms
[05/07 01:24:21   3266s]             legalizer: calls=386298, total_wall_time=3.482s, mean_wall_time=0.009ms
[05/07 01:24:21   3266s]             steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:21   3266s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:24:21   3266s]           CCOpt-eGRPC: considered: 312, tested: 312, violation detected: 9, violation ignored (due to small violation): 3, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 1
[05/07 01:24:21   3266s]           
[05/07 01:24:21   3266s]           Statistics: Fix DRVs (cell sizing):
[05/07 01:24:21   3266s]           ===================================
[05/07 01:24:21   3266s]           
[05/07 01:24:21   3266s]           Cell changes by Net Type:
[05/07 01:24:21   3266s]           
[05/07 01:24:21   3266s]           ---------------------------------------------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]           Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[05/07 01:24:21   3266s]           ---------------------------------------------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]           top                0                    0                   0            0                    0                   0
[05/07 01:24:21   3266s]           trunk              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
[05/07 01:24:21   3266s]           leaf               0                    0                   0            0                    0                   0
[05/07 01:24:21   3266s]           ---------------------------------------------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]           Total              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
[05/07 01:24:21   3266s]           ---------------------------------------------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]           
[05/07 01:24:21   3266s]           Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.508um^2 (0.047%)
[05/07 01:24:21   3266s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 01:24:21   3266s]           
[05/07 01:24:21   3266s]           Clock DAG hash after 'eGRPC Fixing DRVs': 1607155902008472152 10668887772941998945
[05/07 01:24:21   3266s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             delay calculator: calls=166414, total_wall_time=11.074s, mean_wall_time=0.067ms
[05/07 01:24:21   3266s]             legalizer: calls=386305, total_wall_time=3.483s, mean_wall_time=0.009ms
[05/07 01:24:21   3266s]             steiner router: calls=75229, total_wall_time=16.035s, mean_wall_time=0.213ms
[05/07 01:24:21   3266s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
[05/07 01:24:21   3266s]             sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:21   3266s]             misc counts      : r=21, pp=1, mci=39
[05/07 01:24:21   3266s]             cell areas       : b=714.653um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.957um^2
[05/07 01:24:21   3266s]             cell capacitance : b=245.100fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.356fF
[05/07 01:24:21   3266s]             sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:21   3266s]             wire capacitance : top=191.195fF, trunk=1138.049fF, leaf=2038.979fF, total=3368.223fF
[05/07 01:24:21   3266s]             wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
[05/07 01:24:21   3266s]             hp wire lengths  : top=1740.096um, trunk=9899.608um, leaf=14619.156um, total=26258.860um
[05/07 01:24:21   3266s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
[05/07 01:24:21   3266s]             Capacitance          : {count=2, worst=[1.453fF, 0.486fF]} avg=0.969fF sd=0.683fF sum=1.939fF
[05/07 01:24:21   3266s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:21   3266s]             Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:21   3266s]             Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:21   3266s]             Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:21   3266s]             Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:21   3266s]             Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:21   3266s]             Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:21   3266s]             Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:21   3266s]             Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:21   3266s]             Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:21   3266s]             Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {90 <= 0.146ns, 5 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:21   3266s]             Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:21   3266s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/07 01:24:21   3266s]              Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
[05/07 01:24:21   3266s]              Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:21   3266s]              ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:21   3266s]            Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:21   3266s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
[05/07 01:24:21   3266s]                 min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:24:21   3266s]                 max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:24:21   3266s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/07 01:24:21   3266s]             skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830], skew [0.069 vs 0.085]
[05/07 01:24:21   3266s]             skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
[05/07 01:24:21   3266s]             skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.085*]
[05/07 01:24:21   3266s]             skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.086*]
[05/07 01:24:21   3266s]             skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
[05/07 01:24:21   3266s]             skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
[05/07 01:24:21   3266s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:21   3266s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         Slew Diagnostics: After DRV fixing
[05/07 01:24:21   3266s]         ==================================
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         Global Causes:
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         -------------------------------------
[05/07 01:24:21   3266s]         Cause
[05/07 01:24:21   3266s]         -------------------------------------
[05/07 01:24:21   3266s]         DRV fixing with buffering is disabled
[05/07 01:24:21   3266s]         -------------------------------------
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         Top 5 overslews:
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         ----------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]         Overslew    Causes                                       Driving Pin
[05/07 01:24:21   3266s]         ----------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]         0.021ns     Inst already optimally sized (AO22X1_RVT)    I_SDRAM_TOP/I_SDRAM_IF/U15575/Y
[05/07 01:24:21   3266s]         0.009ns     Inst already optimally sized (AO22X1_RVT)    I_SDRAM_TOP/I_SDRAM_IF/U15570/Y
[05/07 01:24:21   3266s]         0.005ns     Inst already optimally sized (AO22X1_RVT)    I_SDRAM_TOP/I_SDRAM_IF/U15549/Y
[05/07 01:24:21   3266s]         0.001ns     Violation below threshold for DRV sizing     I_SDRAM_TOP/I_SDRAM_IF/U15556/Y
[05/07 01:24:21   3266s]         0.001ns     Violation below threshold for DRV sizing     I_SDRAM_TOP/I_SDRAM_IF/U15554/Y
[05/07 01:24:21   3266s]         ----------------------------------------------------------------------------------------
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         Slew diagnostics counts from the 6 nodes with slew violations (the 2 nodes with only other violation types are excluded):
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         ------------------------------------------------------
[05/07 01:24:21   3266s]         Cause                                       Occurences
[05/07 01:24:21   3266s]         ------------------------------------------------------
[05/07 01:24:21   3266s]         Violation below threshold for DRV sizing        3
[05/07 01:24:21   3266s]         Inst already optimally sized                    3
[05/07 01:24:21   3266s]         ------------------------------------------------------
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         Violation diagnostics counts from the 8 nodes that have violations:
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         ------------------------------------------------------
[05/07 01:24:21   3266s]         Cause                                       Occurences
[05/07 01:24:21   3266s]         ------------------------------------------------------
[05/07 01:24:21   3266s]         Inst already optimally sized                    4
[05/07 01:24:21   3266s]         Violation below threshold for DRV sizing        3
[05/07 01:24:21   3266s]         Clock inst is FIXED                             1
[05/07 01:24:21   3266s]         ------------------------------------------------------
[05/07 01:24:21   3266s]         
[05/07 01:24:21   3266s]         Reconnecting optimized routes...
[05/07 01:24:21   3266s]         Reset timing graph...
[05/07 01:24:21   3266s] Ignoring AAE DB Resetting ...
[05/07 01:24:21   3266s]         Reset timing graph done.
[05/07 01:24:21   3266s]         Reconnecting optimized routes done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/07 01:24:21   3266s]         Violation analysis...
[05/07 01:24:22   3266s] End AAE Lib Interpolated Model. (MEM=7047.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:24:22   3267s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.1)
[05/07 01:24:22   3267s]         Moving clock insts towards fanout...
[05/07 01:24:22   3267s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[05/07 01:24:22   3267s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:24:22   3267s]         Clock instances to consider for cloning: 1
[05/07 01:24:22   3267s]         Cloning clock nodes to reduce slew violations....
[05/07 01:24:22   3267s]         Cloning results : Attempted = 1, succeeded = 1, unsuccessful = 0, skipped = 0, ignored = 0
[05/07 01:24:22   3267s]         Cloning attempts on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
[05/07 01:24:22   3267s]         Cloning successes on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
[05/07 01:24:22   3267s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:24:22   3267s]         Reset timing graph...
[05/07 01:24:22   3267s] Ignoring AAE DB Resetting ...
[05/07 01:24:22   3267s]         Reset timing graph done.
[05/07 01:24:22   3267s]         Set dirty flag on 2 instances, 4 nets
[05/07 01:24:22   3267s] End AAE Lib Interpolated Model. (MEM=7086.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:24:22   3267s]         Clock DAG hash before routing clock trees: 15404174422764504996 16898151057755070789
[05/07 01:24:22   3267s]         CTS services accumulated run-time stats before routing clock trees:
[05/07 01:24:22   3267s]           delay calculator: calls=167051, total_wall_time=11.118s, mean_wall_time=0.067ms
[05/07 01:24:22   3267s]           legalizer: calls=386312, total_wall_time=3.484s, mean_wall_time=0.009ms
[05/07 01:24:22   3267s]           steiner router: calls=75255, total_wall_time=16.039s, mean_wall_time=0.213ms
[05/07 01:24:22   3267s]         Clock DAG stats before routing clock trees:
[05/07 01:24:22   3267s]           cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
[05/07 01:24:22   3267s]           sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:24:22   3267s]           misc counts      : r=21, pp=1, mci=39
[05/07 01:24:22   3267s]           cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
[05/07 01:24:22   3267s]           cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
[05/07 01:24:22   3267s]           sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:24:22   3267s]           wire capacitance : top=191.195fF, trunk=1146.954fF, leaf=2038.979fF, total=3377.128fF
[05/07 01:24:22   3267s]           wire lengths     : top=2118.891um, trunk=12763.942um, leaf=20985.711um, total=35868.544um
[05/07 01:24:22   3267s]           hp wire lengths  : top=1740.096um, trunk=10043.400um, leaf=14619.156um, total=26402.652um
[05/07 01:24:22   3267s]         Clock DAG net violations before routing clock trees:
[05/07 01:24:22   3267s]           Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
[05/07 01:24:22   3267s]           Capacitance          : {count=1, worst=[0.486fF]} avg=0.486fF sd=0.000fF sum=0.486fF
[05/07 01:24:22   3267s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/07 01:24:22   3267s]           Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:24:22   3267s]           Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:24:22   3267s]           Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:24:22   3267s]           Trunk : target=0.145ns count=1 avg=0.072ns sd=0.000ns min=0.072ns max=0.072ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:22   3267s]           Trunk : target=0.172ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:24:22   3267s]           Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:24:22   3267s]           Trunk : target=0.180ns count=2 avg=0.078ns sd=0.014ns min=0.068ns max=0.088ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:24:22   3267s]           Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:24:22   3267s]           Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:22   3267s]           Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.032ns max=0.140ns {37 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:24:22   3267s]           Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:22   3267s]           Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:24:22   3267s]           Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:24:22   3267s]           Trunk : target=0.243ns count=57 avg=0.088ns sd=0.080ns min=0.000ns max=0.264ns {45 <= 0.146ns, 5 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:24:22   3267s]           Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:24:22   3267s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/07 01:24:22   3267s]            Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
[05/07 01:24:22   3267s]            Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:24:22   3267s]            ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:24:22   3267s]          Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:24:22   3267s]         Primary reporting skew groups before routing clock trees:
[05/07 01:24:22   3267s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.311, sd=0.022, skn=-0.773, kur=-0.396], skew [0.095 vs 0.085*], 99.5% {1.255, 1.339} (wid=0.106 ws=0.078) (gid=1.296 gs=0.127)
[05/07 01:24:22   3267s]               min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:24:22   3267s]               max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK
[05/07 01:24:22   3267s]         Skew group summary before routing clock trees:
[05/07 01:24:22   3267s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830, avg=0.801, sd=0.016, skn=0.433, kur=-0.386], skew [0.069 vs 0.085], 100% {0.762, 0.830} (wid=0.046 ws=0.043) (gid=0.815 gs=0.074)
[05/07 01:24:22   3267s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.311, sd=0.022, skn=-0.773, kur=-0.396], skew [0.095 vs 0.085*], 99.5% {1.255, 1.339} (wid=0.106 ws=0.078) (gid=1.296 gs=0.127)
[05/07 01:24:22   3267s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884, avg=0.857, sd=0.024, skn=-1.590, kur=1.323], skew [0.092 vs 0.085*], 95.3% {0.799, 0.884} (wid=0.016 ws=0.016) (gid=0.883 gs=0.106)
[05/07 01:24:22   3267s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884, avg=0.810, sd=0.027, skn=2.200, kur=4.487], skew [0.092 vs 0.086*], 90% {0.793, 0.878} (wid=0.016 ws=0.015) (gid=0.883 gs=0.106)
[05/07 01:24:22   3267s]           skew_group ate_clk/test_best_mode: insertion delay [min=1.003, max=1.111, avg=1.070, sd=0.033, skn=-0.482, kur=-1.380], skew [0.107 vs 0.085*], 88.1% {1.019, 1.104} (wid=0.053 ws=0.055) (gid=1.103 gs=0.122)
[05/07 01:24:22   3267s]           skew_group ate_clk/test_worst_mode: insertion delay [min=1.003, max=1.111, avg=1.069, sd=0.033, skn=-0.413, kur=-1.446], skew [0.107 vs 0.085*], 88.7% {1.019, 1.104} (wid=0.053 ws=0.050) (gid=1.092 gs=0.111)
[05/07 01:24:22   3267s]         Legalizer API calls during this step: 364 succeeded with high effort: 364 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:24:22   3267s]       eGRPC done.
[05/07 01:24:22   3267s]     Calling post conditioning for eGRPC done.
[05/07 01:24:22   3267s]   eGR Post Conditioning done.
[05/07 01:24:22   3267s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/07 01:24:22   3267s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:24:22   3267s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7086.1M, EPOCH TIME: 1746606262.333854
[05/07 01:24:22   3267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2104).
[05/07 01:24:22   3267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:22   3267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:22   3267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:22   3267s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.350, REAL:0.083, MEM:6707.8M, EPOCH TIME: 1746606262.416403
[05/07 01:24:22   3267s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[05/07 01:24:22   3267s]   Leaving CCOpt scope - ClockRefiner...
[05/07 01:24:22   3267s]   Assigned high priority to 213 instances.
[05/07 01:24:22   3267s]   Soft fixed 285 clock instances.
[05/07 01:24:22   3267s]   Performing Single Pass Refine Place.
[05/07 01:24:22   3267s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/07 01:24:22   3267s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6707.8M, EPOCH TIME: 1746606262.424309
[05/07 01:24:22   3267s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6707.8M, EPOCH TIME: 1746606262.424420
[05/07 01:24:22   3267s] Processing tracks to init pin-track alignment.
[05/07 01:24:22   3267s] z: 2, totalTracks: 1
[05/07 01:24:22   3267s] z: 4, totalTracks: 1
[05/07 01:24:22   3267s] z: 6, totalTracks: 1
[05/07 01:24:22   3267s] z: 8, totalTracks: 1
[05/07 01:24:22   3267s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:24:22   3267s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:24:22   3267s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6707.8M, EPOCH TIME: 1746606262.456509
[05/07 01:24:22   3267s] Info: 383 insts are soft-fixed.
[05/07 01:24:22   3267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:22   3267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:22   3267s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:24:22   3267s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:24:22   3267s] 
[05/07 01:24:22   3267s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:24:22   3267s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:24:22   3267s] OPERPROF:       Starting CMU at level 4, MEM:6707.8M, EPOCH TIME: 1746606262.540992
[05/07 01:24:22   3267s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.006, MEM:6707.8M, EPOCH TIME: 1746606262.546826
[05/07 01:24:22   3267s] 
[05/07 01:24:22   3267s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:24:22   3267s] Info: 383 insts are soft-fixed.
[05/07 01:24:22   3267s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.150, REAL:0.098, MEM:6707.8M, EPOCH TIME: 1746606262.554138
[05/07 01:24:22   3267s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6707.8M, EPOCH TIME: 1746606262.554194
[05/07 01:24:22   3267s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6707.8M, EPOCH TIME: 1746606262.554534
[05/07 01:24:22   3267s] 
[05/07 01:24:22   3267s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=6707.8MB).
[05/07 01:24:22   3267s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.154, MEM:6707.8M, EPOCH TIME: 1746606262.578193
[05/07 01:24:22   3267s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.210, REAL:0.154, MEM:6707.8M, EPOCH TIME: 1746606262.578228
[05/07 01:24:22   3267s] TDRefine: refinePlace mode is spiral
[05/07 01:24:22   3267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.11
[05/07 01:24:22   3267s] OPERPROF: Starting Refine-Place at level 1, MEM:6707.8M, EPOCH TIME: 1746606262.580497
[05/07 01:24:22   3267s] *** Starting refinePlace (0:54:29 mem=6707.8M) ***
[05/07 01:24:22   3267s] Total net bbox length = 8.586e+05 (5.137e+05 3.450e+05) (ext = 9.056e+03)
[05/07 01:24:22   3267s] 
[05/07 01:24:22   3267s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:24:22   3267s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:24:22   3267s] Info: 383 insts are soft-fixed.
[05/07 01:24:22   3267s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:24:22   3268s] 
[05/07 01:24:22   3268s]  === Spiral for Logical I: (movable: 326) ===
[05/07 01:24:22   3268s] 
[05/07 01:24:22   3268s] FGC Caching: map cells: 2 total: 2  non_cacheable: 0
[05/07 01:24:22   3268s] 
[05/07 01:24:22   3268s]  === Spiral for Logical I: (movable: 57) ===
[05/07 01:24:22   3268s] Move report: Soft Fixed moves 2 insts, mean move: 3.42 um, max move: 5.17 um 
[05/07 01:24:22   3268s] 	Max move on inst (CTS_csf_buf_00193): (10.03, 356.14) --> (6.54, 357.81)
[05/07 01:24:22   3268s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:24:22   3268s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:24:22   3268s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:24:22   3268s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6707.8M, EPOCH TIME: 1746606262.651129
[05/07 01:24:22   3268s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6707.8M, EPOCH TIME: 1746606262.653202
[05/07 01:24:22   3268s] Set min layer with default ( 2 )
[05/07 01:24:22   3268s] Set max layer with default ( 127 )
[05/07 01:24:22   3268s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:22   3268s] Min route layer (adjusted) = 2
[05/07 01:24:22   3268s] Max route layer (adjusted) = 10
[05/07 01:24:22   3268s] Set min layer with default ( 2 )
[05/07 01:24:22   3268s] Set max layer with default ( 127 )
[05/07 01:24:22   3268s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:22   3268s] Min route layer (adjusted) = 2
[05/07 01:24:22   3268s] Max route layer (adjusted) = 10
[05/07 01:24:22   3268s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6707.8M, EPOCH TIME: 1746606262.660748
[05/07 01:24:22   3268s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:6707.8M, EPOCH TIME: 1746606262.661671
[05/07 01:24:22   3268s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6707.8M, EPOCH TIME: 1746606262.661737
[05/07 01:24:22   3268s] Starting refinePlace ...
[05/07 01:24:22   3268s] Set min layer with default ( 2 )
[05/07 01:24:22   3268s] Set max layer with default ( 127 )
[05/07 01:24:22   3268s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:22   3268s] Min route layer (adjusted) = 2
[05/07 01:24:22   3268s] Max route layer (adjusted) = 10
[05/07 01:24:22   3268s] One DDP V2 for no tweak run.
[05/07 01:24:22   3268s] Set min layer with default ( 2 )
[05/07 01:24:22   3268s] Set max layer with default ( 127 )
[05/07 01:24:22   3268s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:22   3268s] Min route layer (adjusted) = 2
[05/07 01:24:22   3268s] Max route layer (adjusted) = 10
[05/07 01:24:22   3268s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:24:22   3268s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:24:22   3268s] DDP markSite nrRow 104 nrJob 104
[05/07 01:24:22   3268s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:24:22   3268s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:24:22   3268s] DDP markSite nrRow 355 nrJob 355
[05/07 01:24:22   3268s] ** Cut row section cpu time 0:00:00.0.
[05/07 01:24:22   3268s]  ** Cut row section real time 0:00:00.0.
[05/07 01:24:22   3268s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 01:24:23   3270s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:01.0, mem=6675.8MB) @(0:54:29 - 0:54:31).
[05/07 01:24:23   3270s] Move report: preRPlace moves 592 insts, mean move: 0.99 um, max move: 5.32 um 
[05/07 01:24:23   3270s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__14_): (328.62, 347.78) --> (326.65, 344.43)
[05/07 01:24:23   3270s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFNARX1_RVT
[05/07 01:24:23   3270s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:24:23   3270s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:24:23   3270s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:24:23   3270s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:24:23   3270s] 
[05/07 01:24:23   3270s]  === Spiral for Logical I: (movable: 2177) ===
[05/07 01:24:23   3270s] 
[05/07 01:24:23   3270s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:24:23   3270s] 
[05/07 01:24:23   3270s]  === Spiral for Logical I: (movable: 149) ===
[05/07 01:24:23   3270s] 
[05/07 01:24:23   3270s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:24:23   3270s] 
[05/07 01:24:23   3270s]  === Spiral for Logical I: (movable: 38047) ===
[05/07 01:24:23   3270s] 
[05/07 01:24:23   3270s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:24:25   3277s] 
[05/07 01:24:25   3277s]  Info: 0 filler has been deleted!
[05/07 01:24:25   3277s] Move report: legalization moves 55 insts, mean move: 2.26 um, max move: 6.69 um spiral
[05/07 01:24:25   3277s] 	Max move on inst (I_RISC_CORE/U677): (202.77, 168.87) --> (201.10, 173.89)
[05/07 01:24:25   3277s] [CPU] RefinePlace/Spiral (cpu=0:00:03.8, real=0:00:01.0)
[05/07 01:24:25   3277s] [CPU] RefinePlace/Commit (cpu=0:00:03.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:03.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:24:25   3277s] [CPU] RefinePlace/Legalization (cpu=0:00:07.6, real=0:00:02.0, mem=6675.8MB) @(0:54:31 - 0:54:39).
[05/07 01:24:25   3277s] Move report: Detail placement moves 643 insts, mean move: 1.09 um, max move: 6.69 um 
[05/07 01:24:25   3277s] 	Max move on inst (I_RISC_CORE/U677): (202.77, 168.87) --> (201.10, 173.89)
[05/07 01:24:25   3277s] 	Runtime: CPU: 0:00:09.8 REAL: 0:00:03.0 MEM: 6675.8MB
[05/07 01:24:25   3277s] Statistics of distance of Instance movement in refine placement:
[05/07 01:24:25   3277s]   maximum (X+Y) =         6.69 um
[05/07 01:24:25   3277s]   inst (I_RISC_CORE/U677) with max move: (202.768, 168.872) -> (201.096, 173.888)
[05/07 01:24:25   3277s]   mean    (X+Y) =         1.10 um
[05/07 01:24:25   3277s] Summary Report:
[05/07 01:24:25   3277s] Instances move: 645 (out of 40756 movable)
[05/07 01:24:25   3277s] Instances flipped: 0
[05/07 01:24:25   3277s] Mean displacement: 1.10 um
[05/07 01:24:25   3277s] Max displacement: 6.69 um (Instance: I_RISC_CORE/U677) (202.768, 168.872) -> (201.096, 173.888)
[05/07 01:24:25   3277s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_RVT, constraint:Fence
[05/07 01:24:25   3277s] 	Violation at original loc: Overlapping with other instance
[05/07 01:24:25   3277s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:24:25   3277s] Total instances moved : 645
[05/07 01:24:25   3277s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:9.870, REAL:3.268, MEM:6675.8M, EPOCH TIME: 1746606265.929277
[05/07 01:24:25   3277s] Total net bbox length = 8.591e+05 (5.139e+05 3.451e+05) (ext = 9.040e+03)
[05/07 01:24:25   3277s] Runtime: CPU: 0:00:10.0 REAL: 0:00:03.0 MEM: 6675.8MB
[05/07 01:24:25   3277s] [CPU] RefinePlace/total (cpu=0:00:10.0, real=0:00:03.0, mem=6675.8MB) @(0:54:29 - 0:54:39).
[05/07 01:24:25   3277s] *** Finished refinePlace (0:54:39 mem=6675.8M) ***
[05/07 01:24:25   3277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.11
[05/07 01:24:25   3277s] OPERPROF: Finished Refine-Place at level 1, CPU:10.000, REAL:3.388, MEM:6675.8M, EPOCH TIME: 1746606265.968937
[05/07 01:24:25   3277s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6675.8M, EPOCH TIME: 1746606265.969069
[05/07 01:24:25   3277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42918).
[05/07 01:24:25   3277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:26   3278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:26   3278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:26   3278s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.500, REAL:0.172, MEM:6659.8M, EPOCH TIME: 1746606266.141286
[05/07 01:24:26   3278s]   ClockRefiner summary
[05/07 01:24:26   3278s]   All clock instances: Moved 66, flipped 4 and cell swapped 0 (out of a total of 3785).
[05/07 01:24:26   3278s]   All Clock instances: Average move = 1.05um
[05/07 01:24:26   3278s]   The largest move was 6.69 um for I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_.
[05/07 01:24:26   3278s]   Non-sink clock instances: Moved 2, flipped 2 and cell swapped 0 (out of a total of 309).
[05/07 01:24:26   3278s]   Non-sink clock instances: Average move = 3.42um
[05/07 01:24:26   3278s]   The largest move was 5.17 um for CTS_csf_buf_00193.
[05/07 01:24:26   3278s]   Clock sinks: Moved 64, flipped 2 and cell swapped 0 (out of a total of 3476).
[05/07 01:24:26   3278s]   Clock sinks: Average move = 0.974um
[05/07 01:24:26   3278s]   The largest move was 6.69 um for I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_.
[05/07 01:24:26   3278s]   Restoring pStatusCts on 285 clock instances.
[05/07 01:24:26   3278s]   Revert refine place priority changes on 0 instances.
[05/07 01:24:26   3278s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:10.7 real=0:00:03.7)
[05/07 01:24:26   3278s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:24.4 real=0:00:13.2)
[05/07 01:24:26   3278s]   CCOpt::Phase::Routing...
[05/07 01:24:26   3279s]   Clock implementation routing...
[05/07 01:24:26   3279s]     Leaving CCOpt scope - Routing Tools...
[05/07 01:24:27   3279s] Net route status summary:
[05/07 01:24:27   3279s]   Clock:       313 (unrouted=11, trialRouted=0, noStatus=0, routed=295, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:24:27   3279s]   Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:24:27   3279s]     Routing using eGR in eGR->NR Step...
[05/07 01:24:27   3279s]       Early Global Route - eGR->Nr High Frequency step...
[05/07 01:24:27   3279s] (ccopt eGR): There are 306 nets to be routed. 0 nets have skip routing designation.
[05/07 01:24:27   3279s] (ccopt eGR): There are 306 nets for routing of which 295 have one or more fixed wires.
[05/07 01:24:27   3279s] (ccopt eGR): Start to route 306 all nets
[05/07 01:24:27   3279s] Running pre-eGR process
[05/07 01:24:27   3279s] [PSP]    Started Early Global Route ( Curr Mem: 6.28 MB )
[05/07 01:24:27   3279s] (I)      Initializing eGR engine (clean)
[05/07 01:24:27   3279s] Set min layer with default ( 2 )
[05/07 01:24:27   3279s] Set max layer with default ( 127 )
[05/07 01:24:27   3279s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:27   3279s] Min route layer (adjusted) = 2
[05/07 01:24:27   3279s] Max route layer (adjusted) = 10
[05/07 01:24:27   3279s] (I)      clean place blk overflow:
[05/07 01:24:27   3279s] (I)      H : enabled 1.00 0
[05/07 01:24:27   3279s] (I)      V : enabled 1.00 0
[05/07 01:24:27   3279s] (I)      Initializing eGR engine (clean)
[05/07 01:24:27   3279s] Set min layer with default ( 2 )
[05/07 01:24:27   3279s] Set max layer with default ( 127 )
[05/07 01:24:27   3279s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:27   3279s] Min route layer (adjusted) = 2
[05/07 01:24:27   3279s] Max route layer (adjusted) = 10
[05/07 01:24:27   3279s] (I)      clean place blk overflow:
[05/07 01:24:27   3279s] (I)      H : enabled 1.00 0
[05/07 01:24:27   3279s] (I)      V : enabled 1.00 0
[05/07 01:24:27   3279s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6.28 MB )
[05/07 01:24:27   3279s] (I)      Running eGR Cong Clean flow
[05/07 01:24:27   3279s] (I)      # wire layers (front) : 11
[05/07 01:24:27   3279s] (I)      # wire layers (back)  : 0
[05/07 01:24:27   3279s] (I)      min wire layer : 1
[05/07 01:24:27   3279s] (I)      max wire layer : 10
[05/07 01:24:27   3279s] (I)      # cut layers (front) : 10
[05/07 01:24:27   3279s] (I)      # cut layers (back)  : 0
[05/07 01:24:27   3279s] (I)      min cut layer : 1
[05/07 01:24:27   3279s] (I)      max cut layer : 9
[05/07 01:24:27   3279s] (I)      =================================== Layers ===================================
[05/07 01:24:27   3279s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:27   3279s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:24:27   3279s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:27   3279s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:24:27   3279s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:24:27   3279s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:24:27   3279s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:24:27   3279s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:24:27   3279s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:24:27   3279s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:24:27   3279s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:24:27   3279s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:24:27   3279s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:24:27   3279s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:24:27   3279s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:27   3279s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:24:27   3279s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:24:27   3279s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:27   3279s] (I)      Started Import and model ( Curr Mem: 6.28 MB )
[05/07 01:24:27   3279s] (I)      == Non-default Options ==
[05/07 01:24:27   3279s] (I)      Clean congestion better                            : true
[05/07 01:24:27   3279s] (I)      Estimate vias on DPT layer                         : true
[05/07 01:24:27   3279s] (I)      Rerouting rounds                                   : 10
[05/07 01:24:27   3279s] (I)      Clean congestion layer assignment rounds           : 3
[05/07 01:24:27   3279s] (I)      Layer constraints as soft constraints              : true
[05/07 01:24:27   3279s] (I)      Soft top layer                                     : true
[05/07 01:24:27   3279s] (I)      Skip prospective layer relax nets                  : true
[05/07 01:24:27   3279s] (I)      Better NDR handling                                : true
[05/07 01:24:27   3279s] (I)      Improved NDR modeling in LA                        : true
[05/07 01:24:27   3279s] (I)      Routing cost fix for NDR handling                  : true
[05/07 01:24:27   3279s] (I)      Block tracks for preroutes                         : true
[05/07 01:24:27   3279s] (I)      Assign IRoute by net group key                     : true
[05/07 01:24:27   3279s] (I)      Block unroutable channels                          : true
[05/07 01:24:27   3279s] (I)      Block unroutable channels 3D                       : true
[05/07 01:24:27   3279s] (I)      Bound layer relaxed segment wl                     : true
[05/07 01:24:27   3279s] (I)      Blocked pin reach length threshold                 : 2
[05/07 01:24:27   3279s] (I)      Check blockage within NDR space in TA              : true
[05/07 01:24:27   3279s] (I)      Skip must join for term with via pillar            : true
[05/07 01:24:27   3279s] (I)      Model find APA for IO pin                          : true
[05/07 01:24:27   3279s] (I)      On pin location for off pin term                   : true
[05/07 01:24:27   3279s] (I)      Handle EOL spacing                                 : true
[05/07 01:24:27   3279s] (I)      Merge PG vias by gap                               : true
[05/07 01:24:27   3279s] (I)      Maximum routing layer                              : 10
[05/07 01:24:27   3279s] (I)      Top routing layer                                  : 10
[05/07 01:24:27   3279s] (I)      Ignore routing layer                               : true
[05/07 01:24:27   3279s] (I)      Route selected nets only                           : true
[05/07 01:24:27   3279s] (I)      Refine MST                                         : true
[05/07 01:24:27   3279s] (I)      Honor PRL                                          : true
[05/07 01:24:27   3279s] (I)      Strong congestion aware                            : true
[05/07 01:24:27   3279s] (I)      Improved initial location for IRoutes              : true
[05/07 01:24:27   3279s] (I)      Multi panel TA                                     : true
[05/07 01:24:27   3279s] (I)      Penalize wire overlap                              : true
[05/07 01:24:27   3279s] (I)      Expand small instance blockage                     : true
[05/07 01:24:27   3279s] (I)      Reduce via in TA                                   : true
[05/07 01:24:27   3279s] (I)      SS-aware routing                                   : true
[05/07 01:24:27   3279s] (I)      Improve tree edge sharing                          : true
[05/07 01:24:27   3279s] (I)      Improve 2D via estimation                          : true
[05/07 01:24:27   3279s] (I)      Refine Steiner tree                                : true
[05/07 01:24:27   3279s] (I)      Build spine tree                                   : true
[05/07 01:24:27   3279s] (I)      Model pass through capacity                        : true
[05/07 01:24:27   3279s] (I)      Extend blockages by a half GCell                   : true
[05/07 01:24:27   3279s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/07 01:24:27   3279s] (I)      Consider pin shapes                                : true
[05/07 01:24:27   3279s] (I)      Consider pin shapes for all nodes                  : true
[05/07 01:24:27   3279s] (I)      Consider NR APA                                    : true
[05/07 01:24:27   3279s] (I)      Consider IO pin shape                              : true
[05/07 01:24:27   3279s] (I)      Fix pin connection bug                             : true
[05/07 01:24:27   3279s] (I)      Consider layer RC for local wires                  : true
[05/07 01:24:27   3279s] (I)      Honor layer constraint                             : true
[05/07 01:24:27   3279s] (I)      Route to clock mesh pin                            : true
[05/07 01:24:27   3279s] (I)      LA-aware pin escape length                         : 2
[05/07 01:24:27   3279s] (I)      Connect multiple ports                             : true
[05/07 01:24:27   3279s] (I)      Split for must join                                : true
[05/07 01:24:27   3279s] (I)      Number of threads                                  : 8
[05/07 01:24:27   3279s] (I)      Routing effort level                               : 10000
[05/07 01:24:27   3279s] (I)      Prefer layer length threshold                      : 8
[05/07 01:24:27   3279s] (I)      Overflow penalty cost                              : 10
[05/07 01:24:27   3279s] (I)      A-star cost                                        : 0.300000
[05/07 01:24:27   3279s] (I)      Misalignment cost                                  : 10.000000
[05/07 01:24:27   3279s] (I)      Threshold for short IRoute                         : 6
[05/07 01:24:27   3279s] (I)      Via cost during post routing                       : 1.000000
[05/07 01:24:27   3279s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/07 01:24:27   3279s] (I)      Source-to-sink ratio                               : 0.300000
[05/07 01:24:27   3279s] (I)      Scenic ratio bound                                 : 3.000000
[05/07 01:24:27   3279s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/07 01:24:27   3279s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/07 01:24:27   3279s] (I)      Layer demotion scenic scale                        : 1.000000
[05/07 01:24:27   3279s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/07 01:24:27   3279s] (I)      PG-aware similar topology routing                  : true
[05/07 01:24:27   3279s] (I)      Maze routing via cost fix                          : true
[05/07 01:24:27   3279s] (I)      Apply PRL on PG terms                              : true
[05/07 01:24:27   3279s] (I)      Apply PRL on obs objects                           : true
[05/07 01:24:27   3279s] (I)      Handle range-type spacing rules                    : true
[05/07 01:24:27   3279s] (I)      PG gap threshold multiplier                        : 10.000000
[05/07 01:24:27   3279s] (I)      Parallel spacing query fix                         : true
[05/07 01:24:27   3279s] (I)      Force source to root IR                            : true
[05/07 01:24:27   3279s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/07 01:24:27   3279s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/07 01:24:27   3279s] (I)      Route tie net to shape                             : auto
[05/07 01:24:27   3279s] (I)      Do not relax to DPT layer                          : true
[05/07 01:24:27   3279s] (I)      No DPT in post routing                             : true
[05/07 01:24:27   3279s] (I)      Modeling PG via merging fix                        : true
[05/07 01:24:27   3279s] (I)      Shield aware TA                                    : true
[05/07 01:24:27   3279s] (I)      Strong shield aware TA                             : true
[05/07 01:24:27   3279s] (I)      Overflow calculation fix in LA                     : true
[05/07 01:24:27   3279s] (I)      Post routing fix                                   : true
[05/07 01:24:27   3279s] (I)      Strong post routing                                : true
[05/07 01:24:27   3279s] (I)      Violation on path threshold                        : 1
[05/07 01:24:27   3279s] (I)      Pass through capacity modeling                     : true
[05/07 01:24:27   3279s] (I)      Read layer and via RC                              : true
[05/07 01:24:27   3279s] (I)      Select the non-relaxed segments in post routing stage : true
[05/07 01:24:27   3279s] (I)      Select term pin box for io pin                     : true
[05/07 01:24:27   3279s] (I)      Penalize NDR sharing                               : true
[05/07 01:24:27   3279s] (I)      Enable special modeling                            : false
[05/07 01:24:27   3279s] (I)      Keep fixed segments                                : true
[05/07 01:24:27   3279s] (I)      Reorder net groups by key                          : true
[05/07 01:24:27   3279s] (I)      Increase net scenic ratio                          : true
[05/07 01:24:27   3279s] (I)      Method to set GCell size                           : row
[05/07 01:24:27   3279s] (I)      Connect multiple ports and must join fix           : true
[05/07 01:24:27   3279s] (I)      Avoid high resistance layers                       : true
[05/07 01:24:27   3279s] (I)      Segment length threshold                           : 1
[05/07 01:24:27   3279s] (I)      Model find APA for IO pin fix                      : true
[05/07 01:24:27   3279s] (I)      Avoid connecting non-metal layers                  : true
[05/07 01:24:27   3279s] (I)      Use track pitch for NDR                            : true
[05/07 01:24:27   3279s] (I)      Decide max and min layer to relax with layer difference : true
[05/07 01:24:27   3279s] (I)      Handle non-default track width                     : false
[05/07 01:24:27   3279s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:24:27   3279s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:24:27   3279s] (I)      ============== Pin Summary ==============
[05/07 01:24:27   3279s] (I)      +-------+--------+---------+------------+
[05/07 01:24:27   3279s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:24:27   3279s] (I)      +-------+--------+---------+------------+
[05/07 01:24:27   3279s] (I)      |     1 | 161838 |  100.00 |        Pin |
[05/07 01:24:27   3279s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:24:27   3279s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:24:27   3279s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:24:27   3279s] (I)      +-------+--------+---------+------------+
[05/07 01:24:27   3279s] (I)      Use row-based GCell size
[05/07 01:24:27   3279s] (I)      Use row-based GCell align
[05/07 01:24:27   3279s] (I)      layer 0 area = 10000
[05/07 01:24:27   3279s] (I)      layer 1 area = 16000
[05/07 01:24:27   3279s] (I)      layer 2 area = 16000
[05/07 01:24:27   3279s] (I)      layer 3 area = 16000
[05/07 01:24:27   3279s] (I)      layer 4 area = 16000
[05/07 01:24:27   3279s] (I)      layer 5 area = 16000
[05/07 01:24:27   3279s] (I)      layer 6 area = 16000
[05/07 01:24:27   3279s] (I)      layer 7 area = 16000
[05/07 01:24:27   3279s] (I)      layer 8 area = 55000
[05/07 01:24:27   3279s] (I)      layer 9 area = 4000000
[05/07 01:24:27   3279s] (I)      GCell unit size   : 1672
[05/07 01:24:27   3279s] (I)      GCell multiplier  : 1
[05/07 01:24:27   3279s] (I)      GCell row height  : 1672
[05/07 01:24:27   3279s] (I)      Actual row height : 1672
[05/07 01:24:27   3279s] (I)      GCell align ref   : 10032 10032
[05/07 01:24:27   3279s] [NR-eGR] Track table information for default rule: 
[05/07 01:24:27   3279s] [NR-eGR] M1 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M2 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M3 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M4 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M5 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M6 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M7 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M8 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] M9 has single uniform track structure
[05/07 01:24:27   3279s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:24:27   3279s] (I)      ============== Default via ===============
[05/07 01:24:27   3279s] (I)      +---+------------------+-----------------+
[05/07 01:24:27   3279s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:24:27   3279s] (I)      +---+------------------+-----------------+
[05/07 01:24:27   3279s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:24:27   3279s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:24:27   3279s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:24:27   3279s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:24:27   3279s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:24:27   3279s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:24:27   3279s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:24:27   3279s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:24:27   3279s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:24:27   3279s] (I)      +---+------------------+-----------------+
[05/07 01:24:27   3279s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:24:27   3280s] [NR-eGR] Read 5206 PG shapes
[05/07 01:24:27   3280s] [NR-eGR] Read 0 clock shapes
[05/07 01:24:27   3280s] [NR-eGR] Read 0 other shapes
[05/07 01:24:27   3280s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:24:27   3280s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:24:27   3280s] [NR-eGR] #PG Blockages       : 5206
[05/07 01:24:27   3280s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:24:27   3280s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:24:27   3280s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:24:27   3280s] [NR-eGR] #Other Blockages    : 0
[05/07 01:24:27   3280s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:24:27   3280s] (I)      Custom ignore net properties:
[05/07 01:24:27   3280s] (I)      1 : NotLegal
[05/07 01:24:27   3280s] (I)      2 : NotSelected
[05/07 01:24:27   3280s] (I)      Default ignore net properties:
[05/07 01:24:27   3280s] (I)      1 : Special
[05/07 01:24:27   3280s] (I)      2 : Analog
[05/07 01:24:27   3280s] (I)      3 : Fixed
[05/07 01:24:27   3280s] (I)      4 : Skipped
[05/07 01:24:27   3280s] (I)      5 : MixedSignal
[05/07 01:24:27   3280s] (I)      Prerouted net properties:
[05/07 01:24:27   3280s] (I)      1 : NotLegal
[05/07 01:24:27   3280s] (I)      2 : Special
[05/07 01:24:27   3280s] (I)      3 : Analog
[05/07 01:24:27   3280s] (I)      4 : Fixed
[05/07 01:24:27   3280s] (I)      5 : Skipped
[05/07 01:24:27   3280s] (I)      6 : MixedSignal
[05/07 01:24:27   3280s] [NR-eGR] Early global route reroute 295 out of 43346 routable nets
[05/07 01:24:27   3280s] [NR-eGR] #prerouted nets         : 7
[05/07 01:24:27   3280s] [NR-eGR] #prerouted special nets : 0
[05/07 01:24:27   3280s] [NR-eGR] #prerouted wires        : 284
[05/07 01:24:27   3280s] [NR-eGR] Read 43353 nets ( ignored 43058 )
[05/07 01:24:27   3280s] (I)        Front-side 43353 ( ignored 43058 )
[05/07 01:24:27   3280s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:24:27   3280s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:24:27   3280s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/07 01:24:27   3280s] [NR-eGR] #via pillars        : 0
[05/07 01:24:27   3280s] [NR-eGR] #must join all port : 0
[05/07 01:24:27   3280s] [NR-eGR] #multiple ports     : 0
[05/07 01:24:27   3280s] [NR-eGR] #has must join      : 0
[05/07 01:24:27   3280s] (I)      Reading macro buffers
[05/07 01:24:27   3280s] (I)      Number of macros with buffers: 0
[05/07 01:24:27   3280s] (I)      ======= RC Report: Rule 0 ========
[05/07 01:24:27   3280s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:27   3280s] (I)      ----------------------------------
[05/07 01:24:27   3280s] (I)          M2         1.786        0.164 
[05/07 01:24:27   3280s] (I)          M3         1.786        0.109 
[05/07 01:24:27   3280s] (I)          M4         1.786        0.109 
[05/07 01:24:27   3280s] (I)          M5         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M6         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M7         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M8         1.786        0.091 
[05/07 01:24:27   3280s] (I)          M9         1.750        0.107 
[05/07 01:24:27   3280s] (I)        MRDL         0.175        0.122 
[05/07 01:24:27   3280s] (I)      ======= RC Report: Rule 1 ========
[05/07 01:24:27   3280s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:27   3280s] (I)      ----------------------------------
[05/07 01:24:27   3280s] (I)          M2         1.786        0.131 
[05/07 01:24:27   3280s] (I)          M3         1.786        0.104 
[05/07 01:24:27   3280s] (I)          M4         1.786        0.104 
[05/07 01:24:27   3280s] (I)          M5         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M6         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M7         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M8         1.786        0.091 
[05/07 01:24:27   3280s] (I)          M9         1.750        0.107 
[05/07 01:24:27   3280s] (I)        MRDL         0.175        0.115 
[05/07 01:24:27   3280s] (I)      ====== RC Report: CTS_RULE =======
[05/07 01:24:27   3280s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:27   3280s] (I)      ----------------------------------
[05/07 01:24:27   3280s] (I)          M2         1.786        0.131 
[05/07 01:24:27   3280s] (I)          M3         0.893        0.151 
[05/07 01:24:27   3280s] (I)          M4         0.893        0.151 
[05/07 01:24:27   3280s] (I)          M5         0.893        0.123 
[05/07 01:24:27   3280s] (I)          M6         0.893        0.123 
[05/07 01:24:27   3280s] (I)          M7         0.893        0.110 
[05/07 01:24:27   3280s] (I)          M8         0.893        0.112 
[05/07 01:24:27   3280s] (I)          M9         1.750        0.115 
[05/07 01:24:27   3280s] (I)        MRDL         0.175        0.125 
[05/07 01:24:27   3280s] (I)      ======= RC Report: Rule 3 ========
[05/07 01:24:27   3280s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:24:27   3280s] (I)      ----------------------------------
[05/07 01:24:27   3280s] (I)          M2         1.786        0.188 
[05/07 01:24:27   3280s] (I)          M3         1.786        0.131 
[05/07 01:24:27   3280s] (I)          M4         1.786        0.131 
[05/07 01:24:27   3280s] (I)          M5         1.786        0.108 
[05/07 01:24:27   3280s] (I)          M6         1.786        0.108 
[05/07 01:24:27   3280s] (I)          M7         1.786        0.089 
[05/07 01:24:27   3280s] (I)          M8         1.786        0.091 
[05/07 01:24:27   3280s] (I)          M9         1.750        0.115 
[05/07 01:24:27   3280s] (I)        MRDL         0.175        0.125 
[05/07 01:24:27   3280s] (I)      early_global_route_priority property id does not exist.
[05/07 01:24:27   3280s] (I)      Read Num Blocks=92600  Num Prerouted Wires=284  Num CS=0
[05/07 01:24:27   3280s] (I)      Layer 1 (V) : #blockages 24925 : #preroutes 59
[05/07 01:24:27   3280s] (I)      Layer 2 (H) : #blockages 17044 : #preroutes 32
[05/07 01:24:27   3280s] (I)      Layer 3 (V) : #blockages 16897 : #preroutes 33
[05/07 01:24:27   3280s] (I)      Layer 4 (H) : #blockages 15918 : #preroutes 30
[05/07 01:24:27   3280s] (I)      Layer 5 (V) : #blockages 8434 : #preroutes 40
[05/07 01:24:27   3280s] (I)      Layer 6 (H) : #blockages 8546 : #preroutes 67
[05/07 01:24:27   3280s] (I)      Layer 7 (V) : #blockages 836 : #preroutes 23
[05/07 01:24:27   3280s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:24:27   3280s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:24:28   3280s] (I)      Moved 49 terms for better access 
[05/07 01:24:28   3280s] (I)      Number of ignored nets                =  43058
[05/07 01:24:28   3280s] (I)      Number of connected nets              =      0
[05/07 01:24:28   3280s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[05/07 01:24:28   3280s] (I)      Number of clock nets                  =    302.  Ignored: No
[05/07 01:24:28   3280s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:24:28   3280s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:24:28   3280s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:24:28   3280s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:24:28   3280s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:24:28   3280s] [NR-eGR] There are 295 clock nets ( 295 with NDR ).
[05/07 01:24:28   3280s] (I)      Ndr track 0 does not exist
[05/07 01:24:28   3280s] (I)      Ndr track 0 does not exist
[05/07 01:24:28   3280s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:24:28   3280s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:24:28   3280s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:24:28   3280s] (I)      Site width          :   152  (dbu)
[05/07 01:24:28   3280s] (I)      Row height          :  1672  (dbu)
[05/07 01:24:28   3280s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:24:28   3280s] (I)      GCell width         :  1672  (dbu)
[05/07 01:24:28   3280s] (I)      GCell height        :  1672  (dbu)
[05/07 01:24:28   3280s] (I)      Grid                :   588   356    10
[05/07 01:24:28   3280s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:24:28   3280s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:24:28   3280s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:24:28   3280s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:24:28   3280s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:24:28   3280s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:24:28   3280s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:24:28   3280s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:24:28   3280s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:24:28   3280s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:24:28   3280s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:24:28   3280s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:24:28   3280s] (I)      --------------------------------------------------------
[05/07 01:24:28   3280s] 
[05/07 01:24:28   3280s] [NR-eGR] ============ Routing rule table ============
[05/07 01:24:28   3280s] [NR-eGR] Rule id: 0  Nets: 113
[05/07 01:24:28   3280s] [NR-eGR] Rule id: 1  Nets: 182
[05/07 01:24:28   3280s] [NR-eGR] ========================================
[05/07 01:24:28   3280s] [NR-eGR] 
[05/07 01:24:28   3280s] (I)      ======== NDR :  =========
[05/07 01:24:28   3280s] (I)      +--------------+--------+
[05/07 01:24:28   3280s] (I)      |           ID |      0 |
[05/07 01:24:28   3280s] (I)      |         Name |        |
[05/07 01:24:28   3280s] (I)      |      Default |     no |
[05/07 01:24:28   3280s] (I)      |  Clk Special |     no |
[05/07 01:24:28   3280s] (I)      | Hard spacing |     no |
[05/07 01:24:28   3280s] (I)      |    NDR track | (none) |
[05/07 01:24:28   3280s] (I)      |      NDR via | (none) |
[05/07 01:24:28   3280s] (I)      |  Extra space |      0 |
[05/07 01:24:28   3280s] (I)      |      Shields |      2 |
[05/07 01:24:28   3280s] (I)      |   Demand (H) |      3 |
[05/07 01:24:28   3280s] (I)      |   Demand (V) |      3 |
[05/07 01:24:28   3280s] (I)      |        #Nets |    113 |
[05/07 01:24:28   3280s] (I)      +--------------+--------+
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      ======== NDR :  =========
[05/07 01:24:28   3280s] (I)      +--------------+--------+
[05/07 01:24:28   3280s] (I)      |           ID |      1 |
[05/07 01:24:28   3280s] (I)      |         Name |        |
[05/07 01:24:28   3280s] (I)      |      Default |     no |
[05/07 01:24:28   3280s] (I)      |  Clk Special |     no |
[05/07 01:24:28   3280s] (I)      | Hard spacing |     no |
[05/07 01:24:28   3280s] (I)      |    NDR track | (none) |
[05/07 01:24:28   3280s] (I)      |      NDR via | (none) |
[05/07 01:24:28   3280s] (I)      |  Extra space |      1 |
[05/07 01:24:28   3280s] (I)      |      Shields |      0 |
[05/07 01:24:28   3280s] (I)      |   Demand (H) |      2 |
[05/07 01:24:28   3280s] (I)      |   Demand (V) |      2 |
[05/07 01:24:28   3280s] (I)      |        #Nets |    182 |
[05/07 01:24:28   3280s] (I)      +--------------+--------+
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:24:28   3280s] (I)      +--------------+----------+
[05/07 01:24:28   3280s] (I)      |           ID |        2 |
[05/07 01:24:28   3280s] (I)      |         Name | CTS_RULE |
[05/07 01:24:28   3280s] (I)      |      Default |       no |
[05/07 01:24:28   3280s] (I)      |  Clk Special |       no |
[05/07 01:24:28   3280s] (I)      | Hard spacing |       no |
[05/07 01:24:28   3280s] (I)      |    NDR track |   (none) |
[05/07 01:24:28   3280s] (I)      |      NDR via |   (none) |
[05/07 01:24:28   3280s] (I)      |  Extra space |        0 |
[05/07 01:24:28   3280s] (I)      |      Shields |        0 |
[05/07 01:24:28   3280s] (I)      |   Demand (H) |        3 |
[05/07 01:24:28   3280s] (I)      |   Demand (V) |        3 |
[05/07 01:24:28   3280s] (I)      |        #Nets |        0 |
[05/07 01:24:28   3280s] (I)      +--------------+----------+
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:24:28   3280s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      ======== NDR :  =========
[05/07 01:24:28   3280s] (I)      +--------------+--------+
[05/07 01:24:28   3280s] (I)      |           ID |      3 |
[05/07 01:24:28   3280s] (I)      |         Name |        |
[05/07 01:24:28   3280s] (I)      |      Default |    yes |
[05/07 01:24:28   3280s] (I)      |  Clk Special |     no |
[05/07 01:24:28   3280s] (I)      | Hard spacing |     no |
[05/07 01:24:28   3280s] (I)      |    NDR track | (none) |
[05/07 01:24:28   3280s] (I)      |      NDR via | (none) |
[05/07 01:24:28   3280s] (I)      |  Extra space |      0 |
[05/07 01:24:28   3280s] (I)      |      Shields |      0 |
[05/07 01:24:28   3280s] (I)      |   Demand (H) |      1 |
[05/07 01:24:28   3280s] (I)      |   Demand (V) |      1 |
[05/07 01:24:28   3280s] (I)      |        #Nets |      0 |
[05/07 01:24:28   3280s] (I)      +--------------+--------+
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:24:28   3280s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:28   3280s] (I)      =============== Blocked Tracks ===============
[05/07 01:24:28   3280s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:28   3280s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:24:28   3280s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:28   3280s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:24:28   3280s] (I)      |     2 | 2300828 |   986713 |        42.89% |
[05/07 01:24:28   3280s] (I)      |     3 | 1148364 |   468703 |        40.81% |
[05/07 01:24:28   3280s] (I)      |     4 | 1150592 |   493665 |        42.91% |
[05/07 01:24:28   3280s] (I)      |     5 |  573888 |   241522 |        42.09% |
[05/07 01:24:28   3280s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:24:28   3280s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:24:28   3280s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:24:28   3280s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:24:28   3280s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:24:28   3280s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:28   3280s] (I)      Finished Import and model ( CPU: 0.88 sec, Real: 0.78 sec, Curr Mem: 6.31 MB )
[05/07 01:24:28   3280s] (I)      Delete wires for 295 nets (async)
[05/07 01:24:28   3280s] (I)      Reset routing kernel
[05/07 01:24:28   3280s] (I)      Started Global Routing ( Curr Mem: 6.31 MB )
[05/07 01:24:28   3280s] (I)      totalPins=4135  totalGlobalPin=4135 (100.00%)
[05/07 01:24:28   3280s] (I)      ================= Net Group Info =================
[05/07 01:24:28   3280s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:28   3280s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:24:28   3280s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:28   3280s] (I)      |  1 |            113 |        M5(5) |     M6(6) |
[05/07 01:24:28   3280s] (I)      |  2 |            182 |        M3(3) |     M4(4) |
[05/07 01:24:28   3280s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:28   3280s] (I)      total 2D Cap : 888357 = (333347 H, 555010 V)
[05/07 01:24:28   3280s] (I)      total 2D Demand : 64 = (28 H, 36 V)
[05/07 01:24:28   3280s] (I)      #blocked GCells = 1
[05/07 01:24:28   3280s] (I)      #regions = 11
[05/07 01:24:28   3280s] (I)      Adjusted 2 GCells for pin access
[05/07 01:24:28   3280s] [NR-eGR] Layer group 1: route 113 net(s) in layer range [5, 6]
[05/07 01:24:28   3280s] (I)      
[05/07 01:24:28   3280s] (I)      ============  Phase 1a Route ============
[05/07 01:24:28   3280s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/07 01:24:28   3280s] (I)      Usage: 7516 = (4575 H, 2941 V) = (1.37% H, 0.53% V) = (7.649e+03um H, 4.917e+03um V)
[05/07 01:24:28   3280s] (I)      
[05/07 01:24:28   3280s] (I)      ============  Phase 1b Route ============
[05/07 01:24:28   3280s] (I)      Usage: 7516 = (4575 H, 2941 V) = (1.37% H, 0.53% V) = (7.649e+03um H, 4.917e+03um V)
[05/07 01:24:28   3280s] (I)      Overflow of layer group 1: 0.19% H + 0.07% V. EstWL: 1.256675e+04um
[05/07 01:24:28   3280s] (I)      
[05/07 01:24:28   3280s] (I)      ============  Phase 1c Route ============
[05/07 01:24:28   3280s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:28   3280s] (I)      Usage: 7516 = (4575 H, 2941 V) = (1.37% H, 0.53% V) = (7.649e+03um H, 4.917e+03um V)
[05/07 01:24:28   3280s] (I)      
[05/07 01:24:28   3280s] (I)      ============  Phase 1d Route ============
[05/07 01:24:28   3281s] (I)      Usage: 7669 = (4619 H, 3050 V) = (1.39% H, 0.55% V) = (7.723e+03um H, 5.100e+03um V)
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1e Route ============
[05/07 01:24:28   3281s] (I)      Usage: 7669 = (4619 H, 3050 V) = (1.39% H, 0.55% V) = (7.723e+03um H, 5.100e+03um V)
[05/07 01:24:28   3281s] [NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.01% V. EstWL: 1.282257e+04um
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1f Route ============
[05/07 01:24:28   3281s] (I)      Usage: 7774 = (4633 H, 3141 V) = (1.39% H, 0.57% V) = (7.746e+03um H, 5.252e+03um V)
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1g Route ============
[05/07 01:24:28   3281s] (I)      Usage: 7258 = (4369 H, 2889 V) = (1.31% H, 0.52% V) = (7.305e+03um H, 4.830e+03um V)
[05/07 01:24:28   3281s] (I)      #Nets         : 113
[05/07 01:24:28   3281s] (I)      #Relaxed nets : 10
[05/07 01:24:28   3281s] (I)      Wire length   : 6775
[05/07 01:24:28   3281s] [NR-eGR] Create a new net group with 10 nets and layer range [5, 8]
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1h Route ============
[05/07 01:24:28   3281s] (I)      Usage: 7240 = (4369 H, 2871 V) = (1.31% H, 0.52% V) = (7.305e+03um H, 4.800e+03um V)
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1l Route ============
[05/07 01:24:28   3281s] (I)      total 2D Cap : 1346246 = (682771 H, 663475 V)
[05/07 01:24:28   3281s] (I)      total 2D Demand : 1850 = (689 H, 1161 V)
[05/07 01:24:28   3281s] (I)      #blocked GCells = 78269
[05/07 01:24:28   3281s] (I)      #regions = 45
[05/07 01:24:28   3281s] (I)      Adjusted 3 GCells for pin access
[05/07 01:24:28   3281s] [NR-eGR] Layer group 2: route 182 net(s) in layer range [3, 4]
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1a Route ============
[05/07 01:24:28   3281s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:24:28   3281s] (I)      Usage: 19636 = (11028 H, 8608 V) = (1.62% H, 1.30% V) = (1.844e+04um H, 1.439e+04um V)
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1b Route ============
[05/07 01:24:28   3281s] (I)      Usage: 19636 = (11028 H, 8608 V) = (1.62% H, 1.30% V) = (1.844e+04um H, 1.439e+04um V)
[05/07 01:24:28   3281s] (I)      Overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 3.283139e+04um
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1c Route ============
[05/07 01:24:28   3281s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:28   3281s] (I)      Usage: 19636 = (11028 H, 8608 V) = (1.62% H, 1.30% V) = (1.844e+04um H, 1.439e+04um V)
[05/07 01:24:28   3281s] (I)      
[05/07 01:24:28   3281s] (I)      ============  Phase 1d Route ============
[05/07 01:24:28   3282s] (I)      Usage: 19719 = (11032 H, 8687 V) = (1.62% H, 1.31% V) = (1.845e+04um H, 1.452e+04um V)
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1e Route ============
[05/07 01:24:28   3282s] (I)      Usage: 19719 = (11032 H, 8687 V) = (1.62% H, 1.31% V) = (1.845e+04um H, 1.452e+04um V)
[05/07 01:24:28   3282s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 3.297017e+04um
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1f Route ============
[05/07 01:24:28   3282s] (I)      Usage: 19739 = (11044 H, 8695 V) = (1.62% H, 1.31% V) = (1.847e+04um H, 1.454e+04um V)
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1g Route ============
[05/07 01:24:28   3282s] (I)      Usage: 19250 = (10727 H, 8523 V) = (1.57% H, 1.28% V) = (1.794e+04um H, 1.425e+04um V)
[05/07 01:24:28   3282s] (I)      #Nets         : 182
[05/07 01:24:28   3282s] (I)      #Relaxed nets : 15
[05/07 01:24:28   3282s] (I)      Wire length   : 11263
[05/07 01:24:28   3282s] [NR-eGR] Create a new net group with 15 nets and layer range [3, 6]
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1h Route ============
[05/07 01:24:28   3282s] (I)      Usage: 19186 = (10710 H, 8476 V) = (1.57% H, 1.28% V) = (1.791e+04um H, 1.417e+04um V)
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1l Route ============
[05/07 01:24:28   3282s] (I)      total 2D Cap : 1409018 = (591310 H, 817708 V)
[05/07 01:24:28   3282s] (I)      total 2D Demand : 26696 = (16429 H, 10267 V)
[05/07 01:24:28   3282s] (I)      #blocked GCells = 0
[05/07 01:24:28   3282s] (I)      #regions = 1
[05/07 01:24:28   3282s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:28   3282s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [5, 8]
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1a Route ============
[05/07 01:24:28   3282s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:24:28   3282s] (I)      Usage: 19933 = (11307 H, 8626 V) = (1.91% H, 1.05% V) = (1.891e+04um H, 1.442e+04um V)
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1b Route ============
[05/07 01:24:28   3282s] (I)      Usage: 19933 = (11307 H, 8626 V) = (1.91% H, 1.05% V) = (1.891e+04um H, 1.442e+04um V)
[05/07 01:24:28   3282s] (I)      Overflow of layer group 3: 0.12% H + 0.04% V. EstWL: 3.332798e+04um
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1c Route ============
[05/07 01:24:28   3282s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:28   3282s] (I)      Usage: 19935 = (11307 H, 8628 V) = (1.91% H, 1.06% V) = (1.891e+04um H, 1.443e+04um V)
[05/07 01:24:28   3282s] (I)      
[05/07 01:24:28   3282s] (I)      ============  Phase 1d Route ============
[05/07 01:24:29   3282s] (I)      Usage: 19987 = (11308 H, 8679 V) = (1.91% H, 1.06% V) = (1.891e+04um H, 1.451e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1e Route ============
[05/07 01:24:29   3282s] (I)      Usage: 19987 = (11308 H, 8679 V) = (1.91% H, 1.06% V) = (1.891e+04um H, 1.451e+04um V)
[05/07 01:24:29   3282s] [NR-eGR] Early Global Route overflow of layer group 3: 0.11% H + 0.04% V. EstWL: 3.341826e+04um
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1f Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20072 = (11323 H, 8749 V) = (1.91% H, 1.07% V) = (1.893e+04um H, 1.463e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1g Route ============
[05/07 01:24:29   3282s] (I)      Usage: 19762 = (11160 H, 8602 V) = (1.89% H, 1.05% V) = (1.866e+04um H, 1.438e+04um V)
[05/07 01:24:29   3282s] (I)      #Nets         : 10
[05/07 01:24:29   3282s] (I)      #Relaxed nets : 7
[05/07 01:24:29   3282s] (I)      Wire length   : 295
[05/07 01:24:29   3282s] [NR-eGR] Create a new net group with 7 nets and layer range [5, 9]
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1h Route ============
[05/07 01:24:29   3282s] (I)      Usage: 19754 = (11160 H, 8594 V) = (1.89% H, 1.05% V) = (1.866e+04um H, 1.437e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1l Route ============
[05/07 01:24:29   3282s] (I)      total 2D Cap : 2241723 = (1019224 H, 1222499 V)
[05/07 01:24:29   3282s] (I)      total 2D Demand : 47736 = (28723 H, 19013 V)
[05/07 01:24:29   3282s] (I)      #blocked GCells = 0
[05/07 01:24:29   3282s] (I)      #regions = 11
[05/07 01:24:29   3282s] (I)      Adjusted 2 GCells for pin access
[05/07 01:24:29   3282s] [NR-eGR] Layer group 4: route 15 net(s) in layer range [3, 6]
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1a Route ============
[05/07 01:24:29   3282s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 9
[05/07 01:24:29   3282s] (I)      Usage: 20884 = (11799 H, 9085 V) = (1.16% H, 0.74% V) = (1.973e+04um H, 1.519e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1b Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20884 = (11799 H, 9085 V) = (1.16% H, 0.74% V) = (1.973e+04um H, 1.519e+04um V)
[05/07 01:24:29   3282s] (I)      Overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.491805e+04um
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1c Route ============
[05/07 01:24:29   3282s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:29   3282s] (I)      Usage: 20884 = (11799 H, 9085 V) = (1.16% H, 0.74% V) = (1.973e+04um H, 1.519e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1d Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20889 = (11799 H, 9090 V) = (1.16% H, 0.74% V) = (1.973e+04um H, 1.520e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1e Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20889 = (11799 H, 9090 V) = (1.16% H, 0.74% V) = (1.973e+04um H, 1.520e+04um V)
[05/07 01:24:29   3282s] [NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.492641e+04um
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1f Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20900 = (11810 H, 9090 V) = (1.16% H, 0.74% V) = (1.975e+04um H, 1.520e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1g Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20515 = (11544 H, 8971 V) = (1.13% H, 0.73% V) = (1.930e+04um H, 1.500e+04um V)
[05/07 01:24:29   3282s] (I)      #Nets         : 15
[05/07 01:24:29   3282s] (I)      #Relaxed nets : 11
[05/07 01:24:29   3282s] (I)      Wire length   : 173
[05/07 01:24:29   3282s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1h Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20516 = (11544 H, 8972 V) = (1.13% H, 0.73% V) = (1.930e+04um H, 1.500e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1l Route ============
[05/07 01:24:29   3282s] (I)      total 2D Cap : 1553554 = (735846 H, 817708 V)
[05/07 01:24:29   3282s] (I)      total 2D Demand : 27934 = (17403 H, 10531 V)
[05/07 01:24:29   3282s] (I)      #blocked GCells = 0
[05/07 01:24:29   3282s] (I)      #regions = 1
[05/07 01:24:29   3282s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:29   3282s] [NR-eGR] Layer group 5: route 7 net(s) in layer range [5, 9]
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1a Route ============
[05/07 01:24:29   3282s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/07 01:24:29   3282s] (I)      Usage: 20978 = (11920 H, 9058 V) = (1.62% H, 1.11% V) = (1.993e+04um H, 1.514e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1b Route ============
[05/07 01:24:29   3282s] (I)      Usage: 20978 = (11920 H, 9058 V) = (1.62% H, 1.11% V) = (1.993e+04um H, 1.514e+04um V)
[05/07 01:24:29   3282s] (I)      Overflow of layer group 5: 0.06% H + 0.04% V. EstWL: 3.507522e+04um
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1c Route ============
[05/07 01:24:29   3282s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:29   3282s] (I)      Usage: 20986 = (11920 H, 9066 V) = (1.62% H, 1.11% V) = (1.993e+04um H, 1.516e+04um V)
[05/07 01:24:29   3282s] (I)      
[05/07 01:24:29   3282s] (I)      ============  Phase 1d Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21016 = (11926 H, 9090 V) = (1.62% H, 1.11% V) = (1.994e+04um H, 1.520e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1e Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21016 = (11926 H, 9090 V) = (1.62% H, 1.11% V) = (1.994e+04um H, 1.520e+04um V)
[05/07 01:24:29   3283s] [NR-eGR] Early Global Route overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 3.513875e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1f Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21105 = (11936 H, 9169 V) = (1.62% H, 1.12% V) = (1.996e+04um H, 1.533e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1g Route ============
[05/07 01:24:29   3283s] (I)      Usage: 20983 = (11905 H, 9078 V) = (1.62% H, 1.11% V) = (1.991e+04um H, 1.518e+04um V)
[05/07 01:24:29   3283s] (I)      #Nets         : 7
[05/07 01:24:29   3283s] (I)      #Relaxed nets : 3
[05/07 01:24:29   3283s] (I)      Wire length   : 180
[05/07 01:24:29   3283s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1h Route ============
[05/07 01:24:29   3283s] (I)      Usage: 20983 = (11905 H, 9078 V) = (1.62% H, 1.11% V) = (1.991e+04um H, 1.518e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1l Route ============
[05/07 01:24:29   3283s] (I)      total 2D Cap : 2762631 = (1277381 H, 1485250 V)
[05/07 01:24:29   3283s] (I)      total 2D Demand : 51501 = (31666 H, 19835 V)
[05/07 01:24:29   3283s] (I)      #blocked GCells = 0
[05/07 01:24:29   3283s] (I)      #regions = 1
[05/07 01:24:29   3283s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:29   3283s] [NR-eGR] Layer group 6: route 11 net(s) in layer range [3, 8]
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1a Route ============
[05/07 01:24:29   3283s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/07 01:24:29   3283s] (I)      Usage: 21865 = (12453 H, 9412 V) = (0.97% H, 0.63% V) = (2.082e+04um H, 1.574e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1b Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21865 = (12453 H, 9412 V) = (0.97% H, 0.63% V) = (2.082e+04um H, 1.574e+04um V)
[05/07 01:24:29   3283s] (I)      Overflow of layer group 6: 0.11% H + 0.00% V. EstWL: 3.655828e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1c Route ============
[05/07 01:24:29   3283s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:29   3283s] (I)      Usage: 21872 = (12453 H, 9419 V) = (0.97% H, 0.63% V) = (2.082e+04um H, 1.575e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1d Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21878 = (12453 H, 9425 V) = (0.97% H, 0.63% V) = (2.082e+04um H, 1.576e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1e Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21878 = (12453 H, 9425 V) = (0.97% H, 0.63% V) = (2.082e+04um H, 1.576e+04um V)
[05/07 01:24:29   3283s] [NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 3.658002e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1f Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21883 = (12453 H, 9430 V) = (0.97% H, 0.63% V) = (2.082e+04um H, 1.577e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1g Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21814 = (12423 H, 9391 V) = (0.97% H, 0.63% V) = (2.077e+04um H, 1.570e+04um V)
[05/07 01:24:29   3283s] (I)      #Nets         : 11
[05/07 01:24:29   3283s] (I)      #Relaxed nets : 8
[05/07 01:24:29   3283s] (I)      Wire length   : 400
[05/07 01:24:29   3283s] [NR-eGR] Move 8 nets to the existing net group with layer range [3, 9]
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1h Route ============
[05/07 01:24:29   3283s] (I)      Usage: 21814 = (12423 H, 9391 V) = (0.97% H, 0.63% V) = (2.077e+04um H, 1.570e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1l Route ============
[05/07 01:24:29   3283s] (I)      routed 42 hard fixed segments
[05/07 01:24:29   3283s] (I)      total 2D Cap : 2906181 = (1420931 H, 1485250 V)
[05/07 01:24:29   3283s] (I)      total 2D Demand : 52561 = (32531 H, 20030 V)
[05/07 01:24:29   3283s] (I)      #blocked GCells = 0
[05/07 01:24:29   3283s] (I)      #regions = 1
[05/07 01:24:29   3283s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:29   3283s] [NR-eGR] Layer group 7: route 11 net(s) in layer range [3, 9]
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1a Route ============
[05/07 01:24:29   3283s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 11
[05/07 01:24:29   3283s] (I)      Usage: 22926 = (13159 H, 9767 V) = (0.93% H, 0.66% V) = (2.200e+04um H, 1.633e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1b Route ============
[05/07 01:24:29   3283s] (I)      Usage: 22926 = (13159 H, 9767 V) = (0.93% H, 0.66% V) = (2.200e+04um H, 1.633e+04um V)
[05/07 01:24:29   3283s] (I)      Overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.833227e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1c Route ============
[05/07 01:24:29   3283s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:29   3283s] (I)      Usage: 22926 = (13159 H, 9767 V) = (0.93% H, 0.66% V) = (2.200e+04um H, 1.633e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1d Route ============
[05/07 01:24:29   3283s] (I)      Usage: 22928 = (13160 H, 9768 V) = (0.93% H, 0.66% V) = (2.200e+04um H, 1.633e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1e Route ============
[05/07 01:24:29   3283s] (I)      Usage: 22928 = (13160 H, 9768 V) = (0.93% H, 0.66% V) = (2.200e+04um H, 1.633e+04um V)
[05/07 01:24:29   3283s] [NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.833562e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1f Route ============
[05/07 01:24:29   3283s] (I)      Usage: 22939 = (13160 H, 9779 V) = (0.93% H, 0.66% V) = (2.200e+04um H, 1.635e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1g Route ============
[05/07 01:24:29   3283s] (I)      Usage: 22838 = (13111 H, 9727 V) = (0.92% H, 0.65% V) = (2.192e+04um H, 1.626e+04um V)
[05/07 01:24:29   3283s] (I)      #Nets         : 11
[05/07 01:24:29   3283s] (I)      #Relaxed nets : 11
[05/07 01:24:29   3283s] (I)      Wire length   : 0
[05/07 01:24:29   3283s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 9]
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1h Route ============
[05/07 01:24:29   3283s] (I)      Usage: 22838 = (13111 H, 9727 V) = (0.92% H, 0.65% V) = (2.192e+04um H, 1.626e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1l Route ============
[05/07 01:24:29   3283s] (I)      routed 151 hard fixed segments
[05/07 01:24:29   3283s] (I)      total 2D Cap : 4266678 = (1420931 H, 2845747 V)
[05/07 01:24:29   3283s] (I)      total 2D Demand : 57900 = (32531 H, 25369 V)
[05/07 01:24:29   3283s] (I)      #blocked GCells = 0
[05/07 01:24:29   3283s] (I)      #regions = 1
[05/07 01:24:29   3283s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:29   3283s] [NR-eGR] Layer group 8: route 11 net(s) in layer range [2, 9]
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1a Route ============
[05/07 01:24:29   3283s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 13
[05/07 01:24:29   3283s] (I)      Usage: 24428 = (14085 H, 10343 V) = (0.99% H, 0.36% V) = (2.355e+04um H, 1.729e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1b Route ============
[05/07 01:24:29   3283s] (I)      Usage: 24428 = (14085 H, 10343 V) = (0.99% H, 0.36% V) = (2.355e+04um H, 1.729e+04um V)
[05/07 01:24:29   3283s] (I)      Overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.084362e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1c Route ============
[05/07 01:24:29   3283s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:29   3283s] (I)      Usage: 24428 = (14085 H, 10343 V) = (0.99% H, 0.36% V) = (2.355e+04um H, 1.729e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1d Route ============
[05/07 01:24:29   3283s] (I)      Usage: 24437 = (14085 H, 10352 V) = (0.99% H, 0.36% V) = (2.355e+04um H, 1.731e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1e Route ============
[05/07 01:24:29   3283s] (I)      Usage: 24437 = (14085 H, 10352 V) = (0.99% H, 0.36% V) = (2.355e+04um H, 1.731e+04um V)
[05/07 01:24:29   3283s] [NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.085866e+04um
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1f Route ============
[05/07 01:24:29   3283s] (I)      Usage: 24437 = (14085 H, 10352 V) = (0.99% H, 0.36% V) = (2.355e+04um H, 1.731e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1g Route ============
[05/07 01:24:29   3283s] (I)      Usage: 24433 = (14080 H, 10353 V) = (0.99% H, 0.36% V) = (2.354e+04um H, 1.731e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1h Route ============
[05/07 01:24:29   3283s] (I)      Usage: 24432 = (14081 H, 10351 V) = (0.99% H, 0.36% V) = (2.354e+04um H, 1.731e+04um V)
[05/07 01:24:29   3283s] (I)      
[05/07 01:24:29   3283s] (I)      ============  Phase 1l Route ============
[05/07 01:24:30   3283s] (I)      
[05/07 01:24:30   3283s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:24:30   3283s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:24:30   3283s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:24:30   3283s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/07 01:24:30   3283s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:24:30   3283s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:30   3283s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:30   3283s] [NR-eGR]      M3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:30   3283s] [NR-eGR]      M4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/07 01:24:30   3283s] [NR-eGR]      M5 ( 5)       295( 0.23%)         2( 0.00%)   ( 0.23%) 
[05/07 01:24:30   3283s] [NR-eGR]      M6 ( 6)       291( 0.14%)        24( 0.01%)   ( 0.15%) 
[05/07 01:24:30   3283s] [NR-eGR]      M7 ( 7)        89( 0.04%)         4( 0.00%)   ( 0.05%) 
[05/07 01:24:30   3283s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:30   3283s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:30   3283s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:30   3283s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:24:30   3283s] [NR-eGR]        Total       686( 0.05%)        30( 0.00%)   ( 0.05%) 
[05/07 01:24:30   3283s] [NR-eGR] 
[05/07 01:24:30   3283s] (I)      Finished Global Routing ( CPU: 3.38 sec, Real: 1.99 sec, Curr Mem: 6.31 MB )
[05/07 01:24:30   3283s] (I)      Updating congestion map
[05/07 01:24:30   3283s] (I)      total 2D Cap : 4360314 = (1428390 H, 2931924 V)
[05/07 01:24:30   3283s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[05/07 01:24:30   3283s] (I)      Running track assignment and export wires
[05/07 01:24:30   3283s] (I)      ============= Track Assignment ============
[05/07 01:24:30   3283s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.29 MB )
[05/07 01:24:30   3283s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:24:30   3283s] (I)      Run Multi-thread track assignment
[05/07 01:24:30   3284s] (I)      Finished Track Assignment (8T) ( CPU: 0.33 sec, Real: 0.10 sec, Curr Mem: 6.33 MB )
[05/07 01:24:30   3284s] (I)      Started Export ( Curr Mem: 6.33 MB )
[05/07 01:24:30   3284s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:24:30   3284s] [NR-eGR] Total eGR-routed clock nets wire length: 33770um, number of vias: 12694
[05/07 01:24:30   3284s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:30   3284s] [NR-eGR] Report for selected net(s) only.
[05/07 01:24:30   3284s] [NR-eGR]               Length (um)   Vias 
[05/07 01:24:30   3284s] [NR-eGR] ---------------------------------
[05/07 01:24:30   3284s] [NR-eGR]  M1    (1H)             0   4086 
[05/07 01:24:30   3284s] [NR-eGR]  M2    (2V)          2646   4538 
[05/07 01:24:30   3284s] [NR-eGR]  M3    (3H)         10878   3139 
[05/07 01:24:30   3284s] [NR-eGR]  M4    (4V)          7641    429 
[05/07 01:24:30   3284s] [NR-eGR]  M5    (5H)          7084    356 
[05/07 01:24:30   3284s] [NR-eGR]  M6    (6V)          4261    102 
[05/07 01:24:30   3284s] [NR-eGR]  M7    (7H)          1164     42 
[05/07 01:24:30   3284s] [NR-eGR]  M8    (8V)            88      2 
[05/07 01:24:30   3284s] [NR-eGR]  M9    (9H)             7      0 
[05/07 01:24:30   3284s] [NR-eGR]  MRDL  (10V)            0      0 
[05/07 01:24:30   3284s] [NR-eGR] ---------------------------------
[05/07 01:24:30   3284s] [NR-eGR]        Total        33770  12694 
[05/07 01:24:30   3284s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:30   3284s] [NR-eGR] Total half perimeter of net bounding box: 26594um
[05/07 01:24:30   3284s] [NR-eGR] Total length: 33770um, number of vias: 12694
[05/07 01:24:30   3284s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:30   3284s] [NR-eGR] Total routed clock nets wire length: 33770um, number of vias: 12694
[05/07 01:24:30   3284s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:30   3284s] [NR-eGR]               Length (um)    Vias 
[05/07 01:24:30   3284s] [NR-eGR] ----------------------------------
[05/07 01:24:30   3284s] [NR-eGR]  M1    (1H)             0  163208 
[05/07 01:24:30   3284s] [NR-eGR]  M2    (2V)        226999  218509 
[05/07 01:24:30   3284s] [NR-eGR]  M3    (3H)        339103   68701 
[05/07 01:24:30   3284s] [NR-eGR]  M4    (4V)        142129   15539 
[05/07 01:24:30   3284s] [NR-eGR]  M5    (5H)        137696    4382 
[05/07 01:24:30   3284s] [NR-eGR]  M6    (6V)         46560    2262 
[05/07 01:24:30   3284s] [NR-eGR]  M7    (7H)         61505     396 
[05/07 01:24:30   3284s] [NR-eGR]  M8    (8V)          3627     125 
[05/07 01:24:30   3284s] [NR-eGR]  M9    (9H)          6113       2 
[05/07 01:24:30   3284s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:24:30   3284s] [NR-eGR] ----------------------------------
[05/07 01:24:30   3284s] [NR-eGR]        Total       963738  473124 
[05/07 01:24:30   3284s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:30   3284s] [NR-eGR] Total half perimeter of net bounding box: 859050um
[05/07 01:24:30   3284s] [NR-eGR] Total length: 963738um, number of vias: 473124
[05/07 01:24:30   3284s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:24:30   3284s] (I)      == Layer wire length by net rule ==
[05/07 01:24:30   3284s] (I)                     Default  CTS_RULE 
[05/07 01:24:30   3284s] (I)      ---------------------------------
[05/07 01:24:30   3284s] (I)       M1    (1H)        0um       0um 
[05/07 01:24:30   3284s] (I)       M2    (2V)   226986um      13um 
[05/07 01:24:30   3284s] (I)       M3    (3H)   339102um       1um 
[05/07 01:24:30   3284s] (I)       M4    (4V)   142128um       1um 
[05/07 01:24:30   3284s] (I)       M5    (5H)   137695um       1um 
[05/07 01:24:30   3284s] (I)       M6    (6V)    46553um       7um 
[05/07 01:24:30   3284s] (I)       M7    (7H)    60184um    1321um 
[05/07 01:24:30   3284s] (I)       M8    (8V)     2853um     775um 
[05/07 01:24:30   3284s] (I)       M9    (9H)     6113um       0um 
[05/07 01:24:30   3284s] (I)       MRDL  (10V)       5um       0um 
[05/07 01:24:30   3284s] (I)      ---------------------------------
[05/07 01:24:30   3284s] (I)             Total  961619um    2119um 
[05/07 01:24:30   3284s] (I)      == Layer via count by net rule ==
[05/07 01:24:30   3284s] (I)                    Default  CTS_RULE 
[05/07 01:24:30   3284s] (I)      --------------------------------
[05/07 01:24:30   3284s] (I)       M1    (1H)    163180        28 
[05/07 01:24:30   3284s] (I)       M2    (2V)    218481        28 
[05/07 01:24:30   3284s] (I)       M3    (3H)     68673        28 
[05/07 01:24:30   3284s] (I)       M4    (4V)     15511        28 
[05/07 01:24:30   3284s] (I)       M5    (5H)      4354        28 
[05/07 01:24:30   3284s] (I)       M6    (6V)      2233        29 
[05/07 01:24:30   3284s] (I)       M7    (7H)       358        38 
[05/07 01:24:30   3284s] (I)       M8    (8V)       125         0 
[05/07 01:24:30   3284s] (I)       M9    (9H)         2         0 
[05/07 01:24:30   3284s] (I)       MRDL  (10V)        0         0 
[05/07 01:24:30   3284s] (I)      --------------------------------
[05/07 01:24:30   3284s] (I)             Total   472917       207 
[05/07 01:24:30   3285s] (I)      Finished Export ( CPU: 0.81 sec, Real: 0.44 sec, Curr Mem: 6.32 MB )
[05/07 01:24:30   3285s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:24:30   3285s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.50 sec, Real: 3.39 sec, Curr Mem: 6.32 MB )
[05/07 01:24:30   3285s] [NR-eGR] Finished Early Global Route ( CPU: 5.51 sec, Real: 3.41 sec, Curr Mem: 6.28 MB )
[05/07 01:24:30   3285s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:24:30   3285s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:24:30   3285s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:24:30   3285s] (I)       Early Global Route                             100.00%  870.12 sec  873.53 sec  3.41 sec  5.51 sec 
[05/07 01:24:30   3285s] (I)       +-Early Global Route kernel                     99.36%  870.13 sec  873.52 sec  3.39 sec  5.50 sec 
[05/07 01:24:30   3285s] (I)       | +-Import and model                            22.85%  870.14 sec  870.92 sec  0.78 sec  0.88 sec 
[05/07 01:24:30   3285s] (I)       | | +-Create place DB                            7.72%  870.14 sec  870.41 sec  0.26 sec  0.26 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Import place data                        7.71%  870.14 sec  870.41 sec  0.26 sec  0.26 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Read instances and placement           1.56%  870.14 sec  870.20 sec  0.05 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Read nets                              5.99%  870.20 sec  870.40 sec  0.20 sec  0.21 sec 
[05/07 01:24:30   3285s] (I)       | | +-Create route DB                           13.76%  870.41 sec  870.88 sec  0.47 sec  0.57 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Import route data (8T)                  13.72%  870.41 sec  870.87 sec  0.47 sec  0.57 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.70%  870.45 sec  870.50 sec  0.06 sec  0.15 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read routing blockages               0.00%  870.45 sec  870.45 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read instance blockages              0.48%  870.45 sec  870.46 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read PG blockages                    1.07%  870.46 sec  870.50 sec  0.04 sec  0.13 sec 
[05/07 01:24:30   3285s] (I)       | | | | | | +-Allocate memory for PG via list    0.14%  870.46 sec  870.47 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read clock blockages                 0.00%  870.50 sec  870.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read other blockages                 0.00%  870.50 sec  870.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read halo blockages                  0.05%  870.50 sec  870.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Read boundary cut boxes              0.00%  870.50 sec  870.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Read blackboxes                        0.00%  870.50 sec  870.50 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Read prerouted                         5.73%  870.50 sec  870.70 sec  0.20 sec  0.20 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Read nets                              0.06%  870.70 sec  870.70 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Set up via pillars                     0.00%  870.71 sec  870.71 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Set up RC info                         0.05%  870.71 sec  870.71 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Initialize 3D grid graph               0.54%  870.71 sec  870.73 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Model blockage capacity                4.02%  870.73 sec  870.87 sec  0.14 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Initialize 3D capacity               3.64%  870.73 sec  870.86 sec  0.12 sec  0.12 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Move terms for access (8T)             0.13%  870.87 sec  870.87 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | +-Read aux data                              0.00%  870.88 sec  870.88 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | +-Others data preparation                    0.00%  870.88 sec  870.88 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | +-Create route kernel                        0.97%  870.88 sec  870.91 sec  0.03 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)       | +-Global Routing                              58.23%  870.93 sec  872.91 sec  1.98 sec  3.38 sec 
[05/07 01:24:30   3285s] (I)       | | +-Initialization                             0.06%  870.93 sec  870.93 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 1                               15.71%  870.93 sec  871.46 sec  0.54 sec  1.21 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.12%  870.93 sec  870.93 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.32%  870.96 sec  870.97 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.16%  870.96 sec  870.96 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.11%  870.96 sec  870.97 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.51%  870.97 sec  870.99 sec  0.02 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.42%  870.97 sec  870.98 sec  0.01 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.21%  870.99 sec  870.99 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.21%  870.99 sec  870.99 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.07%  870.99 sec  870.99 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  870.99 sec  870.99 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 8.36%  870.99 sec  871.28 sec  0.28 sec  0.71 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  8.32%  870.99 sec  871.28 sec  0.28 sec  0.71 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.13%  871.28 sec  871.28 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.03%  871.28 sec  871.28 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  871.28 sec  871.28 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 1.61%  871.28 sec  871.34 sec  0.05 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       1.57%  871.28 sec  871.34 sec  0.05 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.82%  871.34 sec  871.37 sec  0.03 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.80%  871.34 sec  871.37 sec  0.03 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.56%  871.37 sec  871.39 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.55%  871.37 sec  871.39 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 2.20%  871.39 sec  871.46 sec  0.08 sec  0.28 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  1.80%  871.39 sec  871.45 sec  0.06 sec  0.26 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 2                                9.75%  871.46 sec  871.80 sec  0.33 sec  0.68 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.34%  871.46 sec  871.48 sec  0.01 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.46%  871.51 sec  871.53 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.21%  871.51 sec  871.52 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.13%  871.52 sec  871.53 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.34%  871.53 sec  871.54 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.20%  871.53 sec  871.53 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.22%  871.54 sec  871.55 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.21%  871.54 sec  871.55 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.06%  871.54 sec  871.54 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  871.54 sec  871.55 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 2.97%  871.55 sec  871.65 sec  0.10 sec  0.23 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  2.94%  871.55 sec  871.65 sec  0.10 sec  0.23 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.07%  871.65 sec  871.65 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.04%  871.65 sec  871.65 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  871.65 sec  871.65 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 1.18%  871.65 sec  871.69 sec  0.04 sec  0.04 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       1.16%  871.65 sec  871.69 sec  0.04 sec  0.04 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.80%  871.69 sec  871.72 sec  0.03 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.78%  871.69 sec  871.72 sec  0.03 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.48%  871.72 sec  871.74 sec  0.02 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.46%  871.72 sec  871.74 sec  0.02 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 1.69%  871.74 sec  871.80 sec  0.06 sec  0.22 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  1.62%  871.74 sec  871.79 sec  0.06 sec  0.22 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 3                                5.77%  871.80 sec  871.99 sec  0.20 sec  0.29 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.11%  871.80 sec  871.80 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.29%  871.83 sec  871.84 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.17%  871.83 sec  871.84 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  871.84 sec  871.84 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.22%  871.84 sec  871.85 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.15%  871.84 sec  871.85 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.19%  871.85 sec  871.85 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.18%  871.85 sec  871.85 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  871.85 sec  871.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  871.85 sec  871.85 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 2.92%  871.85 sec  871.95 sec  0.10 sec  0.17 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  2.89%  871.86 sec  871.95 sec  0.10 sec  0.17 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.05%  871.95 sec  871.96 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.01%  871.95 sec  871.96 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  871.96 sec  871.96 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 0.43%  871.96 sec  871.97 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       0.41%  871.96 sec  871.97 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.23%  871.97 sec  871.98 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.21%  871.97 sec  871.98 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.15%  871.98 sec  871.99 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.14%  871.98 sec  871.99 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 0.22%  871.99 sec  871.99 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  0.20%  871.99 sec  871.99 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 4                                5.24%  871.99 sec  872.17 sec  0.18 sec  0.23 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.10%  871.99 sec  872.00 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.29%  872.02 sec  872.03 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.16%  872.02 sec  872.03 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  872.03 sec  872.03 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.20%  872.03 sec  872.04 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.15%  872.03 sec  872.04 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.17%  872.04 sec  872.05 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.17%  872.04 sec  872.05 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  872.04 sec  872.05 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  872.05 sec  872.05 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 2.82%  872.05 sec  872.14 sec  0.10 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  2.79%  872.05 sec  872.14 sec  0.10 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.05%  872.14 sec  872.15 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.01%  872.14 sec  872.14 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  872.14 sec  872.14 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 0.27%  872.15 sec  872.16 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       0.26%  872.15 sec  872.16 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.18%  872.16 sec  872.16 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.16%  872.16 sec  872.16 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.10%  872.16 sec  872.17 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.08%  872.16 sec  872.17 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 0.18%  872.17 sec  872.17 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  0.16%  872.17 sec  872.17 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 5                                6.96%  872.17 sec  872.41 sec  0.24 sec  0.34 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.06%  872.17 sec  872.17 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.25%  872.20 sec  872.21 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.14%  872.20 sec  872.21 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.08%  872.21 sec  872.21 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.19%  872.21 sec  872.22 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.14%  872.21 sec  872.21 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.17%  872.22 sec  872.22 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.16%  872.22 sec  872.22 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  872.22 sec  872.22 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  872.22 sec  872.22 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 3.19%  872.22 sec  872.33 sec  0.11 sec  0.17 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  3.15%  872.22 sec  872.33 sec  0.11 sec  0.17 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.10%  872.33 sec  872.34 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.03%  872.33 sec  872.33 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  872.33 sec  872.33 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 0.52%  872.34 sec  872.36 sec  0.02 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       0.47%  872.34 sec  872.36 sec  0.02 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.19%  872.36 sec  872.36 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.13%  872.36 sec  872.36 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.27%  872.37 sec  872.38 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.08%  872.37 sec  872.38 sec  0.00 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 0.53%  872.39 sec  872.41 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  0.50%  872.39 sec  872.41 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 6                                5.58%  872.41 sec  872.60 sec  0.19 sec  0.25 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.10%  872.41 sec  872.41 sec  0.00 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.28%  872.44 sec  872.45 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.15%  872.45 sec  872.45 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  872.45 sec  872.45 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.21%  872.45 sec  872.46 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.14%  872.45 sec  872.46 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.20%  872.46 sec  872.47 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.20%  872.46 sec  872.47 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  872.46 sec  872.47 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  872.47 sec  872.47 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 2.86%  872.47 sec  872.57 sec  0.10 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  2.84%  872.47 sec  872.57 sec  0.10 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.05%  872.57 sec  872.57 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.01%  872.57 sec  872.57 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  872.57 sec  872.57 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 0.23%  872.57 sec  872.58 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       0.22%  872.57 sec  872.58 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.26%  872.58 sec  872.59 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.25%  872.58 sec  872.59 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.15%  872.59 sec  872.59 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.13%  872.59 sec  872.59 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 0.21%  872.59 sec  872.60 sec  0.01 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  0.17%  872.59 sec  872.60 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 7                                5.07%  872.60 sec  872.77 sec  0.17 sec  0.22 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.09%  872.60 sec  872.60 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.29%  872.64 sec  872.65 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.16%  872.64 sec  872.64 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  872.64 sec  872.65 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.21%  872.65 sec  872.65 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.14%  872.65 sec  872.65 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.18%  872.65 sec  872.66 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.18%  872.65 sec  872.66 sec  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  872.66 sec  872.66 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  872.66 sec  872.66 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 2.91%  872.66 sec  872.76 sec  0.10 sec  0.15 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  2.89%  872.66 sec  872.76 sec  0.10 sec  0.15 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.05%  872.76 sec  872.76 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.01%  872.76 sec  872.76 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  872.76 sec  872.76 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 0.10%  872.76 sec  872.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       0.08%  872.76 sec  872.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.13%  872.77 sec  872.77 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.12%  872.77 sec  872.77 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.05%  872.77 sec  872.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.04%  872.77 sec  872.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 0.00%  872.77 sec  872.77 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | +-Net group 8                                3.25%  872.77 sec  872.88 sec  0.11 sec  0.13 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Generate topology (8T)                   0.07%  872.77 sec  872.78 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1a                                 0.26%  872.81 sec  872.82 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern routing (8T)                   0.13%  872.81 sec  872.81 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  872.81 sec  872.82 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1b                                 0.18%  872.82 sec  872.82 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Monotonic routing (8T)                 0.13%  872.82 sec  872.82 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1c                                 0.16%  872.82 sec  872.83 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Two level Routing                      0.15%  872.82 sec  872.83 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  872.83 sec  872.83 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  872.83 sec  872.83 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1d                                 0.56%  872.83 sec  872.85 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Detoured routing (8T)                  0.55%  872.83 sec  872.85 sec  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1e                                 0.04%  872.85 sec  872.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Route legalization                     0.01%  872.85 sec  872.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  872.85 sec  872.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1f                                 0.05%  872.85 sec  872.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Congestion clean                       0.04%  872.85 sec  872.85 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1g                                 0.09%  872.85 sec  872.86 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.08%  872.85 sec  872.86 sec  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1h                                 0.09%  872.86 sec  872.86 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Post Routing                           0.08%  872.86 sec  872.86 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Phase 1l                                 0.67%  872.86 sec  872.88 sec  0.02 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)       | | | | +-Layer assignment (8T)                  0.22%  872.88 sec  872.88 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | +-Export cong map                              1.68%  872.91 sec  872.97 sec  0.06 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)       | | +-Export 2D cong map                         0.21%  872.96 sec  872.97 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | +-Extract Global 3D Wires                      0.02%  872.97 sec  872.97 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | +-Track Assignment (8T)                        2.79%  872.97 sec  873.07 sec  0.10 sec  0.33 sec 
[05/07 01:24:30   3285s] (I)       | | +-Initialization                             0.00%  872.97 sec  872.97 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | | +-Track Assignment Kernel                    2.65%  872.97 sec  873.06 sec  0.09 sec  0.33 sec 
[05/07 01:24:30   3285s] (I)       | | +-Free Memory                                0.00%  873.07 sec  873.07 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | +-Export                                      13.00%  873.07 sec  873.51 sec  0.44 sec  0.81 sec 
[05/07 01:24:30   3285s] (I)       | | +-Export DB wires                            0.92%  873.07 sec  873.10 sec  0.03 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Export all nets (8T)                     0.65%  873.07 sec  873.09 sec  0.02 sec  0.04 sec 
[05/07 01:24:30   3285s] (I)       | | | +-Set wire vias (8T)                       0.19%  873.09 sec  873.10 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)       | | +-Report wirelength                          9.87%  873.10 sec  873.44 sec  0.34 sec  0.33 sec 
[05/07 01:24:30   3285s] (I)       | | +-Update net boxes                           2.10%  873.44 sec  873.51 sec  0.07 sec  0.42 sec 
[05/07 01:24:30   3285s] (I)       | | +-Update timing                              0.00%  873.51 sec  873.51 sec  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)       | +-Postprocess design                           0.24%  873.51 sec  873.52 sec  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)      ======================= Summary by functions ========================
[05/07 01:24:30   3285s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:24:30   3285s] (I)      ---------------------------------------------------------------------
[05/07 01:24:30   3285s] (I)        0  Early Global Route                  100.00%  3.41 sec  5.51 sec 
[05/07 01:24:30   3285s] (I)        1  Early Global Route kernel            99.36%  3.39 sec  5.50 sec 
[05/07 01:24:30   3285s] (I)        2  Global Routing                       58.23%  1.98 sec  3.38 sec 
[05/07 01:24:30   3285s] (I)        2  Import and model                     22.85%  0.78 sec  0.88 sec 
[05/07 01:24:30   3285s] (I)        2  Export                               13.00%  0.44 sec  0.81 sec 
[05/07 01:24:30   3285s] (I)        2  Track Assignment (8T)                 2.79%  0.10 sec  0.33 sec 
[05/07 01:24:30   3285s] (I)        2  Export cong map                       1.68%  0.06 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)        2  Postprocess design                    0.24%  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 1                          15.71%  0.54 sec  1.21 sec 
[05/07 01:24:30   3285s] (I)        3  Create route DB                      13.76%  0.47 sec  0.57 sec 
[05/07 01:24:30   3285s] (I)        3  Report wirelength                     9.87%  0.34 sec  0.33 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 2                           9.75%  0.33 sec  0.68 sec 
[05/07 01:24:30   3285s] (I)        3  Create place DB                       7.72%  0.26 sec  0.26 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 5                           6.96%  0.24 sec  0.34 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 3                           5.77%  0.20 sec  0.29 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 6                           5.58%  0.19 sec  0.25 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 4                           5.24%  0.18 sec  0.23 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 7                           5.07%  0.17 sec  0.22 sec 
[05/07 01:24:30   3285s] (I)        3  Net group 8                           3.25%  0.11 sec  0.13 sec 
[05/07 01:24:30   3285s] (I)        3  Track Assignment Kernel               2.65%  0.09 sec  0.33 sec 
[05/07 01:24:30   3285s] (I)        3  Update net boxes                      2.10%  0.07 sec  0.42 sec 
[05/07 01:24:30   3285s] (I)        3  Create route kernel                   0.97%  0.03 sec  0.03 sec 
[05/07 01:24:30   3285s] (I)        3  Export DB wires                       0.92%  0.03 sec  0.06 sec 
[05/07 01:24:30   3285s] (I)        3  Export 2D cong map                    0.21%  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        3  Initialization                        0.06%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1d                             26.59%  0.91 sec  1.73 sec 
[05/07 01:24:30   3285s] (I)        4  Import route data (8T)               13.72%  0.47 sec  0.57 sec 
[05/07 01:24:30   3285s] (I)        4  Import place data                     7.71%  0.26 sec  0.26 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1l                              5.71%  0.19 sec  0.59 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1f                              4.40%  0.15 sec  0.16 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1g                              2.71%  0.09 sec  0.09 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1a                              2.45%  0.08 sec  0.11 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1b                              2.05%  0.07 sec  0.13 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1h                              1.86%  0.06 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1c                              1.52%  0.05 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)        4  Generate topology (8T)                1.00%  0.03 sec  0.10 sec 
[05/07 01:24:30   3285s] (I)        4  Export all nets (8T)                  0.65%  0.02 sec  0.04 sec 
[05/07 01:24:30   3285s] (I)        4  Phase 1e                              0.55%  0.02 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        4  Set wire vias (8T)                    0.19%  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        5  Detoured routing (8T)                26.37%  0.90 sec  1.73 sec 
[05/07 01:24:30   3285s] (I)        5  Read nets                             6.05%  0.21 sec  0.21 sec 
[05/07 01:24:30   3285s] (I)        5  Read prerouted                        5.73%  0.20 sec  0.20 sec 
[05/07 01:24:30   3285s] (I)        5  Layer assignment (8T)                 4.66%  0.16 sec  0.54 sec 
[05/07 01:24:30   3285s] (I)        5  Congestion clean                      4.21%  0.14 sec  0.16 sec 
[05/07 01:24:30   3285s] (I)        5  Post Routing                          4.07%  0.14 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)        5  Model blockage capacity               4.02%  0.14 sec  0.14 sec 
[05/07 01:24:30   3285s] (I)        5  Read blockages ( Layer 2-10 )         1.70%  0.06 sec  0.15 sec 
[05/07 01:24:30   3285s] (I)        5  Read instances and placement          1.56%  0.05 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)        5  Monotonic routing (8T)                1.47%  0.05 sec  0.10 sec 
[05/07 01:24:30   3285s] (I)        5  Two level Routing                     1.45%  0.05 sec  0.05 sec 
[05/07 01:24:30   3285s] (I)        5  Pattern routing (8T)                  1.28%  0.04 sec  0.09 sec 
[05/07 01:24:30   3285s] (I)        5  Pattern Routing Avoiding Blockages    0.79%  0.03 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)        5  Initialize 3D grid graph              0.54%  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)        5  Route legalization                    0.15%  0.01 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        5  Move terms for access (8T)            0.13%  0.00 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        5  Set up RC info                        0.05%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        6  Initialize 3D capacity                3.64%  0.12 sec  0.12 sec 
[05/07 01:24:30   3285s] (I)        6  Read PG blockages                     1.07%  0.04 sec  0.13 sec 
[05/07 01:24:30   3285s] (I)        6  Read instance blockages               0.48%  0.02 sec  0.02 sec 
[05/07 01:24:30   3285s] (I)        6  Two Level Routing (Strong)            0.41%  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        6  Two Level Routing (Regular)           0.40%  0.01 sec  0.01 sec 
[05/07 01:24:30   3285s] (I)        6  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] (I)        7  Allocate memory for PG via list       0.14%  0.00 sec  0.00 sec 
[05/07 01:24:30   3285s] Running post-eGR process
[05/07 01:24:30   3285s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.7 real=0:00:03.6)
[05/07 01:24:30   3285s]     Routing using eGR in eGR->NR Step done.
[05/07 01:24:30   3285s]     Routing using NR in eGR->NR Step...
[05/07 01:24:30   3285s] Net 'CTS_34' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] Net 'CTS_35' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] Net 'CTS_36' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] Net 'CTS_37' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] Net 'CTS_38' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] Net 'CTS_39' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] Net 'sdram_clk' is pre-routed or has the -skip_routing attribute.
[05/07 01:24:30   3285s] **WARN: (IMPCCOPT-5038):	7 of 313 net(s) are pre-routed or have the -skip_routing attribute.
[05/07 01:24:30   3285s] 
[05/07 01:24:30   3285s] CCOPT: Preparing to route 313 clock nets with NanoRoute.
[05/07 01:24:30   3285s]   306 nets are default rule and 7 are CTS_RULE.
[05/07 01:24:30   3285s]   Preferred NanoRoute mode settings: Current
[05/07 01:24:30   3285s] -route_detail_end_iteration 0
[05/07 01:24:30   3285s] -route_detail_post_route_spread_wire auto
[05/07 01:24:30   3285s] -route_with_via_only_for_stdcell_pin false
[05/07 01:24:30   3285s]       Clock detailed routing...
[05/07 01:24:30   3285s]         NanoRoute...
[05/07 01:24:30   3285s] % Begin globalDetailRoute (date=05/07 01:24:30, mem=3526.4M)
[05/07 01:24:30   3285s] 
[05/07 01:24:30   3285s] globalDetailRoute
[05/07 01:24:30   3285s] 
[05/07 01:24:30   3285s] #Start globalDetailRoute on Wed May  7 01:24:30 2025
[05/07 01:24:30   3285s] #
[05/07 01:24:30   3285s] ### Time Record (globalDetailRoute) is installed.
[05/07 01:24:30   3285s] ### Time Record (Pre Callback) is installed.
[05/07 01:24:30   3285s] ### Time Record (Pre Callback) is uninstalled.
[05/07 01:24:30   3285s] ### Time Record (DB Import) is installed.
[05/07 01:24:30   3285s] ### Time Record (Timing Data Generation) is installed.
[05/07 01:24:30   3285s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 01:24:31   3287s] ### Net info: total nets: 47253
[05/07 01:24:31   3287s] ### Net info: dirty nets: 7
[05/07 01:24:31   3287s] ### Net info: marked as disconnected nets: 0
[05/07 01:24:32   3288s] ### Net info: fully routed nets: 302
[05/07 01:24:32   3288s] ### Net info: trivial (< 2 pins) nets: 3900
[05/07 01:24:32   3288s] ### Net info: unrouted nets: 43051
[05/07 01:24:32   3288s] ### Net info: re-extraction nets: 0
[05/07 01:24:32   3288s] ### Net info: selected nets: 313
[05/07 01:24:32   3288s] ### Net info: ignored nets: 0
[05/07 01:24:32   3288s] ### Net info: skip routing nets: 7
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] ### import design signature (9): route=1489634180 fixed_route=657656318 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=354833241 net_attr=1952056902 dirty_area=0 del_dirty_area=0 cell=1507549173 placement=329522245 pin_access=1341453558 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1320957506 timing=657656318 sns=657656318
[05/07 01:24:32   3289s] ### Time Record (DB Import) is uninstalled.
[05/07 01:24:32   3289s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] #
[05/07 01:24:32   3289s] #Wire/Via statistics before line assignment ...
[05/07 01:24:32   3289s] #Total number of nets with non-default rule or having extra spacing = 193
[05/07 01:24:32   3289s] #Total wire length = 33770 um.
[05/07 01:24:32   3289s] #Total half perimeter of net bounding box = 26918 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M2 = 2646 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M3 = 10878 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M4 = 7641 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M5 = 7084 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M6 = 4261 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M7 = 1164 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M8 = 88 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER M9 = 7 um.
[05/07 01:24:32   3289s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:24:32   3289s] #Total number of vias = 12694
[05/07 01:24:32   3289s] #Up-Via Summary (total 12694):
[05/07 01:24:32   3289s] #           
[05/07 01:24:32   3289s] #-----------------------
[05/07 01:24:32   3289s] # M1               4086
[05/07 01:24:32   3289s] # M2               4538
[05/07 01:24:32   3289s] # M3               3139
[05/07 01:24:32   3289s] # M4                429
[05/07 01:24:32   3289s] # M5                356
[05/07 01:24:32   3289s] # M6                102
[05/07 01:24:32   3289s] # M7                 42
[05/07 01:24:32   3289s] # M8                  2
[05/07 01:24:32   3289s] #-----------------------
[05/07 01:24:32   3289s] #                 12694 
[05/07 01:24:32   3289s] #
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] ### Time Record (Data Preparation) is installed.
[05/07 01:24:32   3289s] #Start routing data preparation on Wed May  7 01:24:32 2025
[05/07 01:24:32   3289s] #
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:32   3289s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:33   3290s] ### Time Record (Cell Pin Access) is installed.
[05/07 01:24:33   3290s] #Initial pin access analysis.
[05/07 01:24:33   3290s] #Detail pin access analysis.
[05/07 01:24:33   3291s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 01:24:33   3291s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/07 01:24:33   3291s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/07 01:24:33   3291s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/07 01:24:33   3291s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/07 01:24:33   3291s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/07 01:24:33   3291s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
[05/07 01:24:33   3291s] #pin_access_rlayer=2(M2)
[05/07 01:24:33   3291s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/07 01:24:33   3291s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/07 01:24:33   3291s] #enable_dpt_layer_shield=F
[05/07 01:24:33   3291s] #has_line_end_grid=F
[05/07 01:24:33   3291s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3538.84 (MB), peak = 4347.57 (MB)
[05/07 01:24:33   3291s] #Regenerating Ggrids automatically.
[05/07 01:24:33   3291s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/07 01:24:33   3291s] #Using automatically generated G-grids.
[05/07 01:24:33   3291s] #Done routing data preparation.
[05/07 01:24:33   3291s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3576.47 (MB), peak = 4347.57 (MB)
[05/07 01:24:33   3291s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:24:33   3291s] ### Time Record (Data Preparation) is installed.
[05/07 01:24:33   3291s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:34   3291s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:24:34   3291s] #Start instance access analysis using 8 threads...
[05/07 01:24:34   3291s] #Set layer M1 to be advanced pin access layer.
[05/07 01:24:34   3291s] ### Time Record (Instance Pin Access) is installed.
[05/07 01:24:34   3291s] #Set instance access analysis scope -6.68800, 121.44900, 901.91900, 593.56000
[05/07 01:24:35   3294s] #0 instance pins are hard to access
[05/07 01:24:35   3294s] #Instance access analysis statistics:
[05/07 01:24:35   3294s] #Cpu time = 00:00:03
[05/07 01:24:35   3294s] #Elapsed time = 00:00:02
[05/07 01:24:35   3294s] #Increased memory = 1.01 (MB)
[05/07 01:24:35   3294s] #Total memory = 3577.48 (MB)
[05/07 01:24:35   3294s] #Peak memory = 4347.57 (MB)
[05/07 01:24:35   3294s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 01:24:35   3294s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:24:35   3294s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:24:35   3294s] eee: pegSigSF=1.070000
[05/07 01:24:35   3294s] Initializing multi-corner capacitance tables ... 
[05/07 01:24:36   3294s] Initializing multi-corner resistance tables ...
[05/07 01:24:36   3294s] eee: Grid unit RC data computation started
[05/07 01:24:36   3294s] eee: Grid unit RC data computation completed
[05/07 01:24:36   3294s] eee: l=1 avDens=0.126172 usedTrk=14257.591326 availTrk=113001.190168 sigTrk=14257.591326
[05/07 01:24:36   3294s] eee: l=2 avDens=0.001624 usedTrk=8.778409 availTrk=5406.134400 sigTrk=8.778409
[05/07 01:24:36   3294s] eee: l=3 avDens=0.008259 usedTrk=16.251256 availTrk=1967.750923 sigTrk=16.251256
[05/07 01:24:36   3294s] eee: l=4 avDens=0.034434 usedTrk=1799.263635 availTrk=52252.883547 sigTrk=1799.263635
[05/07 01:24:36   3294s] eee: l=5 avDens=0.066720 usedTrk=1800.559868 availTrk=26986.667418 sigTrk=1800.559868
[05/07 01:24:36   3294s] eee: l=6 avDens=0.059270 usedTrk=2917.568902 availTrk=49225.000000 sigTrk=2917.568902
[05/07 01:24:36   3294s] eee: l=7 avDens=0.193404 usedTrk=5108.519561 availTrk=26413.750000 sigTrk=5108.519561
[05/07 01:24:36   3294s] eee: l=8 avDens=0.071629 usedTrk=858.833733 availTrk=11990.000000 sigTrk=858.833733
[05/07 01:24:36   3294s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:24:36   3294s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:24:36   3294s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:24:36   3295s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:24:36   3295s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.456502 uaWl=0.000000 uaWlH=0.404500 aWlH=0.000000 lMod=0 pMax=0.888600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:24:36   3295s] eee: NetCapCache creation started. (Current Mem: 6837.641M) 
[05/07 01:24:36   3295s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6840.828M) 
[05/07 01:24:36   3295s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:24:36   3295s] eee: Metal Layers Info:
[05/07 01:24:36   3295s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:24:36   3295s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:24:36   3295s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:24:36   3295s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:24:36   3295s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:24:36   3295s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:24:36   3295s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:24:36   3295s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:24:36   3295s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:24:36   3295s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:24:36   3295s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:24:36   3295s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:24:36   3295s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:24:36   3295s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:24:36   3295s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:24:36   3295s] ### Successfully loaded pre-route RC model
[05/07 01:24:36   3295s] ### Time Record (Line Assignment) is installed.
[05/07 01:24:36   3295s] #
[05/07 01:24:36   3295s] #Distribution of nets:
[05/07 01:24:36   3295s] #  
[05/07 01:24:36   3295s] # #pin range           #net       % 
[05/07 01:24:36   3295s] #------------------------------------
[05/07 01:24:36   3295s] #          2           21101 ( 44.7%)
[05/07 01:24:36   3295s] #          3           11600 ( 24.5%)
[05/07 01:24:36   3295s] #          4            2713 (  5.7%)
[05/07 01:24:36   3295s] #          5            1656 (  3.5%)
[05/07 01:24:36   3295s] #          6            2934 (  6.2%)
[05/07 01:24:36   3295s] #          7             305 (  0.6%)
[05/07 01:24:36   3295s] #          8             271 (  0.6%)
[05/07 01:24:36   3295s] #          9             392 (  0.8%)
[05/07 01:24:36   3295s] #  10  -  19            1708 (  3.6%)
[05/07 01:24:36   3295s] #  20  -  29             459 (  1.0%)
[05/07 01:24:36   3295s] #  30  -  39             165 (  0.3%)
[05/07 01:24:36   3295s] #  40  -  49              31 (  0.1%)
[05/07 01:24:36   3295s] #  50  -  59              14 (  0.0%)
[05/07 01:24:36   3295s] #  60  -  69               3 (  0.0%)
[05/07 01:24:36   3295s] #  70  -  79               1 (  0.0%)
[05/07 01:24:36   3295s] #     >=2000               0 (  0.0%)
[05/07 01:24:36   3295s] #
[05/07 01:24:36   3295s] #Total: 47253 nets, 43353 non-trivial nets
[05/07 01:24:36   3295s] #                                    #net       % 
[05/07 01:24:36   3295s] #-------------------------------------------------
[05/07 01:24:36   3295s] #  Fully global routed                295 ( 0.7%)
[05/07 01:24:36   3295s] #  Fully detail routed                  7 ( 0.0%)
[05/07 01:24:36   3295s] #  Fixed segments                       7
[05/07 01:24:36   3295s] #  Clock                              302
[05/07 01:24:36   3295s] #  Nondefault rule                      7
[05/07 01:24:36   3295s] #  Shield rule                        113
[05/07 01:24:36   3295s] #  Extra space                        295
[05/07 01:24:36   3295s] #  Prefer layer range               43353
[05/07 01:24:36   3295s] #  Skipped                              7
[05/07 01:24:36   3295s] #
[05/07 01:24:36   3295s] #  Rule            #net     #shield
[05/07 01:24:36   3295s] #----------------------------------
[05/07 01:24:36   3295s] #  DEFAULT        43346         113
[05/07 01:24:36   3295s] #  CTS_RULE           7           0
[05/07 01:24:36   3295s] #
[05/07 01:24:36   3295s] #Nets in 4 layer ranges:
[05/07 01:24:36   3295s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[05/07 01:24:36   3295s] #---------------------------------------------------------
[05/07 01:24:36   3295s] #            -------           6 M6  *      43051 ( 99.3%)
[05/07 01:24:36   3295s] #             3 M3             4 M4           182 (  0.4%)
[05/07 01:24:36   3295s] #             5 M5             6 M6           113 (  0.3%)
[05/07 01:24:36   3295s] #             7 M7             8 M8             7 (  0.0%)
[05/07 01:24:36   3295s] #
[05/07 01:24:36   3295s] #302 nets selected.
[05/07 01:24:36   3295s] #
[05/07 01:24:36   3296s] ### 
[05/07 01:24:36   3296s] ### Net length summary before Line Assignment:
[05/07 01:24:36   3296s] ### Layer     H-Len   V-Len         Total       #Up-Via
[05/07 01:24:36   3296s] ### ---------------------------------------------------
[05/07 01:24:36   3296s] ###  1 M1         0       0       0(  0%)    4086( 32%)
[05/07 01:24:36   3296s] ###  2 M2         0    2646    2646(  8%)    4538( 36%)
[05/07 01:24:36   3296s] ###  3 M3     10878       0   10878( 32%)    3153( 25%)
[05/07 01:24:36   3296s] ###  4 M4         0    7639    7639( 23%)     429(  3%)
[05/07 01:24:36   3296s] ###  5 M5      7085       0    7085( 21%)     362(  3%)
[05/07 01:24:36   3296s] ###  6 M6         0    4259    4259( 13%)     102(  1%)
[05/07 01:24:36   3296s] ###  7 M7      1201       0    1201(  4%)      78(  1%)
[05/07 01:24:36   3296s] ###  8 M8         0      50      50(  0%)       2(  0%)
[05/07 01:24:36   3296s] ###  9 M9         7       0       7(  0%)       0(  0%)
[05/07 01:24:36   3296s] ### 10 MRDL       0       0       0(  0%)       0(  0%)
[05/07 01:24:36   3296s] ### ---------------------------------------------------
[05/07 01:24:36   3296s] ###           19172   14596   33769         12750      
[05/07 01:24:36   3296s] #
[05/07 01:24:36   3296s] #..
[05/07 01:24:36   3296s] #
[05/07 01:24:37   3298s] #Iteration 1.1: cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.2 GB --1.93 [8]--
[05/07 01:24:38   3298s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.03 [8]--
[05/07 01:24:38   3299s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.94 [8]--
[05/07 01:24:38   3299s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.89 [8]--
[05/07 01:24:39   3300s] #Iteration 2.1: cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.2 GB --1.70 [8]--
[05/07 01:24:40   3301s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[05/07 01:24:40   3301s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.95 [8]--
[05/07 01:24:40   3301s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.80 [8]--
[05/07 01:24:41   3303s] #Iteration 3.1: cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.2 GB --1.99 [8]--
[05/07 01:24:42   3303s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.01 [8]--
[05/07 01:24:42   3304s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.88 [8]--
[05/07 01:24:42   3304s] #Iteration 3.4: cpu:00:00:00, real:00:00:01, mem:3.6 GB, peak:4.2 GB --0.71 [8]--
[05/07 01:24:43   3304s] ### 
[05/07 01:24:43   3304s] ### Top 20 overlap violations ...
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[9]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 349.11600, 1.36750, 349.17200), length: 1.10900, total: 1.10900
[05/07 01:24:43   3304s] ###       sd_DQ_out[7]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[6]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 347.90000, 1.36750, 347.95600), length: 1.10900, total: 1.10900
[05/07 01:24:43   3304s] ###       sd_DQ_out[4]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[12]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 351.54800, 1.36750, 351.60400), length: 1.10900, total: 1.10900
[05/07 01:24:43   3304s] ###       sd_DQ_out[14]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[17]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 353.98000, 1.36750, 354.03600), length: 1.10900, total: 1.10900
[05/07 01:24:43   3304s] ###       sd_DQ_out[19]
[05/07 01:24:43   3304s] ###   Net: sd_CKn
[05/07 01:24:43   3304s] ###     M7: (0.25850, 377.08400, 0.75950, 377.14000), length: 0.50100, total: 0.50100
[05/07 01:24:43   3304s] ###       sd_CK
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[13]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 351.54800, 0.75950, 351.60400), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[12]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[24]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 356.41200, 0.75950, 356.46800), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[23]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[0]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 345.46800, 0.75950, 345.52400), length: 0.50100, total: 0.50100
[05/07 01:24:43   3304s] ###       sd_DQ_out[1]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[5]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 347.90000, 0.75950, 347.95600), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[6]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[8]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 349.11600, 0.75950, 349.17200), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[9]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[8]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 349.11600, 0.75950, 349.17200), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[7]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[5]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 347.90000, 0.75950, 347.95600), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[4]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[3]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 346.68400, 0.75950, 346.74000), length: 0.50100, total: 0.50100
[05/07 01:24:43   3304s] ###       sd_DQ_out[2]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[13]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 351.54800, 0.75950, 351.60400), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[14]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[10]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 350.33200, 0.75950, 350.38800), length: 0.50100, total: 0.50100
[05/07 01:24:43   3304s] ###       sd_DQ_out[11]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[15]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 352.76400, 0.75950, 352.82000), length: 0.50100, total: 0.50100
[05/07 01:24:43   3304s] ###       sd_DQ_out[16]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[18]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 353.98000, 0.75950, 354.03600), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[17]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[18]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 353.98000, 0.75950, 354.03600), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[19]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[30]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 360.06000, 0.75950, 360.11600), length: 0.50100, total: 0.50100
[05/07 01:24:43   3304s] ###       sd_DQ_out[31]
[05/07 01:24:43   3304s] ###   Net: sd_DQ_out[26]
[05/07 01:24:43   3304s] ###     M7: (0.25850, 357.62800, 0.75950, 357.68400), length: 0.50100, total: 1.00200
[05/07 01:24:43   3304s] ###       sd_DQ_out[27]
[05/07 01:24:43   3305s] ### 
[05/07 01:24:43   3305s] ### Net length and overlap summary after Line Assignment:
[05/07 01:24:43   3305s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[05/07 01:24:43   3305s] ### ----------------------------------------------------------------------------
[05/07 01:24:43   3305s] ###  1 M1        72       0      72(  0%)    4086( 37%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ###  2 M2         0    3357    3357( 10%)    4169( 38%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ###  3 M3     10797       0   10797( 32%)    2036( 18%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ###  4 M4         0    7236    7236( 21%)     380(  3%)    4( 17%)     0(  2.9%)
[05/07 01:24:43   3305s] ###  5 M5      7032       0    7032( 21%)     296(  3%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ###  6 M6         0    4193    4193( 12%)      84(  1%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ###  7 M7      1185       0    1185(  3%)      36(  0%)   20( 83%)    12( 97.1%)
[05/07 01:24:43   3305s] ###  8 M8         0      15      15(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ###  9 M9         0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ### 10 MRDL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:24:43   3305s] ### ----------------------------------------------------------------------------
[05/07 01:24:43   3305s] ###           19087   14803   33890         11087         24          12        
[05/07 01:24:43   3305s] #
[05/07 01:24:43   3305s] #Line Assignment statistics:
[05/07 01:24:43   3305s] #Cpu time = 00:00:08
[05/07 01:24:43   3305s] #Elapsed time = 00:00:06
[05/07 01:24:43   3305s] #Increased memory = 14.61 (MB)
[05/07 01:24:43   3305s] #Total memory = 3687.39 (MB)
[05/07 01:24:43   3305s] #Peak memory = 4347.57 (MB)
[05/07 01:24:43   3305s] #End Line Assignment: cpu:00:00:10, real:00:00:07, mem:3.6 GB, peak:4.2 GB --1.43 [8]--
[05/07 01:24:43   3305s] ### Time Record (Line Assignment) is uninstalled.
[05/07 01:24:43   3305s] #
[05/07 01:24:43   3305s] #Wire/Via statistics after line assignment ...
[05/07 01:24:43   3305s] #Total number of nets with non-default rule or having extra spacing = 306
[05/07 01:24:43   3305s] #Total wire length = 33891 um.
[05/07 01:24:43   3305s] #Total half perimeter of net bounding box = 26918 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M1 = 72 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M2 = 3358 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M3 = 10797 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M4 = 7237 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M5 = 7032 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M6 = 4193 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M7 = 1186 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M8 = 16 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER M9 = 0 um.
[05/07 01:24:43   3305s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:24:43   3305s] #Total number of vias = 11087
[05/07 01:24:43   3305s] #Up-Via Summary (total 11087):
[05/07 01:24:43   3305s] #           
[05/07 01:24:43   3305s] #-----------------------
[05/07 01:24:43   3305s] # M1               4086
[05/07 01:24:43   3305s] # M2               4169
[05/07 01:24:43   3305s] # M3               2036
[05/07 01:24:43   3305s] # M4                380
[05/07 01:24:43   3305s] # M5                296
[05/07 01:24:43   3305s] # M6                 84
[05/07 01:24:43   3305s] # M7                 36
[05/07 01:24:43   3305s] #-----------------------
[05/07 01:24:43   3305s] #                 11087 
[05/07 01:24:43   3305s] #
[05/07 01:24:43   3305s] #Routing data preparation, pin analysis, line assignment statistics:
[05/07 01:24:43   3305s] #Cpu time = 00:00:16
[05/07 01:24:43   3305s] #Elapsed time = 00:00:11
[05/07 01:24:43   3305s] #Increased memory = 111.29 (MB)
[05/07 01:24:43   3305s] #Total memory = 3645.37 (MB)
[05/07 01:24:43   3305s] #Peak memory = 4347.57 (MB)
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] #Skip comparing routing design signature in db-snapshot flow
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] #Using multithreading with 8 threads.
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] ### Time Record (Detail Routing) is installed.
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] ### Time Record (Data Preparation) is installed.
[05/07 01:24:43   3305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:43   3305s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:24:43   3306s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[05/07 01:24:43   3306s] #
[05/07 01:24:43   3306s] #Start Detail Routing..
[05/07 01:24:43   3306s] #start initial detail routing ...
[05/07 01:24:43   3306s] ### Design has 401 dirty nets
[05/07 01:24:49   3347s] ### Gcell dirty-map stats: routing = 37.07%, drc-check-only = 8.37%
[05/07 01:24:49   3347s] #   number of violations = 16
[05/07 01:24:49   3347s] #
[05/07 01:24:49   3347s] #  By Layer and Type:
[05/07 01:24:49   3347s] #
[05/07 01:24:49   3347s] #---------+-------+------+-------+
[05/07 01:24:49   3347s] #  -      | MetSpc| Short| Totals|
[05/07 01:24:49   3347s] #---------+-------+------+-------+
[05/07 01:24:49   3347s] #  M1     |      0|     0|      0|
[05/07 01:24:49   3347s] #  M2     |      0|     0|      0|
[05/07 01:24:49   3347s] #  M3     |      0|     0|      0|
[05/07 01:24:49   3347s] #  M4     |      0|     0|      0|
[05/07 01:24:49   3347s] #  M5     |      0|     0|      0|
[05/07 01:24:49   3347s] #  M6     |      0|     0|      0|
[05/07 01:24:49   3347s] #  M7     |      0|     8|      8|
[05/07 01:24:49   3347s] #  M8     |      2|     6|      8|
[05/07 01:24:49   3347s] #  Totals |      2|    14|     16|
[05/07 01:24:49   3347s] #---------+-------+------+-------+
[05/07 01:24:49   3347s] #
[05/07 01:24:49   3347s] #cpu time = 00:00:41, elapsed time = 00:00:06, memory = 3704.53 (MB), peak = 4394.12 (MB)
[05/07 01:24:49   3347s] #start 1st optimization iteration ...
[05/07 01:24:49   3347s] ### Gcell dirty-map stats: routing = 37.07%, drc-check-only = 8.37%
[05/07 01:24:49   3347s] #   number of violations = 0
[05/07 01:24:49   3347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3704.29 (MB), peak = 4394.12 (MB)
[05/07 01:24:49   3347s] #Complete Detail Routing.
[05/07 01:24:49   3347s] #Total number of nets with non-default rule or having extra spacing = 306
[05/07 01:24:49   3347s] #Total wire length = 34368 um.
[05/07 01:24:49   3347s] #Total half perimeter of net bounding box = 26918 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M2 = 2210 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M3 = 11641 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M4 = 8037 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M5 = 7062 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M6 = 4198 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M7 = 1204 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M8 = 8 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER M9 = 7 um.
[05/07 01:24:49   3347s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:24:49   3347s] #Total number of vias = 11063
[05/07 01:24:49   3347s] #Up-Via Summary (total 11063):
[05/07 01:24:49   3347s] #           
[05/07 01:24:49   3347s] #-----------------------
[05/07 01:24:49   3347s] # M1               4086
[05/07 01:24:49   3347s] # M2               3635
[05/07 01:24:49   3347s] # M3               2546
[05/07 01:24:49   3347s] # M4                375
[05/07 01:24:49   3347s] # M5                293
[05/07 01:24:49   3347s] # M6                 86
[05/07 01:24:49   3347s] # M7                 36
[05/07 01:24:49   3347s] # M8                  6
[05/07 01:24:49   3347s] #-----------------------
[05/07 01:24:49   3347s] #                 11063 
[05/07 01:24:49   3347s] #
[05/07 01:24:49   3347s] #Total number of DRC violations = 0
[05/07 01:24:49   3347s] ### Time Record (Detail Routing) is uninstalled.
[05/07 01:24:49   3347s] #Cpu time = 00:00:42
[05/07 01:24:49   3347s] #Elapsed time = 00:00:06
[05/07 01:24:49   3347s] #Increased memory = 30.38 (MB)
[05/07 01:24:49   3347s] #Total memory = 3675.74 (MB)
[05/07 01:24:49   3347s] #Peak memory = 4394.12 (MB)
[05/07 01:24:49   3347s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/07 01:24:49   3347s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
[05/07 01:24:49   3347s] #pin_access_rlayer=2(M2)
[05/07 01:24:49   3347s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/07 01:24:49   3347s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/07 01:24:49   3347s] #enable_dpt_layer_shield=F
[05/07 01:24:49   3347s] #has_line_end_grid=F
[05/07 01:24:49   3347s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:49   3347s] ### Time Record (Shielding) is installed.
[05/07 01:24:49   3347s] #Analyzing shielding information. 
[05/07 01:24:49   3347s] #  Total shield net = 113 (one-side = 0, hf = 0 ), 113 nets need to be shielded.
[05/07 01:24:49   3347s] #  Bottom shield layer is layer 1.
[05/07 01:24:49   3347s] #  Bottom routing layer for shield is layer 1.
[05/07 01:24:49   3347s] #  Start shielding step 1
[05/07 01:24:49   3348s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3675.84 (MB), peak = 4394.12 (MB)
[05/07 01:24:49   3348s] #  Start shielding step 2 
[05/07 01:24:49   3348s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:49   3348s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:50   3348s] #    Inner loop #1
[05/07 01:24:50   3350s] #    Inner loop #2
[05/07 01:24:50   3353s] #    Inner loop #3
[05/07 01:24:52   3358s] #  Finished shielding step 2:   cpu time = 00:00:10, elapsed time = 00:00:02, memory = 3666.88 (MB), peak = 4394.12 (MB)
[05/07 01:24:52   3358s] #  Start shielding step 3
[05/07 01:24:52   3358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:24:52   3358s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/07 01:24:52   3358s] #To increase the message display limit, refer to the product command reference manual.
[05/07 01:24:52   3358s] #    Start loop 1
[05/07 01:24:55   3364s] #    Finished loop 1 cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3679.91 (MB), peak = 4394.12 (MB)
[05/07 01:24:55   3364s] #  Finished shielding step 3: cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3679.91 (MB), peak = 4394.12 (MB)
[05/07 01:24:55   3364s] #  Start shielding step 4
[05/07 01:24:55   3364s] #    Inner loop #1
[05/07 01:24:56   3367s] #  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3677.21 (MB), peak = 4394.12 (MB)
[05/07 01:24:56   3367s] #    cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3657.98 (MB), peak = 4394.12 (MB)
[05/07 01:24:56   3367s] #-------------------------------------------------------------------------------
[05/07 01:24:56   3367s] #
[05/07 01:24:56   3367s] #	Shielding Summary
[05/07 01:24:56   3367s] #-------------------------------------------------------------------------------
[05/07 01:24:56   3367s] #Primary shielding net(s): VSS 
[05/07 01:24:56   3367s] #Opportunistic shielding net(s): VDD VDDH 
[05/07 01:24:56   3367s] #keep_floating_patch_shield:0
[05/07 01:24:56   3367s] #
[05/07 01:24:56   3367s] #
[05/07 01:24:56   3367s] #Number of nets with shield attribute: 113
[05/07 01:24:56   3367s] #Number of nets reported: 113
[05/07 01:24:56   3367s] #Number of nets without shielding: 0
[05/07 01:24:56   3367s] #Average ratio                   : 0.937
[05/07 01:24:56   3367s] #
[05/07 01:24:56   3367s] #Name   Average Length     Shield    Ratio
[05/07 01:24:56   3367s] #   M2:           1.6        2.8     0.858
[05/07 01:24:56   3367s] #   M3:           2.8        4.9     0.866
[05/07 01:24:56   3367s] #   M4:           5.1        9.2     0.911
[05/07 01:24:56   3367s] #   M5:          59.1      112.3     0.951
[05/07 01:24:56   3367s] #   M6:          36.9       69.1     0.936
[05/07 01:24:56   3367s] #   M7:           6.6       11.7     0.890
[05/07 01:24:56   3367s] #   M8:           0.0        0.1     1.000
[05/07 01:24:56   3367s] #-------------------------------------------------------------------------------
[05/07 01:24:56   3367s] #Bottom shield layer (M1) and above: 
[05/07 01:24:56   3367s] #Average (BotShieldLayer) ratio  : 0.937
[05/07 01:24:56   3367s] #
[05/07 01:24:56   3367s] #Name    Actual Length     Shield    Ratio
[05/07 01:24:56   3367s] #   M2:         184.9      317.4     0.858
[05/07 01:24:56   3367s] #   M3:         319.0      552.5     0.866
[05/07 01:24:56   3367s] #   M4:         572.1     1042.8     0.911
[05/07 01:24:56   3367s] #   M5:        6673.7    12688.6     0.951
[05/07 01:24:56   3367s] #   M6:        4175.1     7813.8     0.936
[05/07 01:24:56   3367s] #   M7:         742.4     1321.9     0.890
[05/07 01:24:56   3367s] #   M8:           4.9        9.7     1.000
[05/07 01:24:56   3367s] #-------------------------------------------------------------------------------
[05/07 01:24:56   3367s] #Preferred routing layer range: M5 - M8
[05/07 01:24:56   3367s] #Average (PrefLayerOnly) ratio   : 0.941
[05/07 01:24:56   3367s] #
[05/07 01:24:56   3367s] #Name    Actual Length     Shield    Ratio
[05/07 01:24:56   3367s] #   M5:        6673.7    12688.6     0.951
[05/07 01:24:56   3367s] #   M6:        4175.1     7813.8     0.936
[05/07 01:24:56   3367s] #   M7:         742.4     1321.9     0.890
[05/07 01:24:56   3367s] #   M8:           4.9        9.7     1.000
[05/07 01:24:56   3367s] #-------------------------------------------------------------------------------
[05/07 01:24:56   3367s] #Done Shielding:    cpu time = 00:00:20, elapsed time = 00:00:07, memory = 3656.96 (MB), peak = 4394.12 (MB)
[05/07 01:24:56   3367s] ### Time Record (Shielding) is uninstalled.
[05/07 01:24:56   3367s] #detailRoute Statistics:
[05/07 01:24:56   3367s] #Cpu time = 00:01:03
[05/07 01:24:56   3367s] #Elapsed time = 00:00:13
[05/07 01:24:56   3367s] #Increased memory = 11.60 (MB)
[05/07 01:24:56   3367s] #Total memory = 3656.96 (MB)
[05/07 01:24:56   3367s] #Peak memory = 4394.12 (MB)
[05/07 01:24:56   3367s] ### Time Record (DB Export) is installed.
[05/07 01:24:56   3368s] ### export design design signature (35): route=1972313211 fixed_route=657656318 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1572301758 net_attr=809506807 dirty_area=0 del_dirty_area=0 cell=1507549173 placement=329098821 pin_access=1883372340 inst_pattern=883637827 inst_orient=1788007091 via=1536360258 routing_via=1320957506 timing=657656318 sns=657656318
[05/07 01:24:57   3369s] ### Time Record (DB Export) is uninstalled.
[05/07 01:24:57   3369s] ### Time Record (Post Callback) is installed.
[05/07 01:24:57   3369s] ### Time Record (Post Callback) is uninstalled.
[05/07 01:24:57   3369s] #
[05/07 01:24:57   3369s] #globalDetailRoute statistics:
[05/07 01:24:57   3369s] #Cpu time = 00:01:24
[05/07 01:24:57   3369s] #Elapsed time = 00:00:27
[05/07 01:24:57   3369s] #Increased memory = 77.76 (MB)
[05/07 01:24:57   3369s] #Total memory = 3604.17 (MB)
[05/07 01:24:57   3369s] #Peak memory = 4394.12 (MB)
[05/07 01:24:57   3369s] #Number of warnings = 21
[05/07 01:24:57   3369s] #Total number of warnings = 37
[05/07 01:24:57   3369s] #Number of fails = 0
[05/07 01:24:57   3369s] #Total number of fails = 0
[05/07 01:24:57   3369s] #Complete globalDetailRoute on Wed May  7 01:24:57 2025
[05/07 01:24:57   3369s] #
[05/07 01:24:57   3369s] ### import design signature (36): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1883372340 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1320957506 timing=1 sns=1
[05/07 01:24:57   3369s] ### Time Record (globalDetailRoute) is uninstalled.
[05/07 01:24:57   3369s] #
[05/07 01:24:57   3369s] #  Scalability Statistics
[05/07 01:24:57   3369s] #
[05/07 01:24:57   3369s] #-------------------------+---------+-------------+------------+
[05/07 01:24:57   3369s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/07 01:24:57   3369s] #-------------------------+---------+-------------+------------+
[05/07 01:24:57   3369s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/07 01:24:57   3369s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/07 01:24:57   3369s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/07 01:24:57   3369s] #  DB Import              | 00:00:04|     00:00:02|         2.3|
[05/07 01:24:57   3369s] #  DB Export              | 00:00:02|     00:00:01|         1.7|
[05/07 01:24:57   3369s] #  Cell Pin Access        | 00:00:01|     00:00:00|         1.0|
[05/07 01:24:57   3369s] #  Instance Pin Access    | 00:00:03|     00:00:02|         1.6|
[05/07 01:24:57   3369s] #  Data Preparation       | 00:00:02|     00:00:01|         1.4|
[05/07 01:24:57   3369s] #  Line Assignment        | 00:00:10|     00:00:07|         1.4|
[05/07 01:24:57   3369s] #  Detail Routing         | 00:00:42|     00:00:06|         6.9|
[05/07 01:24:57   3369s] #  Shielding              | 00:00:20|     00:00:06|         3.1|
[05/07 01:24:57   3369s] #  Entire Command         | 00:01:24|     00:00:27|         3.2|
[05/07 01:24:57   3369s] #-------------------------+---------+-------------+------------+
[05/07 01:24:57   3369s] #
[05/07 01:24:57   3369s] % End globalDetailRoute (date=05/07 01:24:57, total cpu=0:01:25, real=0:00:27.0, peak res=4394.1M, current mem=3587.2M)
[05/07 01:24:57   3369s]         NanoRoute done. (took cpu=0:01:25 real=0:00:26.8)
[05/07 01:24:57   3369s]       Clock detailed routing done.
[05/07 01:24:57   3370s] Skipping check of guided vs. routed net lengths.
[05/07 01:24:57   3370s] Set FIXED routing status on 295 net(s)
[05/07 01:24:57   3370s] Set FIXED placed status on 287 instance(s)
[05/07 01:24:57   3370s]       Route Remaining Unrouted Nets...
[05/07 01:24:57   3370s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/07 01:24:57   3370s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6747.7M, EPOCH TIME: 1746606297.776910
[05/07 01:24:57   3370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:57   3370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:57   3370s] Cell ORCA_TOP LLGs are deleted
[05/07 01:24:57   3370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:57   3370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:24:57   3370s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:6746.3M, EPOCH TIME: 1746606297.777782
[05/07 01:24:57   3370s] [oiLAM] Zs 10, 11
[05/07 01:24:57   3370s] ### Creating LA Mngr. totSessionCpu=0:56:11 mem=6746.3M
[05/07 01:24:57   3370s] ### Creating LA Mngr, finished. totSessionCpu=0:56:11 mem=6746.3M
[05/07 01:24:57   3370s] Running pre-eGR process
[05/07 01:24:57   3370s] [NR-eGR] Started Early Global Route ( Curr Mem: 6.33 MB )
[05/07 01:24:57   3370s] (I)      Initializing eGR engine (regular)
[05/07 01:24:57   3370s] Set min layer with default ( 2 )
[05/07 01:24:57   3370s] Set max layer with default ( 127 )
[05/07 01:24:57   3370s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:57   3370s] Min route layer (adjusted) = 2
[05/07 01:24:57   3370s] Max route layer (adjusted) = 10
[05/07 01:24:57   3370s] (I)      clean place blk overflow:
[05/07 01:24:57   3370s] (I)      H : enabled 1.00 0
[05/07 01:24:57   3370s] (I)      V : enabled 1.00 0
[05/07 01:24:57   3370s] (I)      Initializing eGR engine (regular)
[05/07 01:24:57   3370s] Set min layer with default ( 2 )
[05/07 01:24:57   3370s] Set max layer with default ( 127 )
[05/07 01:24:57   3370s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:24:57   3370s] Min route layer (adjusted) = 2
[05/07 01:24:57   3370s] Max route layer (adjusted) = 10
[05/07 01:24:57   3370s] (I)      clean place blk overflow:
[05/07 01:24:57   3370s] (I)      H : enabled 1.00 0
[05/07 01:24:57   3370s] (I)      V : enabled 1.00 0
[05/07 01:24:57   3370s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.33 MB )
[05/07 01:24:57   3370s] (I)      Running eGR Regular flow
[05/07 01:24:57   3370s] (I)      # wire layers (front) : 11
[05/07 01:24:57   3370s] (I)      # wire layers (back)  : 0
[05/07 01:24:57   3370s] (I)      min wire layer : 1
[05/07 01:24:57   3370s] (I)      max wire layer : 10
[05/07 01:24:57   3370s] (I)      # cut layers (front) : 10
[05/07 01:24:57   3370s] (I)      # cut layers (back)  : 0
[05/07 01:24:57   3370s] (I)      min cut layer : 1
[05/07 01:24:57   3370s] (I)      max cut layer : 9
[05/07 01:24:57   3370s] (I)      =================================== Layers ===================================
[05/07 01:24:57   3370s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:57   3370s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:24:57   3370s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:57   3370s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:24:57   3370s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:24:57   3370s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:24:57   3370s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:24:57   3370s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:24:57   3370s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:24:57   3370s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:24:57   3370s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:24:57   3370s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:24:57   3370s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:24:57   3370s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:24:57   3370s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:57   3370s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:24:57   3370s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:24:57   3370s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:24:57   3370s] (I)      Started Import and model ( Curr Mem: 6.33 MB )
[05/07 01:24:58   3370s] (I)      == Non-default Options ==
[05/07 01:24:58   3370s] (I)      Maximum routing layer                              : 10
[05/07 01:24:58   3370s] (I)      Top routing layer                                  : 10
[05/07 01:24:58   3370s] (I)      Number of threads                                  : 8
[05/07 01:24:58   3370s] (I)      Route tie net to shape                             : auto
[05/07 01:24:58   3370s] (I)      Method to set GCell size                           : row
[05/07 01:24:58   3370s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:24:58   3370s] (I)      Counted 71407 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:24:58   3370s] (I)      ============== Pin Summary ==============
[05/07 01:24:58   3370s] (I)      +-------+--------+---------+------------+
[05/07 01:24:58   3370s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:24:58   3370s] (I)      +-------+--------+---------+------------+
[05/07 01:24:58   3370s] (I)      |     1 | 161838 |  100.00 |        Pin |
[05/07 01:24:58   3370s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:24:58   3370s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:24:58   3370s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:24:58   3370s] (I)      +-------+--------+---------+------------+
[05/07 01:24:58   3370s] (I)      Use row-based GCell size
[05/07 01:24:58   3370s] (I)      Use row-based GCell align
[05/07 01:24:58   3370s] (I)      layer 0 area = 10000
[05/07 01:24:58   3370s] (I)      layer 1 area = 16000
[05/07 01:24:58   3370s] (I)      layer 2 area = 16000
[05/07 01:24:58   3370s] (I)      layer 3 area = 16000
[05/07 01:24:58   3370s] (I)      layer 4 area = 16000
[05/07 01:24:58   3370s] (I)      layer 5 area = 16000
[05/07 01:24:58   3370s] (I)      layer 6 area = 16000
[05/07 01:24:58   3370s] (I)      layer 7 area = 16000
[05/07 01:24:58   3370s] (I)      layer 8 area = 55000
[05/07 01:24:58   3370s] (I)      layer 9 area = 4000000
[05/07 01:24:58   3370s] (I)      GCell unit size   : 1672
[05/07 01:24:58   3370s] (I)      GCell multiplier  : 1
[05/07 01:24:58   3370s] (I)      GCell row height  : 1672
[05/07 01:24:58   3370s] (I)      Actual row height : 1672
[05/07 01:24:58   3370s] (I)      GCell align ref   : 10032 10032
[05/07 01:24:58   3370s] [NR-eGR] Track table information for default rule: 
[05/07 01:24:58   3370s] [NR-eGR] M1 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M2 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M3 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M4 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M5 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M6 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M7 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M8 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] M9 has single uniform track structure
[05/07 01:24:58   3370s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:24:58   3370s] (I)      ============== Default via ===============
[05/07 01:24:58   3370s] (I)      +---+------------------+-----------------+
[05/07 01:24:58   3370s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:24:58   3370s] (I)      +---+------------------+-----------------+
[05/07 01:24:58   3370s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:24:58   3370s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:24:58   3370s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:24:58   3370s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:24:58   3370s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:24:58   3370s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:24:58   3370s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:24:58   3370s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:24:58   3370s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:24:58   3370s] (I)      +---+------------------+-----------------+
[05/07 01:24:58   3370s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:24:58   3370s] [NR-eGR] Read 108201 PG shapes
[05/07 01:24:58   3370s] [NR-eGR] Read 0 clock shapes
[05/07 01:24:58   3370s] [NR-eGR] Read 0 other shapes
[05/07 01:24:58   3370s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:24:58   3370s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:24:58   3370s] [NR-eGR] #PG Blockages       : 108201
[05/07 01:24:58   3370s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:24:58   3370s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:24:58   3370s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:24:58   3370s] [NR-eGR] #Other Blockages    : 0
[05/07 01:24:58   3370s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:24:58   3370s] (I)      Custom ignore net properties:
[05/07 01:24:58   3370s] (I)      1 : NotLegal
[05/07 01:24:58   3370s] (I)      Default ignore net properties:
[05/07 01:24:58   3370s] (I)      1 : Special
[05/07 01:24:58   3370s] (I)      2 : Analog
[05/07 01:24:58   3370s] (I)      3 : Fixed
[05/07 01:24:58   3370s] (I)      4 : Skipped
[05/07 01:24:58   3370s] (I)      5 : MixedSignal
[05/07 01:24:58   3370s] (I)      Prerouted net properties:
[05/07 01:24:58   3370s] (I)      1 : NotLegal
[05/07 01:24:58   3370s] (I)      2 : Special
[05/07 01:24:58   3370s] (I)      3 : Analog
[05/07 01:24:58   3370s] (I)      4 : Fixed
[05/07 01:24:58   3370s] (I)      5 : Skipped
[05/07 01:24:58   3370s] (I)      6 : MixedSignal
[05/07 01:24:58   3370s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:24:58   3370s] [NR-eGR] #prerouted nets         : 302
[05/07 01:24:58   3370s] [NR-eGR] #prerouted special nets : 0
[05/07 01:24:58   3370s] [NR-eGR] #prerouted wires        : 12915
[05/07 01:24:58   3370s] [NR-eGR] Read 43353 nets ( ignored 302 )
[05/07 01:24:58   3370s] (I)        Front-side 43353 ( ignored 302 )
[05/07 01:24:58   3370s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:24:58   3370s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:24:58   3370s] (I)      Reading macro buffers
[05/07 01:24:58   3370s] (I)      Number of macros with buffers: 0
[05/07 01:24:58   3370s] (I)      early_global_route_priority property id does not exist.
[05/07 01:24:58   3370s] (I)      Read Num Blocks=131221  Num Prerouted Wires=12915  Num CS=0
[05/07 01:24:58   3370s] (I)      Layer 1 (V) : #blockages 30179 : #preroutes 5941
[05/07 01:24:58   3370s] (I)      Layer 2 (H) : #blockages 29970 : #preroutes 4690
[05/07 01:24:58   3370s] (I)      Layer 3 (V) : #blockages 21914 : #preroutes 1257
[05/07 01:24:58   3370s] (I)      Layer 4 (H) : #blockages 22619 : #preroutes 573
[05/07 01:24:58   3370s] (I)      Layer 5 (V) : #blockages 15159 : #preroutes 254
[05/07 01:24:58   3370s] (I)      Layer 6 (H) : #blockages 10481 : #preroutes 161
[05/07 01:24:58   3370s] (I)      Layer 7 (V) : #blockages 899 : #preroutes 36
[05/07 01:24:58   3370s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 3
[05/07 01:24:58   3370s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:24:58   3370s] (I)      Number of ignored nets                =    302
[05/07 01:24:58   3370s] (I)      Number of connected nets              =      0
[05/07 01:24:58   3370s] (I)      Number of fixed nets                  =    302.  Ignored: Yes
[05/07 01:24:58   3370s] (I)      Number of clock nets                  =    302.  Ignored: No
[05/07 01:24:58   3370s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:24:58   3370s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:24:58   3370s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:24:58   3370s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:24:58   3370s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:24:58   3370s] (I)      Ndr track 0 does not exist
[05/07 01:24:58   3370s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:24:58   3370s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:24:58   3370s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:24:58   3370s] (I)      Site width          :   152  (dbu)
[05/07 01:24:58   3370s] (I)      Row height          :  1672  (dbu)
[05/07 01:24:58   3370s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:24:58   3370s] (I)      GCell width         :  1672  (dbu)
[05/07 01:24:58   3370s] (I)      GCell height        :  1672  (dbu)
[05/07 01:24:58   3370s] (I)      Grid                :   588   356    10
[05/07 01:24:58   3370s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:24:58   3370s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:24:58   3370s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:24:58   3370s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:24:58   3370s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:24:58   3370s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:24:58   3370s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:24:58   3370s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:24:58   3370s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:24:58   3370s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:24:58   3370s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:24:58   3370s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:24:58   3370s] (I)      --------------------------------------------------------
[05/07 01:24:58   3370s] 
[05/07 01:24:58   3370s] [NR-eGR] ============ Routing rule table ============
[05/07 01:24:58   3370s] [NR-eGR] Rule id: 3  Nets: 43051
[05/07 01:24:58   3370s] [NR-eGR] ========================================
[05/07 01:24:58   3370s] [NR-eGR] 
[05/07 01:24:58   3370s] (I)      ======== NDR :  =========
[05/07 01:24:58   3370s] (I)      +--------------+--------+
[05/07 01:24:58   3370s] (I)      |           ID |      0 |
[05/07 01:24:58   3370s] (I)      |         Name |        |
[05/07 01:24:58   3370s] (I)      |      Default |     no |
[05/07 01:24:58   3370s] (I)      |  Clk Special |     no |
[05/07 01:24:58   3370s] (I)      | Hard spacing |     no |
[05/07 01:24:58   3370s] (I)      |    NDR track | (none) |
[05/07 01:24:58   3370s] (I)      |      NDR via | (none) |
[05/07 01:24:58   3370s] (I)      |  Extra space |      0 |
[05/07 01:24:58   3370s] (I)      |      Shields |      2 |
[05/07 01:24:58   3370s] (I)      |   Demand (H) |      3 |
[05/07 01:24:58   3370s] (I)      |   Demand (V) |      3 |
[05/07 01:24:58   3370s] (I)      |        #Nets |      0 |
[05/07 01:24:58   3370s] (I)      +--------------+--------+
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      ======== NDR :  =========
[05/07 01:24:58   3370s] (I)      +--------------+--------+
[05/07 01:24:58   3370s] (I)      |           ID |      1 |
[05/07 01:24:58   3370s] (I)      |         Name |        |
[05/07 01:24:58   3370s] (I)      |      Default |     no |
[05/07 01:24:58   3370s] (I)      |  Clk Special |     no |
[05/07 01:24:58   3370s] (I)      | Hard spacing |     no |
[05/07 01:24:58   3370s] (I)      |    NDR track | (none) |
[05/07 01:24:58   3370s] (I)      |      NDR via | (none) |
[05/07 01:24:58   3370s] (I)      |  Extra space |      1 |
[05/07 01:24:58   3370s] (I)      |      Shields |      0 |
[05/07 01:24:58   3370s] (I)      |   Demand (H) |      2 |
[05/07 01:24:58   3370s] (I)      |   Demand (V) |      2 |
[05/07 01:24:58   3370s] (I)      |        #Nets |      0 |
[05/07 01:24:58   3370s] (I)      +--------------+--------+
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:24:58   3370s] (I)      +--------------+----------+
[05/07 01:24:58   3370s] (I)      |           ID |        2 |
[05/07 01:24:58   3370s] (I)      |         Name | CTS_RULE |
[05/07 01:24:58   3370s] (I)      |      Default |       no |
[05/07 01:24:58   3370s] (I)      |  Clk Special |       no |
[05/07 01:24:58   3370s] (I)      | Hard spacing |       no |
[05/07 01:24:58   3370s] (I)      |    NDR track |   (none) |
[05/07 01:24:58   3370s] (I)      |      NDR via |   (none) |
[05/07 01:24:58   3370s] (I)      |  Extra space |        0 |
[05/07 01:24:58   3370s] (I)      |      Shields |        0 |
[05/07 01:24:58   3370s] (I)      |   Demand (H) |        3 |
[05/07 01:24:58   3370s] (I)      |   Demand (V) |        3 |
[05/07 01:24:58   3370s] (I)      |        #Nets |        0 |
[05/07 01:24:58   3370s] (I)      +--------------+----------+
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:24:58   3370s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      ======== NDR :  =========
[05/07 01:24:58   3370s] (I)      +--------------+--------+
[05/07 01:24:58   3370s] (I)      |           ID |      3 |
[05/07 01:24:58   3370s] (I)      |         Name |        |
[05/07 01:24:58   3370s] (I)      |      Default |    yes |
[05/07 01:24:58   3370s] (I)      |  Clk Special |     no |
[05/07 01:24:58   3370s] (I)      | Hard spacing |     no |
[05/07 01:24:58   3370s] (I)      |    NDR track | (none) |
[05/07 01:24:58   3370s] (I)      |      NDR via | (none) |
[05/07 01:24:58   3370s] (I)      |  Extra space |      0 |
[05/07 01:24:58   3370s] (I)      |      Shields |      0 |
[05/07 01:24:58   3370s] (I)      |   Demand (H) |      1 |
[05/07 01:24:58   3370s] (I)      |   Demand (V) |      1 |
[05/07 01:24:58   3370s] (I)      |        #Nets |  43051 |
[05/07 01:24:58   3370s] (I)      +--------------+--------+
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:24:58   3370s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:24:58   3370s] (I)      =============== Blocked Tracks ===============
[05/07 01:24:58   3370s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:58   3370s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:24:58   3370s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:58   3370s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:24:58   3370s] (I)      |     2 | 2300828 |   999360 |        43.43% |
[05/07 01:24:58   3370s] (I)      |     3 | 1148364 |   478882 |        41.70% |
[05/07 01:24:58   3370s] (I)      |     4 | 1150592 |   500402 |        43.49% |
[05/07 01:24:58   3370s] (I)      |     5 |  573888 |   253185 |        44.12% |
[05/07 01:24:58   3370s] (I)      |     6 |  574940 |    24759 |         4.31% |
[05/07 01:24:58   3370s] (I)      |     7 |  286944 |    30487 |        10.62% |
[05/07 01:24:58   3370s] (I)      |     8 |  287292 |    24762 |         8.62% |
[05/07 01:24:58   3370s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:24:58   3370s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:24:58   3370s] (I)      +-------+---------+----------+---------------+
[05/07 01:24:58   3370s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.54 sec, Curr Mem: 6.37 MB )
[05/07 01:24:58   3370s] (I)      Delete wires for 43051 nets (async)
[05/07 01:24:58   3370s] (I)      Reset routing kernel
[05/07 01:24:58   3370s] (I)      Started Global Routing ( Curr Mem: 6.37 MB )
[05/07 01:24:58   3370s] (I)      totalPins=159702  totalGlobalPin=155949 (97.65%)
[05/07 01:24:58   3370s] (I)      ================= Net Group Info =================
[05/07 01:24:58   3370s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:58   3370s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:24:58   3370s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:58   3370s] (I)      |  1 |          43051 |        M2(2) |  MRDL(10) |
[05/07 01:24:58   3370s] (I)      +----+----------------+--------------+-----------+
[05/07 01:24:58   3370s] (I)      total 2D Cap : 4290847 = (1397756 H, 2893091 V)
[05/07 01:24:58   3370s] (I)      total 2D Demand : 35695 = (15276 H, 20419 V)
[05/07 01:24:58   3370s] (I)      #blocked GCells = 0
[05/07 01:24:58   3370s] (I)      #regions = 1
[05/07 01:24:58   3370s] (I)      Adjusted 0 GCells for pin access
[05/07 01:24:58   3370s] [NR-eGR] Layer group 1: route 43051 net(s) in layer range [2, 10]
[05/07 01:24:58   3370s] (I)      
[05/07 01:24:58   3370s] (I)      ============  Phase 1a Route ============
[05/07 01:24:58   3372s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/07 01:24:58   3372s] (I)      Usage: 538636 = (318377 H, 220259 V) = (22.78% H, 7.61% V) = (5.323e+05um H, 3.683e+05um V)
[05/07 01:24:58   3372s] (I)      
[05/07 01:24:58   3372s] (I)      ============  Phase 1b Route ============
[05/07 01:24:58   3372s] (I)      Usage: 539025 = (318474 H, 220551 V) = (22.78% H, 7.62% V) = (5.325e+05um H, 3.688e+05um V)
[05/07 01:24:58   3372s] (I)      Overflow of layer group 1: 1.47% H + 0.03% V. EstWL: 9.012498e+05um
[05/07 01:24:58   3372s] (I)      Congestion metric : 2.75%H 0.07%V, 2.82%HV
[05/07 01:24:58   3372s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:24:59   3372s] (I)      
[05/07 01:24:59   3372s] (I)      ============  Phase 1c Route ============
[05/07 01:24:59   3372s] (I)      Level2 Grid: 118 x 72
[05/07 01:24:59   3372s] (I)      Usage: 539373 = (318492 H, 220881 V) = (22.79% H, 7.63% V) = (5.325e+05um H, 3.693e+05um V)
[05/07 01:24:59   3372s] (I)      
[05/07 01:24:59   3372s] (I)      ============  Phase 1d Route ============
[05/07 01:24:59   3373s] (I)      Usage: 540493 = (318572 H, 221921 V) = (22.79% H, 7.67% V) = (5.327e+05um H, 3.711e+05um V)
[05/07 01:24:59   3373s] (I)      
[05/07 01:24:59   3373s] (I)      ============  Phase 1e Route ============
[05/07 01:24:59   3373s] (I)      Usage: 540493 = (318572 H, 221921 V) = (22.79% H, 7.67% V) = (5.327e+05um H, 3.711e+05um V)
[05/07 01:24:59   3373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.037043e+05um
[05/07 01:24:59   3373s] (I)      
[05/07 01:24:59   3373s] (I)      ============  Phase 1l Route ============
[05/07 01:24:59   3374s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:24:59   3374s] (I)      Layer  2:    1346681    175374       324      905861     1390279    (39.45%) 
[05/07 01:24:59   3374s] (I)      Layer  3:     675404    224846      1743      458188      691158    (39.87%) 
[05/07 01:24:59   3374s] (I)      Layer  4:     662383     90941        35      454872      693198    (39.62%) 
[05/07 01:24:59   3374s] (I)      Layer  5:     324650     84254       340      225712      348961    (39.28%) 
[05/07 01:24:59   3374s] (I)      Layer  6:     553529     28760        55           0      574035    ( 0.00%) 
[05/07 01:24:59   3374s] (I)      Layer  7:     256362     38950       336       15958      271378    ( 5.55%) 
[05/07 01:24:59   3374s] (I)      Layer  8:     261851      2032         1       23423      263594    ( 8.16%) 
[05/07 01:24:59   3374s] (I)      Layer  9:     143228      3442         2       45199       98469    (31.46%) 
[05/07 01:24:59   3374s] (I)      Layer 10:      71355         3         0       47226       24528    (65.82%) 
[05/07 01:24:59   3374s] (I)      Total:       4295443    648602      2836     2176438     4355599    (33.32%) 
[05/07 01:24:59   3374s] (I)      
[05/07 01:24:59   3374s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:24:59   3374s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:24:59   3374s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:24:59   3374s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:24:59   3374s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:24:59   3374s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:59   3374s] [NR-eGR]      M2 ( 2)       193( 0.15%)        22( 0.02%)   ( 0.17%) 
[05/07 01:24:59   3374s] [NR-eGR]      M3 ( 3)      1412( 1.12%)        30( 0.02%)   ( 1.15%) 
[05/07 01:24:59   3374s] [NR-eGR]      M4 ( 4)        34( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/07 01:24:59   3374s] [NR-eGR]      M5 ( 5)       327( 0.26%)         2( 0.00%)   ( 0.26%) 
[05/07 01:24:59   3374s] [NR-eGR]      M6 ( 6)        38( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/07 01:24:59   3374s] [NR-eGR]      M7 ( 7)       246( 0.12%)        23( 0.01%)   ( 0.14%) 
[05/07 01:24:59   3374s] [NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:59   3374s] [NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:59   3374s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:24:59   3374s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:24:59   3374s] [NR-eGR]        Total      2253( 0.17%)        79( 0.01%)   ( 0.18%) 
[05/07 01:24:59   3374s] [NR-eGR] 
[05/07 01:24:59   3374s] (I)      Finished Global Routing ( CPU: 4.36 sec, Real: 1.51 sec, Curr Mem: 6.40 MB )
[05/07 01:24:59   3374s] (I)      Updating congestion map
[05/07 01:24:59   3375s] (I)      total 2D Cap : 4313294 = (1405439 H, 2907855 V)
[05/07 01:24:59   3375s] [NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[05/07 01:24:59   3375s] (I)      Running track assignment and export wires
[05/07 01:24:59   3375s] (I)      ============= Track Assignment ============
[05/07 01:24:59   3375s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.38 MB )
[05/07 01:24:59   3375s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:24:59   3375s] (I)      Run Multi-thread track assignment
[05/07 01:25:00   3377s] (I)      Finished Track Assignment (8T) ( CPU: 2.18 sec, Real: 0.35 sec, Curr Mem: 6.42 MB )
[05/07 01:25:00   3377s] (I)      Started Export ( Curr Mem: 6.42 MB )
[05/07 01:25:00   3378s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:25:00   3378s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/07 01:25:00   3378s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:25:01   3378s] [NR-eGR]               Length (um)    Vias 
[05/07 01:25:01   3378s] [NR-eGR] ----------------------------------
[05/07 01:25:01   3378s] [NR-eGR]  M1    (1H)             0  163635 
[05/07 01:25:01   3378s] [NR-eGR]  M2    (2V)        229051  218295 
[05/07 01:25:01   3378s] [NR-eGR]  M3    (3H)        354150   68855 
[05/07 01:25:01   3378s] [NR-eGR]  M4    (4V)        142618   15853 
[05/07 01:25:01   3378s] [NR-eGR]  M5    (5H)        138893    4481 
[05/07 01:25:01   3378s] [NR-eGR]  M6    (6V)         46837    2363 
[05/07 01:25:01   3378s] [NR-eGR]  M7    (7H)         65237     409 
[05/07 01:25:01   3378s] [NR-eGR]  M8    (8V)          3422     136 
[05/07 01:25:01   3378s] [NR-eGR]  M9    (9H)          5804       2 
[05/07 01:25:01   3378s] [NR-eGR]  MRDL  (10V)            5       0 
[05/07 01:25:01   3378s] [NR-eGR] ----------------------------------
[05/07 01:25:01   3378s] [NR-eGR]        Total       986016  474029 
[05/07 01:25:01   3378s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:25:01   3378s] [NR-eGR] Total half perimeter of net bounding box: 859050um
[05/07 01:25:01   3378s] [NR-eGR] Total length: 986016um, number of vias: 474029
[05/07 01:25:01   3378s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:25:01   3378s] (I)      == Layer wire length by net rule ==
[05/07 01:25:01   3378s] (I)                     Default  CTS_RULE 
[05/07 01:25:01   3378s] (I)      ---------------------------------
[05/07 01:25:01   3378s] (I)       M1    (1H)        0um       0um 
[05/07 01:25:01   3378s] (I)       M2    (2V)   229038um      13um 
[05/07 01:25:01   3378s] (I)       M3    (3H)   354148um       1um 
[05/07 01:25:01   3378s] (I)       M4    (4V)   142617um       1um 
[05/07 01:25:01   3378s] (I)       M5    (5H)   138892um       1um 
[05/07 01:25:01   3378s] (I)       M6    (6V)    46830um       7um 
[05/07 01:25:01   3378s] (I)       M7    (7H)    63916um    1321um 
[05/07 01:25:01   3378s] (I)       M8    (8V)     2647um     775um 
[05/07 01:25:01   3378s] (I)       M9    (9H)     5804um       0um 
[05/07 01:25:01   3378s] (I)       MRDL  (10V)       5um       0um 
[05/07 01:25:01   3378s] (I)      ---------------------------------
[05/07 01:25:01   3378s] (I)             Total  983897um    2119um 
[05/07 01:25:01   3378s] (I)      == Layer via count by net rule ==
[05/07 01:25:01   3378s] (I)                    Default  CTS_RULE 
[05/07 01:25:01   3378s] (I)      --------------------------------
[05/07 01:25:01   3378s] (I)       M1    (1H)    163607        28 
[05/07 01:25:01   3378s] (I)       M2    (2V)    218267        28 
[05/07 01:25:01   3378s] (I)       M3    (3H)     68827        28 
[05/07 01:25:01   3378s] (I)       M4    (4V)     15825        28 
[05/07 01:25:01   3378s] (I)       M5    (5H)      4453        28 
[05/07 01:25:01   3378s] (I)       M6    (6V)      2334        29 
[05/07 01:25:01   3378s] (I)       M7    (7H)       371        38 
[05/07 01:25:01   3378s] (I)       M8    (8V)       136         0 
[05/07 01:25:01   3378s] (I)       M9    (9H)         2         0 
[05/07 01:25:01   3378s] (I)       MRDL  (10V)        0         0 
[05/07 01:25:01   3378s] (I)      --------------------------------
[05/07 01:25:01   3378s] (I)             Total   473822       207 
[05/07 01:25:01   3379s] (I)      Finished Export ( CPU: 1.96 sec, Real: 0.88 sec, Curr Mem: 6.41 MB )
[05/07 01:25:01   3379s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:25:01   3379s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.18 sec, Real: 3.40 sec, Curr Mem: 6.39 MB )
[05/07 01:25:01   3379s] [NR-eGR] Finished Early Global Route ( CPU: 9.25 sec, Real: 3.47 sec, Curr Mem: 6.32 MB )
[05/07 01:25:01   3379s] (I)      ========================================= Runtime Summary ==========================================
[05/07 01:25:01   3379s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/07 01:25:01   3379s] (I)      ----------------------------------------------------------------------------------------------------
[05/07 01:25:01   3379s] (I)       Early Global Route                             100.00%  900.66 sec  904.12 sec  3.47 sec  9.25 sec 
[05/07 01:25:01   3379s] (I)       +-Early Global Route kernel                     98.00%  900.66 sec  904.06 sec  3.40 sec  9.18 sec 
[05/07 01:25:01   3379s] (I)       | +-Import and model                            15.58%  900.67 sec  901.21 sec  0.54 sec  0.57 sec 
[05/07 01:25:01   3379s] (I)       | | +-Create place DB                            6.78%  900.67 sec  900.91 sec  0.23 sec  0.24 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Import place data                        6.77%  900.67 sec  900.91 sec  0.23 sec  0.24 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Read instances and placement           1.36%  900.67 sec  900.72 sec  0.05 sec  0.05 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Read nets                              5.27%  900.72 sec  900.91 sec  0.18 sec  0.19 sec 
[05/07 01:25:01   3379s] (I)       | | +-Create route DB                            7.26%  900.91 sec  901.16 sec  0.25 sec  0.26 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Import route data (8T)                   7.23%  900.91 sec  901.16 sec  0.25 sec  0.26 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.26%  900.95 sec  900.99 sec  0.04 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read routing blockages               0.00%  900.95 sec  900.95 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read instance blockages              0.45%  900.95 sec  900.96 sec  0.02 sec  0.01 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read PG blockages                    0.70%  900.96 sec  900.99 sec  0.02 sec  0.04 sec 
[05/07 01:25:01   3379s] (I)       | | | | | | +-Allocate memory for PG via list    0.16%  900.96 sec  900.97 sec  0.01 sec  0.01 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read clock blockages                 0.00%  900.99 sec  900.99 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read other blockages                 0.00%  900.99 sec  900.99 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read halo blockages                  0.03%  900.99 sec  900.99 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Read boundary cut boxes              0.00%  900.99 sec  900.99 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Read blackboxes                        0.00%  900.99 sec  900.99 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Read prerouted                         1.03%  900.99 sec  901.03 sec  0.04 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Read nets                              0.77%  901.03 sec  901.05 sec  0.03 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Set up via pillars                     0.04%  901.06 sec  901.06 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Initialize 3D grid graph               0.32%  901.07 sec  901.08 sec  0.01 sec  0.02 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Model blockage capacity                2.32%  901.08 sec  901.16 sec  0.08 sec  0.07 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Initialize 3D capacity               2.08%  901.08 sec  901.15 sec  0.07 sec  0.07 sec 
[05/07 01:25:01   3379s] (I)       | | +-Read aux data                              0.00%  901.16 sec  901.16 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | +-Others data preparation                    0.00%  901.16 sec  901.16 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | +-Create route kernel                        1.12%  901.16 sec  901.20 sec  0.04 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)       | +-Global Routing                              43.67%  901.22 sec  902.74 sec  1.51 sec  4.36 sec 
[05/07 01:25:01   3379s] (I)       | | +-Initialization                             0.64%  901.22 sec  901.24 sec  0.02 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)       | | +-Net group 1                               40.42%  901.25 sec  902.65 sec  1.40 sec  4.25 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Generate topology (8T)                   2.11%  901.25 sec  901.32 sec  0.07 sec  0.18 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Phase 1a                                 9.26%  901.40 sec  901.72 sec  0.32 sec  1.22 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Pattern routing (8T)                   7.36%  901.40 sec  901.65 sec  0.25 sec  1.15 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.97%  901.66 sec  901.69 sec  0.03 sec  0.04 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Add via demand to 2D                   0.81%  901.69 sec  901.72 sec  0.03 sec  0.02 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Phase 1b                                 5.28%  901.72 sec  901.90 sec  0.18 sec  0.32 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Monotonic routing (8T)                 2.34%  901.72 sec  901.80 sec  0.08 sec  0.22 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Phase 1c                                 1.67%  901.90 sec  901.96 sec  0.06 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Two level Routing                      1.67%  901.90 sec  901.96 sec  0.06 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Two Level Routing (Regular)          1.33%  901.91 sec  901.95 sec  0.05 sec  0.05 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Two Level Routing (Strong)           0.24%  901.95 sec  901.96 sec  0.01 sec  0.01 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Phase 1d                                 7.57%  901.96 sec  902.22 sec  0.26 sec  0.94 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Detoured routing (8T)                  7.50%  901.96 sec  902.22 sec  0.26 sec  0.94 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Phase 1e                                 1.56%  902.23 sec  902.28 sec  0.05 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Route legalization                     1.48%  902.23 sec  902.28 sec  0.05 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)       | | | | | +-Legalize Blockage Violations         1.44%  902.23 sec  902.28 sec  0.05 sec  0.05 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Phase 1l                                10.55%  902.28 sec  902.65 sec  0.37 sec  1.40 sec 
[05/07 01:25:01   3379s] (I)       | | | | +-Layer assignment (8T)                  9.93%  902.30 sec  902.65 sec  0.34 sec  1.37 sec 
[05/07 01:25:01   3379s] (I)       | +-Export cong map                              1.64%  902.74 sec  902.79 sec  0.06 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)       | | +-Export 2D cong map                         0.20%  902.79 sec  902.79 sec  0.01 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | +-Extract Global 3D Wires                      0.70%  902.80 sec  902.82 sec  0.02 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)       | +-Track Assignment (8T)                        9.96%  902.82 sec  903.17 sec  0.35 sec  2.18 sec 
[05/07 01:25:01   3379s] (I)       | | +-Initialization                             0.20%  902.82 sec  902.83 sec  0.01 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | | +-Track Assignment Kernel                    9.62%  902.83 sec  903.16 sec  0.33 sec  2.17 sec 
[05/07 01:25:01   3379s] (I)       | | +-Free Memory                                0.00%  903.17 sec  903.17 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | +-Export                                      25.45%  903.17 sec  904.05 sec  0.88 sec  1.96 sec 
[05/07 01:25:01   3379s] (I)       | | +-Export DB wires                           14.22%  903.17 sec  903.66 sec  0.49 sec  1.24 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Export all nets (8T)                    12.75%  903.18 sec  903.62 sec  0.44 sec  1.01 sec 
[05/07 01:25:01   3379s] (I)       | | | +-Set wire vias (8T)                       1.04%  903.62 sec  903.66 sec  0.04 sec  0.22 sec 
[05/07 01:25:01   3379s] (I)       | | +-Report wirelength                          8.74%  903.66 sec  903.96 sec  0.30 sec  0.31 sec 
[05/07 01:25:01   3379s] (I)       | | +-Update net boxes                           2.32%  903.96 sec  904.04 sec  0.08 sec  0.41 sec 
[05/07 01:25:01   3379s] (I)       | | +-Update timing                              0.00%  904.05 sec  904.05 sec  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)       | +-Postprocess design                           0.35%  904.05 sec  904.06 sec  0.01 sec  0.02 sec 
[05/07 01:25:01   3379s] (I)      ======================= Summary by functions ========================
[05/07 01:25:01   3379s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:25:01   3379s] (I)      ---------------------------------------------------------------------
[05/07 01:25:01   3379s] (I)        0  Early Global Route                  100.00%  3.47 sec  9.25 sec 
[05/07 01:25:01   3379s] (I)        1  Early Global Route kernel            98.00%  3.40 sec  9.18 sec 
[05/07 01:25:01   3379s] (I)        2  Global Routing                       43.67%  1.51 sec  4.36 sec 
[05/07 01:25:01   3379s] (I)        2  Export                               25.45%  0.88 sec  1.96 sec 
[05/07 01:25:01   3379s] (I)        2  Import and model                     15.58%  0.54 sec  0.57 sec 
[05/07 01:25:01   3379s] (I)        2  Track Assignment (8T)                 9.96%  0.35 sec  2.18 sec 
[05/07 01:25:01   3379s] (I)        2  Export cong map                       1.64%  0.06 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)        2  Extract Global 3D Wires               0.70%  0.02 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)        2  Postprocess design                    0.35%  0.01 sec  0.02 sec 
[05/07 01:25:01   3379s] (I)        3  Net group 1                          40.42%  1.40 sec  4.25 sec 
[05/07 01:25:01   3379s] (I)        3  Export DB wires                      14.22%  0.49 sec  1.24 sec 
[05/07 01:25:01   3379s] (I)        3  Track Assignment Kernel               9.62%  0.33 sec  2.17 sec 
[05/07 01:25:01   3379s] (I)        3  Report wirelength                     8.74%  0.30 sec  0.31 sec 
[05/07 01:25:01   3379s] (I)        3  Create route DB                       7.26%  0.25 sec  0.26 sec 
[05/07 01:25:01   3379s] (I)        3  Create place DB                       6.78%  0.23 sec  0.24 sec 
[05/07 01:25:01   3379s] (I)        3  Update net boxes                      2.32%  0.08 sec  0.41 sec 
[05/07 01:25:01   3379s] (I)        3  Create route kernel                   1.12%  0.04 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)        3  Initialization                        0.84%  0.03 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)        3  Export 2D cong map                    0.20%  0.01 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        4  Export all nets (8T)                 12.75%  0.44 sec  1.01 sec 
[05/07 01:25:01   3379s] (I)        4  Phase 1l                             10.55%  0.37 sec  1.40 sec 
[05/07 01:25:01   3379s] (I)        4  Phase 1a                              9.26%  0.32 sec  1.22 sec 
[05/07 01:25:01   3379s] (I)        4  Phase 1d                              7.57%  0.26 sec  0.94 sec 
[05/07 01:25:01   3379s] (I)        4  Import route data (8T)                7.23%  0.25 sec  0.26 sec 
[05/07 01:25:01   3379s] (I)        4  Import place data                     6.77%  0.23 sec  0.24 sec 
[05/07 01:25:01   3379s] (I)        4  Phase 1b                              5.28%  0.18 sec  0.32 sec 
[05/07 01:25:01   3379s] (I)        4  Generate topology (8T)                2.11%  0.07 sec  0.18 sec 
[05/07 01:25:01   3379s] (I)        4  Phase 1c                              1.67%  0.06 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)        4  Phase 1e                              1.56%  0.05 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)        4  Set wire vias (8T)                    1.04%  0.04 sec  0.22 sec 
[05/07 01:25:01   3379s] (I)        5  Layer assignment (8T)                 9.93%  0.34 sec  1.37 sec 
[05/07 01:25:01   3379s] (I)        5  Detoured routing (8T)                 7.50%  0.26 sec  0.94 sec 
[05/07 01:25:01   3379s] (I)        5  Pattern routing (8T)                  7.36%  0.25 sec  1.15 sec 
[05/07 01:25:01   3379s] (I)        5  Read nets                             6.04%  0.21 sec  0.22 sec 
[05/07 01:25:01   3379s] (I)        5  Monotonic routing (8T)                2.34%  0.08 sec  0.22 sec 
[05/07 01:25:01   3379s] (I)        5  Model blockage capacity               2.32%  0.08 sec  0.07 sec 
[05/07 01:25:01   3379s] (I)        5  Two level Routing                     1.67%  0.06 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)        5  Route legalization                    1.48%  0.05 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)        5  Read instances and placement          1.36%  0.05 sec  0.05 sec 
[05/07 01:25:01   3379s] (I)        5  Read blockages ( Layer 2-10 )         1.26%  0.04 sec  0.06 sec 
[05/07 01:25:01   3379s] (I)        5  Read prerouted                        1.03%  0.04 sec  0.03 sec 
[05/07 01:25:01   3379s] (I)        5  Pattern Routing Avoiding Blockages    0.97%  0.03 sec  0.04 sec 
[05/07 01:25:01   3379s] (I)        5  Add via demand to 2D                  0.81%  0.03 sec  0.02 sec 
[05/07 01:25:01   3379s] (I)        5  Initialize 3D grid graph              0.32%  0.01 sec  0.02 sec 
[05/07 01:25:01   3379s] (I)        5  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        6  Initialize 3D capacity                2.08%  0.07 sec  0.07 sec 
[05/07 01:25:01   3379s] (I)        6  Legalize Blockage Violations          1.44%  0.05 sec  0.05 sec 
[05/07 01:25:01   3379s] (I)        6  Two Level Routing (Regular)           1.33%  0.05 sec  0.05 sec 
[05/07 01:25:01   3379s] (I)        6  Read PG blockages                     0.70%  0.02 sec  0.04 sec 
[05/07 01:25:01   3379s] (I)        6  Read instance blockages               0.45%  0.02 sec  0.01 sec 
[05/07 01:25:01   3379s] (I)        6  Two Level Routing (Strong)            0.24%  0.01 sec  0.01 sec 
[05/07 01:25:01   3379s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:25:01   3379s] (I)        7  Allocate memory for PG via list       0.16%  0.01 sec  0.01 sec 
[05/07 01:25:01   3379s] Running post-eGR process
[05/07 01:25:01   3379s]       Route Remaining Unrouted Nets done. (took cpu=0:00:09.3 real=0:00:03.5)
[05/07 01:25:01   3379s]     Routing using NR in eGR->NR Step done.
[05/07 01:25:01   3379s] Net route status summary:
[05/07 01:25:01   3379s]   Clock:       313 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=302, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:25:01   3379s]   Non-clock: 46940 (unrouted=3889, trialRouted=43051, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:25:01   3379s] 
[05/07 01:25:01   3379s] CCOPT: Done with clock implementation routing.
[05/07 01:25:01   3379s] 
[05/07 01:25:01   3379s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:40 real=0:00:34.5)
[05/07 01:25:01   3379s]   Clock implementation routing done.
[05/07 01:25:01   3379s]   Leaving CCOpt scope - extractRC...
[05/07 01:25:01   3379s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/07 01:25:01   3379s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:25:01   3379s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:25:01   3379s] Extraction called for design 'ORCA_TOP' of instances=40818 and nets=47253 using extraction engine 'preRoute' .
[05/07 01:25:01   3379s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:25:01   3379s] RC Extraction called in multi-corner(2) mode.
[05/07 01:25:01   3379s] RCMode: PreRoute
[05/07 01:25:01   3379s]       RC Corner Indexes            0       1   
[05/07 01:25:01   3379s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:25:01   3379s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:25:01   3379s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:25:01   3379s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:25:01   3379s] Shrink Factor                : 1.00000
[05/07 01:25:01   3379s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:25:01   3379s] Using capacitance table file ...
[05/07 01:25:01   3379s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:25:01   3379s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:25:01   3379s] eee: pegSigSF=1.070000
[05/07 01:25:01   3379s] Initializing multi-corner capacitance tables ... 
[05/07 01:25:01   3379s] Initializing multi-corner resistance tables ...
[05/07 01:25:01   3379s] eee: Grid unit RC data computation started
[05/07 01:25:02   3380s] eee: Grid unit RC data computation completed
[05/07 01:25:02   3380s] eee: l=1 avDens=0.126189 usedTrk=14259.505679 availTrk=113001.190168 sigTrk=14259.505679
[05/07 01:25:02   3380s] eee: l=2 avDens=0.124794 usedTrk=13781.602140 availTrk=110434.512941 sigTrk=13781.602140
[05/07 01:25:02   3380s] eee: l=3 avDens=0.385183 usedTrk=21248.851577 availTrk=55165.665899 sigTrk=21248.851577
[05/07 01:25:02   3380s] eee: l=4 avDens=0.186466 usedTrk=10403.749766 availTrk=55794.495279 sigTrk=10403.749766
[05/07 01:25:02   3380s] eee: l=5 avDens=0.372855 usedTrk=10848.576969 availTrk=29095.935116 sigTrk=10848.576969
[05/07 01:25:02   3380s] eee: l=6 avDens=0.117980 usedTrk=6180.683491 availTrk=52387.500000 sigTrk=6180.683491
[05/07 01:25:02   3380s] eee: l=7 avDens=0.326027 usedTrk=9059.872964 availTrk=27788.750000 sigTrk=9086.273560
[05/07 01:25:02   3380s] eee: l=8 avDens=0.075206 usedTrk=1065.110289 availTrk=14162.500000 sigTrk=1065.110289
[05/07 01:25:02   3380s] eee: l=9 avDens=0.087822 usedTrk=347.171830 availTrk=3953.125000 sigTrk=347.171830
[05/07 01:25:02   3380s] eee: l=10 avDens=0.014099 usedTrk=0.290789 availTrk=20.625000 sigTrk=0.290789
[05/07 01:25:02   3380s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:25:02   3380s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:25:02   3380s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.361674 uaWl=1.000000 uaWlH=0.400400 aWlH=0.000000 lMod=0 pMax=0.887500 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:25:02   3380s] eee: NetCapCache creation started. (Current Mem: 6750.508M) 
[05/07 01:25:02   3380s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 6750.508M) 
[05/07 01:25:02   3380s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:25:02   3380s] eee: Metal Layers Info:
[05/07 01:25:02   3380s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:25:02   3380s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:25:02   3380s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:25:02   3380s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:25:02   3380s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:25:02   3380s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:25:02   3380s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:25:02   3380s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:25:02   3380s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:25:02   3380s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:25:02   3380s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:25:02   3380s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:25:02   3380s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:25:02   3380s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:25:02   3380s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:25:02   3380s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 6750.508M)
[05/07 01:25:02   3380s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/07 01:25:02   3380s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/07 01:25:02   3380s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:25:02   3380s] End AAE Lib Interpolated Model. (MEM=6750.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:25:02   3381s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[05/07 01:25:02   3381s]   Clock DAG hash after routing clock trees: 12537433066660920557 17245665995960953200
[05/07 01:25:02   3381s]   CTS services accumulated run-time stats after routing clock trees:
[05/07 01:25:02   3381s]     delay calculator: calls=167484, total_wall_time=11.165s, mean_wall_time=0.067ms
[05/07 01:25:02   3381s]     legalizer: calls=386312, total_wall_time=3.484s, mean_wall_time=0.009ms
[05/07 01:25:02   3381s]     steiner router: calls=75550, total_wall_time=16.115s, mean_wall_time=0.213ms
[05/07 01:25:02   3381s]   Clock DAG stats after routing clock trees:
[05/07 01:25:02   3381s]     cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
[05/07 01:25:02   3381s]     sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:02   3381s]     misc counts      : r=21, pp=1, mci=39
[05/07 01:25:02   3381s]     cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
[05/07 01:25:02   3381s]     cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
[05/07 01:25:02   3381s]     sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:02   3381s]     wire capacitance : top=191.853fF, trunk=1149.336fF, leaf=2089.396fF, total=3430.586fF
[05/07 01:25:02   3381s]     wire lengths     : top=2118.891um, trunk=12672.136um, leaf=21696.134um, total=36487.161um
[05/07 01:25:02   3381s]     hp wire lengths  : top=1740.096um, trunk=10051.912um, leaf=14611.556um, total=26403.564um
[05/07 01:25:02   3381s]   Clock DAG net violations after routing clock trees:
[05/07 01:25:02   3381s]     Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[05/07 01:25:02   3381s]     Capacitance          : {count=2, worst=[0.551fF, 0.068fF]} avg=0.309fF sd=0.342fF sum=0.619fF
[05/07 01:25:02   3381s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/07 01:25:02   3381s]     Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:02   3381s]     Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:02   3381s]     Trunk : target=0.078ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:02   3381s]     Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:02   3381s]     Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:02   3381s]     Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:02   3381s]     Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:02   3381s]     Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:02   3381s]     Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:02   3381s]     Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:02   3381s]     Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:02   3381s]     Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:02   3381s]     Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:02   3381s]     Trunk : target=0.243ns count=57 avg=0.086ns sd=0.076ns min=0.000ns max=0.239ns {45 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.078ns count=12 avg=0.063ns sd=0.012ns min=0.041ns max=0.078ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:02   3381s]     Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.247ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:25:02   3381s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/07 01:25:02   3381s]      Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
[05/07 01:25:02   3381s]      Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:02   3381s]      ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:25:02   3381s]    Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:02   3381s]   Primary reporting skew groups after routing clock trees:
[05/07 01:25:02   3381s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.342} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:02   3381s]         min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:02   3381s]         max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:02   3381s]   Skew group summary after routing clock trees:
[05/07 01:25:02   3381s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
[05/07 01:25:02   3381s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.342} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:02   3381s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.858, sd=0.024, skn=-1.510, kur=1.192], skew [0.095 vs 0.085*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
[05/07 01:25:02   3381s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.268, kur=4.731], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
[05/07 01:25:02   3381s]     skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.114, avg=1.074, sd=0.031, skn=-0.442, kur=-1.444], skew [0.103 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.103 gs=0.115)
[05/07 01:25:03   3381s]     skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114, avg=1.073, sd=0.031, skn=-0.377, kur=-1.508], skew [0.103 vs 0.085*], 96.3% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.095 gs=0.106)
[05/07 01:25:03   3381s]   CCOpt::Phase::Routing done. (took cpu=0:01:43 real=0:00:36.8)
[05/07 01:25:03   3381s]   CCOpt::Phase::PostConditioning...
[05/07 01:25:03   3381s]   Leaving CCOpt scope - Initializing placement interface...
[05/07 01:25:03   3381s] OPERPROF: Starting DPlace-Init at level 1, MEM:7135.8M, EPOCH TIME: 1746606303.019550
[05/07 01:25:03   3381s] Processing tracks to init pin-track alignment.
[05/07 01:25:03   3381s] z: 2, totalTracks: 1
[05/07 01:25:03   3381s] z: 4, totalTracks: 1
[05/07 01:25:03   3381s] z: 6, totalTracks: 1
[05/07 01:25:03   3381s] z: 8, totalTracks: 1
[05/07 01:25:03   3381s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:25:03   3381s] Cell ORCA_TOP LLGs are deleted
[05/07 01:25:03   3381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:03   3381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:03   3381s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:25:03   3381s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:25:03   3381s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7135.8M, EPOCH TIME: 1746606303.067196
[05/07 01:25:03   3381s] Info: 97 insts are soft-fixed.
[05/07 01:25:03   3381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:03   3381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:03   3381s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7135.8M, EPOCH TIME: 1746606303.069492
[05/07 01:25:03   3381s] Max number of tech site patterns supported in site array is 256.
[05/07 01:25:03   3381s] Core basic site is unit
[05/07 01:25:03   3381s] After signature check, allow fast init is false, keep pre-filter is true.
[05/07 01:25:03   3381s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/07 01:25:03   3381s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:25:03   3381s] SiteArray: use 11,816,960 bytes
[05/07 01:25:03   3381s] SiteArray: current memory after site array memory allocation 7135.8M
[05/07 01:25:03   3381s] SiteArray: FP blocked sites are writable
[05/07 01:25:03   3381s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:25:03   3381s] SiteArray: use 1,466,368 bytes
[05/07 01:25:03   3381s] SiteArray: current memory after site array memory allocation 7137.2M
[05/07 01:25:03   3381s] SiteArray: FP blocked sites are writable
[05/07 01:25:03   3381s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:25:03   3381s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:25:03   3381s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:25:03   3381s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7137.2M, EPOCH TIME: 1746606303.174420
[05/07 01:25:03   3381s] Process 71407 wires and vias for routing blockage analysis
[05/07 01:25:03   3381s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.290, REAL:0.046, MEM:7137.2M, EPOCH TIME: 1746606303.220801
[05/07 01:25:03   3381s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7137.2M, EPOCH TIME: 1746606303.221047
[05/07 01:25:03   3381s] Process 1340 wires and vias for routing blockage analysis
[05/07 01:25:03   3381s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.015, MEM:7137.2M, EPOCH TIME: 1746606303.235816
[05/07 01:25:03   3381s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:25:03   3381s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:25:03   3381s] Atter site array init, number of instance map data is 0.
[05/07 01:25:03   3381s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.590, REAL:0.227, MEM:7137.2M, EPOCH TIME: 1746606303.296880
[05/07 01:25:03   3381s] 
[05/07 01:25:03   3381s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:03   3381s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:03   3381s] OPERPROF:     Starting CMU at level 3, MEM:7137.2M, EPOCH TIME: 1746606303.342744
[05/07 01:25:03   3381s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.009, MEM:7137.2M, EPOCH TIME: 1746606303.352057
[05/07 01:25:03   3381s] 
[05/07 01:25:03   3381s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:25:03   3381s] Info: 97 insts are soft-fixed.
[05/07 01:25:03   3381s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.690, REAL:0.297, MEM:7137.2M, EPOCH TIME: 1746606303.363758
[05/07 01:25:03   3381s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7137.2M, EPOCH TIME: 1746606303.363861
[05/07 01:25:03   3381s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.000, MEM:7137.2M, EPOCH TIME: 1746606303.364311
[05/07 01:25:03   3382s] 
[05/07 01:25:03   3382s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=7137.2MB).
[05/07 01:25:03   3382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.780, REAL:0.384, MEM:7137.2M, EPOCH TIME: 1746606303.403863
[05/07 01:25:03   3382s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.8 real=0:00:00.4)
[05/07 01:25:03   3382s]   Removing CTS place status from clock tree and sinks.
[05/07 01:25:03   3382s]   Removed CTS place status from 286 clock cells (out of 332 ) and 0 clock sinks (out of 0 ).
[05/07 01:25:03   3382s]   Legalizer reserving space for clock trees
[05/07 01:25:03   3382s]   Found 8 placement violations.
[05/07 01:25:03   3382s]   Here are the worst errors:
[05/07 01:25:03   3382s]   Move Size = 12.464000um. UNEXPECTED node being locked in non-legal location. asked=(3.192,354.464), got=(10.640,359.480), node=I_SDRAM_TOP/I_SDRAM_IF/U15561 {Ccopt::ClockTree::ClockLogic at 0x7fa30a297b80, uid:A17116, a AO22X2_RVT at (3.192,354.464) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   Move Size = 5.168000um. UNEXPECTED node being locked in non-legal location. asked=(6.536,357.808), got=(10.032,356.136), node=CTS_csf_buf_00193 {Ccopt::ClockTree::ClockDriver at 0x7fa30e17c740, uid:A184c5, a csf NBUFFX2_LVT at (6.536,357.808) in powerdomain PD_ORCA_TOP in usermodule module ORCA_TOP in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   Move Size = 2.128000um. UNEXPECTED node being locked in non-legal location. asked=(7.752,344.432), got=(9.880,344.432), node=I_SDRAM_TOP/I_SDRAM_IF/U15576 {Ccopt::ClockTree::ClockLogic at 0x7fa371c40110, uid:A170d0, a AO22X2_RVT at (7.752,344.432) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   Move Size = 2.128000um. UNEXPECTED node being locked in non-legal location. asked=(7.752,349.448), got=(9.880,349.448), node=I_SDRAM_TOP/I_SDRAM_IF/U15566 {Ccopt::ClockTree::ClockLogic at 0x7fa371c401a0, uid:A170d6, a AO22X2_RVT at (7.752,349.448) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   Move Size = 2.128000um. UNEXPECTED node being locked in non-legal location. asked=(7.752,354.464), got=(9.880,354.464), node=I_SDRAM_TOP/I_SDRAM_IF/U15553 {Ccopt::ClockTree::ClockLogic at 0x7fa373be8ff8, uid:A17107, a AO22X2_RVT at (7.752,354.464) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   Move Size = 1.672000um. UNEXPECTED node being locked in non-legal location. asked=(78.128,585.200), got=(78.128,583.528), node=occ_int2/U_clk_control_i_2/CTS_cdb_buf_00289 {Ccopt::ClockTree::ClockDriver at 0x7fa38a7b6b30, uid:A185bd, a cdb NBUFFX2_LVT at (78.128,585.200) in powerdomain PD_ORCA_TOP in usermodule module occ_int2/U_clk_control_i_2 in clock tree PCI_CLK}
[05/07 01:25:03   3382s]   Move Size = 1.672000um. UNEXPECTED node being locked in non-legal location. asked=(8.360,359.480), got=(10.032,359.480), node=I_SDRAM_TOP/I_SDRAM_IF/U15558 {Ccopt::ClockTree::ClockLogic at 0x7fa373be9238, uid:A1710a, a AO22X2_RVT at (8.360,359.480) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   Move Size = 1.672000um. UNEXPECTED node being locked in non-legal location. asked=(8.360,362.824), got=(10.032,362.824), node=I_SDRAM_TOP/I_SDRAM_IF/U15550 {Ccopt::ClockTree::ClockLogic at 0x7fa21d1541e8, uid:A170c6, a AO22X2_RVT at (8.360,362.824) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree flexible_htree_flex_HTREE_4}
[05/07 01:25:03   3382s]   PostConditioning...
[05/07 01:25:03   3382s]     PostConditioning active optimizations:
[05/07 01:25:03   3382s]      - DRV fixing with initial upsizing, sizing and buffering
[05/07 01:25:03   3382s]      - Skew fixing with sizing
[05/07 01:25:03   3382s]     
[05/07 01:25:03   3382s]     Currently running CTS, using active skew data
[05/07 01:25:03   3382s]     ProEngine running partially connected to DB
[05/07 01:25:03   3382s]     Reset bufferability constraints...
[05/07 01:25:03   3382s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/07 01:25:03   3382s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:25:03   3382s]     PostConditioning Upsizing To Fix DRVs...
[05/07 01:25:03   3382s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 12537433066660920557 17245665995960953200
[05/07 01:25:03   3382s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         delay calculator: calls=167484, total_wall_time=11.165s, mean_wall_time=0.067ms
[05/07 01:25:03   3382s]         legalizer: calls=386597, total_wall_time=3.499s, mean_wall_time=0.009ms
[05/07 01:25:03   3382s]         steiner router: calls=75550, total_wall_time=16.115s, mean_wall_time=0.213ms
[05/07 01:25:03   3382s]       Fixing clock tree DRVs with upsizing: ...20% ...End AAE Lib Interpolated Model. (MEM=7137.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:25:03   3382s] 40% ...60% ...80% ...100% 
[05/07 01:25:03   3382s]       CCOpt-PostConditioning: considered: 313, tested: 313, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Statistics: Fix DRVs (initial upsizing):
[05/07 01:25:03   3382s]       ========================================
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Cell changes by Net Type:
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       top                0                    0           0            0                    0                  0
[05/07 01:25:03   3382s]       trunk              0                    0           0            0                    0                  0
[05/07 01:25:03   3382s]       leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[05/07 01:25:03   3382s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 12537433066660920557 17245665995960953200
[05/07 01:25:03   3382s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         delay calculator: calls=167492, total_wall_time=11.165s, mean_wall_time=0.067ms
[05/07 01:25:03   3382s]         legalizer: calls=386602, total_wall_time=3.499s, mean_wall_time=0.009ms
[05/07 01:25:03   3382s]         steiner router: calls=75550, total_wall_time=16.115s, mean_wall_time=0.213ms
[05/07 01:25:03   3382s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
[05/07 01:25:03   3382s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:03   3382s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:25:03   3382s]         cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
[05/07 01:25:03   3382s]         cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
[05/07 01:25:03   3382s]         sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:03   3382s]         wire capacitance : top=191.853fF, trunk=1149.336fF, leaf=2089.396fF, total=3430.586fF
[05/07 01:25:03   3382s]         wire lengths     : top=2118.891um, trunk=12672.136um, leaf=21696.134um, total=36487.161um
[05/07 01:25:03   3382s]         hp wire lengths  : top=1740.096um, trunk=10051.912um, leaf=14611.556um, total=26403.564um
[05/07 01:25:03   3382s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[05/07 01:25:03   3382s]         Capacitance          : {count=2, worst=[0.551fF, 0.068fF]} avg=0.309fF sd=0.342fF sum=0.619fF
[05/07 01:25:03   3382s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:03   3382s]         Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:03   3382s]         Trunk : target=0.078ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:03   3382s]         Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:03   3382s]         Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:03   3382s]         Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:03   3382s]         Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:03   3382s]         Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:03   3382s]         Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:03   3382s]         Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:03   3382s]         Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:03   3382s]         Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:03   3382s]         Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:03   3382s]         Trunk : target=0.243ns count=57 avg=0.086ns sd=0.076ns min=0.000ns max=0.239ns {45 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.078ns count=12 avg=0.063ns sd=0.012ns min=0.041ns max=0.078ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.247ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:25:03   3382s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/07 01:25:03   3382s]          Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
[05/07 01:25:03   3382s]          Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:03   3382s]          ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:25:03   3382s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:03   3382s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
[05/07 01:25:03   3382s]             min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:03   3382s]             max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:03   3382s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/07 01:25:03   3382s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830], skew [0.064 vs 0.085]
[05/07 01:25:03   3382s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
[05/07 01:25:03   3382s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.085*]
[05/07 01:25:03   3382s]         skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.086*]
[05/07 01:25:03   3382s]         skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
[05/07 01:25:03   3382s]         skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
[05/07 01:25:03   3382s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:25:03   3382s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:25:03   3382s]     Recomputing CTS skew targets...
[05/07 01:25:03   3382s]     Resolving skew group constraints...
[05/07 01:25:03   3382s]       Solving LP: 6 skew groups; 163 fragments, 186 fraglets and 150 vertices; 213 variables and 580 constraints; tolerance 1
[05/07 01:25:03   3382s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SDRAM_CLK/func_best_mode from 0.843ns to 1.343ns.
[05/07 01:25:03   3382s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:25:03   3382s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_best_mode from 0.843ns to 0.889ns.
[05/07 01:25:03   3382s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:25:03   3382s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_worst_mode from 0.843ns to 0.889ns.
[05/07 01:25:03   3382s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:25:03   3382s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_best_mode from 0.843ns to 1.114ns.
[05/07 01:25:03   3382s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:25:03   3382s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_worst_mode from 0.843ns to 1.114ns.
[05/07 01:25:03   3382s] Type 'man IMPCCOPT-1059' for more detail.
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Slackened skew group targets:
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       --------------------------------------------------------------------------
[05/07 01:25:03   3382s]       Skew group                    Desired    Slackened    Desired    Slackened
[05/07 01:25:03   3382s]                                     Target     Target       Target     Target
[05/07 01:25:03   3382s]                                     Max ID     Max ID       Skew       Skew
[05/07 01:25:03   3382s]       --------------------------------------------------------------------------
[05/07 01:25:03   3382s]       SDRAM_CLK/func_best_mode       0.843       1.343         -           -
[05/07 01:25:03   3382s]       SYS_2x_CLK/func_best_mode      0.843       0.889         -           -
[05/07 01:25:03   3382s]       SYS_2x_CLK/func_worst_mode     0.843       0.889         -           -
[05/07 01:25:03   3382s]       ate_clk/test_best_mode         0.843       1.114         -           -
[05/07 01:25:03   3382s]       ate_clk/test_worst_mode        0.843       1.114         -           -
[05/07 01:25:03   3382s]       --------------------------------------------------------------------------
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]     Resolving skew group constraints done.
[05/07 01:25:03   3382s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 01:25:03   3382s]     PostConditioning Fixing DRVs...
[05/07 01:25:03   3382s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 12537433066660920557 17245665995960953200
[05/07 01:25:03   3382s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         delay calculator: calls=167492, total_wall_time=11.165s, mean_wall_time=0.067ms
[05/07 01:25:03   3382s]         legalizer: calls=386602, total_wall_time=3.499s, mean_wall_time=0.009ms
[05/07 01:25:03   3382s]         steiner router: calls=75550, total_wall_time=16.115s, mean_wall_time=0.213ms
[05/07 01:25:03   3382s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:25:03   3382s]       CCOpt-PostConditioning: considered: 313, tested: 313, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Statistics: Fix DRVs (cell sizing):
[05/07 01:25:03   3382s]       ===================================
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Cell changes by Net Type:
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       top                0                    0           0            0                    0                  0
[05/07 01:25:03   3382s]       trunk              0                    0           0            0                    0                  0
[05/07 01:25:03   3382s]       leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[05/07 01:25:03   3382s]       -------------------------------------------------------------------------------------------------------------------
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[05/07 01:25:03   3382s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 01:25:03   3382s]       
[05/07 01:25:03   3382s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 12537433066660920557 17245665995960953200
[05/07 01:25:03   3382s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         delay calculator: calls=167510, total_wall_time=11.166s, mean_wall_time=0.067ms
[05/07 01:25:03   3382s]         legalizer: calls=386608, total_wall_time=3.500s, mean_wall_time=0.009ms
[05/07 01:25:03   3382s]         steiner router: calls=75550, total_wall_time=16.115s, mean_wall_time=0.213ms
[05/07 01:25:03   3382s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
[05/07 01:25:03   3382s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:03   3382s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:25:03   3382s]         cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
[05/07 01:25:03   3382s]         cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
[05/07 01:25:03   3382s]         sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:03   3382s]         wire capacitance : top=191.853fF, trunk=1149.336fF, leaf=2089.396fF, total=3430.586fF
[05/07 01:25:03   3382s]         wire lengths     : top=2118.891um, trunk=12672.136um, leaf=21696.134um, total=36487.161um
[05/07 01:25:03   3382s]         hp wire lengths  : top=1740.096um, trunk=10051.912um, leaf=14611.556um, total=26403.564um
[05/07 01:25:03   3382s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[05/07 01:25:03   3382s]         Capacitance          : {count=2, worst=[0.551fF, 0.068fF]} avg=0.309fF sd=0.342fF sum=0.619fF
[05/07 01:25:03   3382s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:03   3382s]         Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:03   3382s]         Trunk : target=0.078ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:03   3382s]         Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:03   3382s]         Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:03   3382s]         Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:03   3382s]         Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:03   3382s]         Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:03   3382s]         Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:03   3382s]         Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:03   3382s]         Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:03   3382s]         Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:03   3382s]         Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:03   3382s]         Trunk : target=0.243ns count=57 avg=0.086ns sd=0.076ns min=0.000ns max=0.239ns {45 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.078ns count=12 avg=0.063ns sd=0.012ns min=0.041ns max=0.078ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:03   3382s]         Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.247ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
[05/07 01:25:03   3382s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/07 01:25:03   3382s]          Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
[05/07 01:25:03   3382s]          Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:03   3382s]          ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:25:03   3382s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:03   3382s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
[05/07 01:25:03   3382s]             min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:03   3382s]             max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:03   3382s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/07 01:25:03   3382s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830], skew [0.064 vs 0.085]
[05/07 01:25:03   3382s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
[05/07 01:25:03   3382s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.086*]
[05/07 01:25:03   3382s]         skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.086*]
[05/07 01:25:03   3382s]         skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
[05/07 01:25:03   3382s]         skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
[05/07 01:25:03   3382s]       Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:25:03   3382s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:25:03   3382s]     Buffering to fix DRVs...
[05/07 01:25:03   3382s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/07 01:25:03   3382s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 01:25:04   3382s]     Inserted 4 buffers and inverters.
[05/07 01:25:04   3382s]     success count. Default: 0, QS: 4, QD: 0, FS: 0, MQS: 0
[05/07 01:25:04   3382s]     CCOpt-PostConditioning: nets considered: 313, nets tested: 313, nets violation detected: 5, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 5, nets unsuccessful: 1, buffered: 4
[05/07 01:25:04   3382s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 14502994904556822880 17122433748249491265
[05/07 01:25:04   3382s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[05/07 01:25:04   3382s]       delay calculator: calls=168165, total_wall_time=11.194s, mean_wall_time=0.067ms
[05/07 01:25:04   3382s]       legalizer: calls=386626, total_wall_time=3.504s, mean_wall_time=0.009ms
[05/07 01:25:04   3382s]       steiner router: calls=76070, total_wall_time=16.118s, mean_wall_time=0.212ms
[05/07 01:25:04   3382s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/07 01:25:04   3382s]       cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
[05/07 01:25:04   3382s]       sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:04   3382s]       misc counts      : r=21, pp=1, mci=39
[05/07 01:25:04   3382s]       cell areas       : b=732.189um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1103.493um^2
[05/07 01:25:04   3382s]       cell capacitance : b=250.796fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=379.052fF
[05/07 01:25:04   3382s]       sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:04   3382s]       wire capacitance : top=191.853fF, trunk=1151.915fF, leaf=2091.412fF, total=3435.180fF
[05/07 01:25:04   3382s]       wire lengths     : top=2118.891um, trunk=12672.440um, leaf=21695.830um, total=36487.161um
[05/07 01:25:04   3382s]       hp wire lengths  : top=1740.096um, trunk=10075.776um, leaf=14625.844um, total=26441.716um
[05/07 01:25:04   3382s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/07 01:25:04   3382s]       Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
[05/07 01:25:04   3382s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/07 01:25:04   3382s]       Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:04   3382s]       Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:04   3382s]       Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:04   3382s]       Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:04   3382s]       Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:04   3382s]       Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:04   3382s]       Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:04   3382s]       Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:04   3382s]       Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:04   3382s]       Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:04   3382s]       Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:04   3382s]       Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:04   3382s]       Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:04   3382s]       Trunk : target=0.243ns count=60 avg=0.088ns sd=0.075ns min=0.000ns max=0.239ns {48 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:04   3382s]       Leaf  : target=0.243ns count=172 avg=0.108ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
[05/07 01:25:04   3382s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/07 01:25:04   3382s]        Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 119 NBUFFX4_LVT: 44 NBUFFX2_LVT: 43 
[05/07 01:25:04   3382s]        Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:04   3382s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
[05/07 01:25:04   3382s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:04   3382s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/07 01:25:04   3382s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:04   3382s]           min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:04   3382s]           max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:04   3382s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/07 01:25:04   3382s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
[05/07 01:25:04   3382s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:04   3382s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.893, avg=0.858, sd=0.025, skn=-1.383, kur=1.064], skew [0.099 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
[05/07 01:25:04   3382s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.268, kur=4.731], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
[05/07 01:25:04   3382s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.121, avg=1.074, sd=0.031, skn=-0.438, kur=-1.441], skew [0.110 vs 0.085*], 96.3% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.114 gs=0.126)
[05/07 01:25:04   3382s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114, avg=1.073, sd=0.031, skn=-0.377, kur=-1.508], skew [0.103 vs 0.085*], 96.3% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.095 gs=0.106)
[05/07 01:25:04   3382s]     Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     Slew Diagnostics: After DRV fixing
[05/07 01:25:04   3382s]     ==================================
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     Global Causes:
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     -----
[05/07 01:25:04   3382s]     Cause
[05/07 01:25:04   3382s]     -----
[05/07 01:25:04   3382s]       (empty table)
[05/07 01:25:04   3382s]     -----
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     Top 5 overslews:
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     ---------------------------------
[05/07 01:25:04   3382s]     Overslew    Causes    Driving Pin
[05/07 01:25:04   3382s]     ---------------------------------
[05/07 01:25:04   3382s]       (empty table)
[05/07 01:25:04   3382s]     ---------------------------------
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     -------------------
[05/07 01:25:04   3382s]     Cause    Occurences
[05/07 01:25:04   3382s]     -------------------
[05/07 01:25:04   3382s]       (empty table)
[05/07 01:25:04   3382s]     -------------------
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     Violation diagnostics counts from the 1 nodes that have violations:
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     ------------------------------------------------
[05/07 01:25:04   3382s]     Cause                                 Occurences
[05/07 01:25:04   3382s]     ------------------------------------------------
[05/07 01:25:04   3382s]     Clock inst is FIXED                       1
[05/07 01:25:04   3382s]     Cannot buffer as net is dont touch        1
[05/07 01:25:04   3382s]     ------------------------------------------------
[05/07 01:25:04   3382s]     
[05/07 01:25:04   3382s]     PostConditioning Fixing Skew by cell sizing...
[05/07 01:25:04   3382s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 14502994904556822880 17122433748249491265
[05/07 01:25:04   3382s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3382s]         delay calculator: calls=168165, total_wall_time=11.194s, mean_wall_time=0.067ms
[05/07 01:25:04   3382s]         legalizer: calls=386626, total_wall_time=3.504s, mean_wall_time=0.009ms
[05/07 01:25:04   3382s]         steiner router: calls=76070, total_wall_time=16.118s, mean_wall_time=0.212ms
[05/07 01:25:04   3383s]       Path optimization required 128 stage delay updates 
[05/07 01:25:04   3383s]       Resized 4 clock insts to decrease delay.
[05/07 01:25:04   3383s]       Fixing short paths with downsize only
[05/07 01:25:04   3383s]       Path optimization required 67 stage delay updates 
[05/07 01:25:04   3383s]       Resized 1 clock insts to increase delay.
[05/07 01:25:04   3383s]       
[05/07 01:25:04   3383s]       Statistics: Fix Skew (cell sizing):
[05/07 01:25:04   3383s]       ===================================
[05/07 01:25:04   3383s]       
[05/07 01:25:04   3383s]       Cell changes by Net Type:
[05/07 01:25:04   3383s]       
[05/07 01:25:04   3383s]       ---------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:04   3383s]       Net Type    Attempted            Upsized            Downsized           Swapped Same Size    Total Changed       Not Sized
[05/07 01:25:04   3383s]       ---------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:04   3383s]       top                0                    0                  0                   0                    0                   0
[05/07 01:25:04   3383s]       trunk             39 [83.0%]            1 (2.6%)           2 (5.1%)            0                    3 (7.7%)           36 (92.3%)
[05/07 01:25:04   3383s]       leaf               8 [17.0%]            0                  1 (12.5%)           0                    1 (12.5%)           7 (87.5%)
[05/07 01:25:04   3383s]       ---------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:04   3383s]       Total             47 [100.0%]           1 (2.1%)           3 (6.4%)            0                    4 (8.5%)           43 (91.5%)
[05/07 01:25:04   3383s]       ---------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:04   3383s]       
[05/07 01:25:04   3383s]       Upsized: 1, Downsized: 3, Sized but same area: 0, Unchanged: 43, Area change: -1.017um^2 (-0.092%)
[05/07 01:25:04   3383s]       Max. move: 0.304um (I_RISC_CORE/CTS_idc_buf_00256 and 18 others), Min. move: 0.000um, Avg. move: 0.006um
[05/07 01:25:04   3383s]       
[05/07 01:25:04   3383s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4848392456137736522 12860435029584023091
[05/07 01:25:04   3383s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3383s]         delay calculator: calls=169378, total_wall_time=11.236s, mean_wall_time=0.066ms
[05/07 01:25:04   3383s]         legalizer: calls=386671, total_wall_time=3.511s, mean_wall_time=0.009ms
[05/07 01:25:04   3383s]         steiner router: calls=76354, total_wall_time=16.120s, mean_wall_time=0.211ms
[05/07 01:25:04   3383s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3383s]         cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
[05/07 01:25:04   3383s]         sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:04   3383s]         misc counts      : r=21, pp=1, mci=39
[05/07 01:25:04   3383s]         cell areas       : b=732.697um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1102.477um^2
[05/07 01:25:04   3383s]         cell capacitance : b=250.582fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=378.834fF
[05/07 01:25:04   3383s]         sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:04   3383s]         wire capacitance : top=191.853fF, trunk=1151.915fF, leaf=2091.412fF, total=3435.180fF
[05/07 01:25:04   3383s]         wire lengths     : top=2118.891um, trunk=12672.440um, leaf=21695.830um, total=36487.161um
[05/07 01:25:04   3383s]         hp wire lengths  : top=1740.096um, trunk=10076.080um, leaf=14625.844um, total=26442.020um
[05/07 01:25:04   3383s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3383s]         Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
[05/07 01:25:04   3383s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3383s]         Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:04   3383s]         Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:04   3383s]         Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:04   3383s]         Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:04   3383s]         Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:04   3383s]         Trunk : target=0.177ns count=6 avg=0.080ns sd=0.037ns min=0.056ns max=0.155ns {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:04   3383s]         Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:04   3383s]         Trunk : target=0.184ns count=8 avg=0.125ns sd=0.021ns min=0.110ns max=0.159ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:04   3383s]         Trunk : target=0.209ns count=3 avg=0.078ns sd=0.016ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:04   3383s]         Trunk : target=0.224ns count=41 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:04   3383s]         Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:04   3383s]         Trunk : target=0.235ns count=6 avg=0.073ns sd=0.023ns min=0.048ns max=0.107ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:04   3383s]         Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:04   3383s]         Trunk : target=0.243ns count=58 avg=0.089ns sd=0.076ns min=0.000ns max=0.239ns {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:04   3383s]         Leaf  : target=0.243ns count=172 avg=0.109ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
[05/07 01:25:04   3383s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/07 01:25:04   3383s]          Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 7 NBUFFX8_LVT: 117 NBUFFX4_LVT: 44 NBUFFX2_LVT: 44 
[05/07 01:25:04   3383s]          Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:04   3383s]          ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:25:04   3383s]        Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:04   3383s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3383s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:04   3383s]             min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:04   3383s]             max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:04   3383s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/07 01:25:04   3383s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
[05/07 01:25:04   3383s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:04   3383s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.854, sd=0.024, skn=-1.315, kur=0.962], skew [0.095 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
[05/07 01:25:04   3383s]         skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.265, kur=4.722], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
[05/07 01:25:04   3383s]         skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.374, kur=-1.487], skew [0.102 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.099 gs=0.107)
[05/07 01:25:04   3383s]         skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.343, kur=-1.559], skew [0.102 vs 0.085*], 96.7% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.094 gs=0.102)
[05/07 01:25:04   3383s]       Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:25:04   3383s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/07 01:25:04   3383s]     Reconnecting optimized routes...
[05/07 01:25:04   3383s]     Reset timing graph...
[05/07 01:25:04   3383s] Ignoring AAE DB Resetting ...
[05/07 01:25:04   3383s]     Reset timing graph done.
[05/07 01:25:04   3383s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:25:04   3383s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/07 01:25:04   3383s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7137.4M, EPOCH TIME: 1746606304.789060
[05/07 01:25:04   3383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5591).
[05/07 01:25:04   3383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:04   3383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:04   3383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:04   3383s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.470, REAL:0.116, MEM:6751.2M, EPOCH TIME: 1746606304.904855
[05/07 01:25:04   3383s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.5 real=0:00:00.1)
[05/07 01:25:04   3383s]     Leaving CCOpt scope - ClockRefiner...
[05/07 01:25:04   3383s]     Assigned high priority to 4 instances.
[05/07 01:25:04   3383s]     Soft fixed 289 clock instances.
[05/07 01:25:04   3383s]     Performing Single Pass Refine Place.
[05/07 01:25:04   3383s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/07 01:25:04   3383s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6751.2M, EPOCH TIME: 1746606304.916221
[05/07 01:25:04   3383s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6751.2M, EPOCH TIME: 1746606304.916398
[05/07 01:25:04   3383s] Processing tracks to init pin-track alignment.
[05/07 01:25:04   3383s] z: 2, totalTracks: 1
[05/07 01:25:04   3383s] z: 4, totalTracks: 1
[05/07 01:25:04   3383s] z: 6, totalTracks: 1
[05/07 01:25:04   3383s] z: 8, totalTracks: 1
[05/07 01:25:04   3383s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:25:04   3383s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:25:04   3383s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6751.2M, EPOCH TIME: 1746606304.959427
[05/07 01:25:04   3383s] Info: 387 insts are soft-fixed.
[05/07 01:25:04   3383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:04   3383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:05   3384s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:25:05   3384s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:05   3384s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:05   3384s] OPERPROF:       Starting CMU at level 4, MEM:6751.2M, EPOCH TIME: 1746606305.090618
[05/07 01:25:05   3384s] OPERPROF:       Finished CMU at level 4, CPU:0.040, REAL:0.009, MEM:6751.2M, EPOCH TIME: 1746606305.100073
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:25:05   3384s] Info: 387 insts are soft-fixed.
[05/07 01:25:05   3384s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.210, REAL:0.153, MEM:6751.2M, EPOCH TIME: 1746606305.112790
[05/07 01:25:05   3384s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6751.2M, EPOCH TIME: 1746606305.112896
[05/07 01:25:05   3384s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:6751.2M, EPOCH TIME: 1746606305.113522
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=6751.2MB).
[05/07 01:25:05   3384s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.320, REAL:0.238, MEM:6751.2M, EPOCH TIME: 1746606305.154083
[05/07 01:25:05   3384s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.320, REAL:0.238, MEM:6751.2M, EPOCH TIME: 1746606305.154135
[05/07 01:25:05   3384s] TDRefine: refinePlace mode is spiral
[05/07 01:25:05   3384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.12
[05/07 01:25:05   3384s] OPERPROF: Starting Refine-Place at level 1, MEM:6751.2M, EPOCH TIME: 1746606305.158560
[05/07 01:25:05   3384s] *** Starting refinePlace (0:56:25 mem=6751.2M) ***
[05/07 01:25:05   3384s] Total net bbox length = 8.591e+05 (5.139e+05 3.452e+05) (ext = 9.056e+03)
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:05   3384s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:05   3384s] Info: 387 insts are soft-fixed.
[05/07 01:25:05   3384s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s]  === Spiral for Logical I: (movable: 329) ===
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s] FGC Caching: map cells: 3 total: 3  non_cacheable: 0
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s]  === Spiral for Logical I: (movable: 58) ===
[05/07 01:25:05   3384s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:25:05   3384s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:25:05   3384s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:25:05   3384s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:25:05   3384s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6751.2M, EPOCH TIME: 1746606305.283347
[05/07 01:25:05   3384s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6751.2M, EPOCH TIME: 1746606305.285141
[05/07 01:25:05   3384s] Set min layer with default ( 2 )
[05/07 01:25:05   3384s] Set max layer with default ( 127 )
[05/07 01:25:05   3384s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:25:05   3384s] Min route layer (adjusted) = 2
[05/07 01:25:05   3384s] Max route layer (adjusted) = 10
[05/07 01:25:05   3384s] Set min layer with default ( 2 )
[05/07 01:25:05   3384s] Set max layer with default ( 127 )
[05/07 01:25:05   3384s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:25:05   3384s] Min route layer (adjusted) = 2
[05/07 01:25:05   3384s] Max route layer (adjusted) = 10
[05/07 01:25:05   3384s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6751.2M, EPOCH TIME: 1746606305.300549
[05/07 01:25:05   3384s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6751.2M, EPOCH TIME: 1746606305.302298
[05/07 01:25:05   3384s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6751.2M, EPOCH TIME: 1746606305.302436
[05/07 01:25:05   3384s] Starting refinePlace ...
[05/07 01:25:05   3384s] Set min layer with default ( 2 )
[05/07 01:25:05   3384s] Set max layer with default ( 127 )
[05/07 01:25:05   3384s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:25:05   3384s] Min route layer (adjusted) = 2
[05/07 01:25:05   3384s] Max route layer (adjusted) = 10
[05/07 01:25:05   3384s] One DDP V2 for no tweak run.
[05/07 01:25:05   3384s] Set min layer with default ( 2 )
[05/07 01:25:05   3384s] Set max layer with default ( 127 )
[05/07 01:25:05   3384s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:25:05   3384s] Min route layer (adjusted) = 2
[05/07 01:25:05   3384s] Max route layer (adjusted) = 10
[05/07 01:25:05   3384s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:25:05   3384s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:25:05   3384s] DDP markSite nrRow 104 nrJob 104
[05/07 01:25:05   3384s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:25:05   3384s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:25:05   3384s] DDP markSite nrRow 355 nrJob 355
[05/07 01:25:05   3384s]   Spread Effort: high, standalone mode, useDDP on.
[05/07 01:25:05   3384s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=6760.6MB) @(0:56:25 - 0:56:26).
[05/07 01:25:05   3384s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:25:05   3384s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:25:05   3384s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:25:05   3384s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:25:05   3384s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s]  === Spiral for Logical I: (movable: 2177) ===
[05/07 01:25:05   3384s] 
[05/07 01:25:05   3384s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:25:05   3385s] 
[05/07 01:25:05   3385s]  === Spiral for Logical I: (movable: 148) ===
[05/07 01:25:05   3385s] 
[05/07 01:25:05   3385s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:25:05   3385s] 
[05/07 01:25:05   3385s]  === Spiral for Logical I: (movable: 38047) ===
[05/07 01:25:05   3385s] 
[05/07 01:25:05   3385s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:25:08   3392s] 
[05/07 01:25:08   3392s]  Info: 0 filler has been deleted!
[05/07 01:25:08   3392s] Move report: legalization moves 1 insts, mean move: 1.98 um, max move: 1.98 um spiral
[05/07 01:25:08   3392s] 	Max move on inst (snps_clk_chain_1/U3): (16.26, 359.48) --> (14.29, 359.48)
[05/07 01:25:08   3392s] [CPU] RefinePlace/Spiral (cpu=0:00:04.2, real=0:00:00.0)
[05/07 01:25:08   3392s] [CPU] RefinePlace/Commit (cpu=0:00:03.2, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:03.2, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:25:08   3392s] [CPU] RefinePlace/Legalization (cpu=0:00:07.9, real=0:00:03.0, mem=6728.6MB) @(0:56:26 - 0:56:34).
[05/07 01:25:08   3392s] Move report: Detail placement moves 1 insts, mean move: 1.98 um, max move: 1.98 um 
[05/07 01:25:08   3392s] 	Max move on inst (snps_clk_chain_1/U3): (16.26, 359.48) --> (14.29, 359.48)
[05/07 01:25:08   3392s] 	Runtime: CPU: 0:00:08.2 REAL: 0:00:03.0 MEM: 6728.6MB
[05/07 01:25:08   3392s] Statistics of distance of Instance movement in refine placement:
[05/07 01:25:08   3392s]   maximum (X+Y) =         1.98 um
[05/07 01:25:08   3392s]   inst (snps_clk_chain_1/U3) with max move: (16.264, 359.48) -> (14.288, 359.48)
[05/07 01:25:08   3392s]   mean    (X+Y) =         1.98 um
[05/07 01:25:08   3392s] Summary Report:
[05/07 01:25:08   3392s] Instances move: 1 (out of 40759 movable)
[05/07 01:25:08   3392s] Instances flipped: 0
[05/07 01:25:08   3392s] Mean displacement: 1.98 um
[05/07 01:25:08   3392s] Max displacement: 1.98 um (Instance: snps_clk_chain_1/U3) (16.264, 359.48) -> (14.288, 359.48)
[05/07 01:25:08   3392s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO22X1_RVT
[05/07 01:25:08   3392s] 	Violation at original loc: Placement Blockage Violation
[05/07 01:25:08   3392s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:25:08   3392s] Total instances moved : 1
[05/07 01:25:08   3392s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:8.210, REAL:2.919, MEM:6728.6M, EPOCH TIME: 1746606308.220949
[05/07 01:25:08   3392s] Total net bbox length = 8.591e+05 (5.139e+05 3.452e+05) (ext = 9.054e+03)
[05/07 01:25:08   3392s] Runtime: CPU: 0:00:08.3 REAL: 0:00:03.0 MEM: 6728.6MB
[05/07 01:25:08   3392s] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:03.0, mem=6728.6MB) @(0:56:25 - 0:56:34).
[05/07 01:25:08   3392s] *** Finished refinePlace (0:56:34 mem=6728.6M) ***
[05/07 01:25:08   3392s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.12
[05/07 01:25:08   3392s] OPERPROF: Finished Refine-Place at level 1, CPU:8.380, REAL:3.096, MEM:6728.6M, EPOCH TIME: 1746606308.254736
[05/07 01:25:08   3392s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6728.6M, EPOCH TIME: 1746606308.254854
[05/07 01:25:08   3392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42922).
[05/07 01:25:08   3392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:08   3393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:08   3393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:08   3393s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.530, REAL:0.166, MEM:6750.6M, EPOCH TIME: 1746606308.420431
[05/07 01:25:08   3393s]     ClockRefiner summary
[05/07 01:25:08   3393s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3789).
[05/07 01:25:08   3393s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 313).
[05/07 01:25:08   3393s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3476).
[05/07 01:25:08   3393s]     Restoring pStatusCts on 289 clock instances.
[05/07 01:25:08   3393s]     Revert refine place priority changes on 0 instances.
[05/07 01:25:08   3393s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.2 real=0:00:03.5)
[05/07 01:25:08   3393s]     Set dirty flag on 10 instances, 18 nets
[05/07 01:25:08   3393s]     Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 01:25:08   3393s]   PostConditioning done.
[05/07 01:25:08   3393s] Net route status summary:
[05/07 01:25:08   3393s]   Clock:       317 (unrouted=11, trialRouted=0, noStatus=1, routed=0, fixed=305, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:25:08   3393s]   Non-clock: 46940 (unrouted=3889, trialRouted=43051, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:25:08   3393s]   Update timing and DAG stats after post-conditioning...
[05/07 01:25:08   3393s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:25:08   3393s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:25:08   3393s] End AAE Lib Interpolated Model. (MEM=6750.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:25:08   3393s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[05/07 01:25:08   3393s]   Clock DAG hash after post-conditioning: 4848392456137736522 12860435029584023091
[05/07 01:25:08   3393s]   CTS services accumulated run-time stats after post-conditioning:
[05/07 01:25:08   3393s]     delay calculator: calls=169815, total_wall_time=11.284s, mean_wall_time=0.066ms
[05/07 01:25:08   3393s]     legalizer: calls=386671, total_wall_time=3.511s, mean_wall_time=0.009ms
[05/07 01:25:08   3393s]     steiner router: calls=76354, total_wall_time=16.120s, mean_wall_time=0.211ms
[05/07 01:25:08   3393s]   Clock DAG stats after post-conditioning:
[05/07 01:25:08   3393s]     cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
[05/07 01:25:08   3393s]     sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:08   3393s]     misc counts      : r=21, pp=1, mci=39
[05/07 01:25:08   3393s]     cell areas       : b=732.697um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1102.477um^2
[05/07 01:25:08   3393s]     cell capacitance : b=250.582fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=378.834fF
[05/07 01:25:08   3393s]     sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:08   3393s]     wire capacitance : top=191.853fF, trunk=1151.986fF, leaf=2091.401fF, total=3435.240fF
[05/07 01:25:08   3393s]     wire lengths     : top=2118.891um, trunk=12696.230um, leaf=21715.826um, total=36530.947um
[05/07 01:25:08   3393s]     hp wire lengths  : top=1740.096um, trunk=10076.080um, leaf=14625.844um, total=26442.020um
[05/07 01:25:08   3393s]   Clock DAG net violations after post-conditioning:
[05/07 01:25:08   3393s]     Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
[05/07 01:25:08   3393s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/07 01:25:08   3393s]     Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:08   3393s]     Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:08   3393s]     Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:08   3393s]     Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:08   3393s]     Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:08   3393s]     Trunk : target=0.177ns count=6 avg=0.080ns sd=0.037ns min=0.056ns max=0.155ns {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:08   3393s]     Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:08   3393s]     Trunk : target=0.184ns count=8 avg=0.125ns sd=0.021ns min=0.110ns max=0.159ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:08   3393s]     Trunk : target=0.209ns count=3 avg=0.078ns sd=0.016ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:08   3393s]     Trunk : target=0.224ns count=41 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:08   3393s]     Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:08   3393s]     Trunk : target=0.235ns count=6 avg=0.073ns sd=0.023ns min=0.048ns max=0.107ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:08   3393s]     Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:08   3393s]     Trunk : target=0.243ns count=58 avg=0.089ns sd=0.076ns min=0.000ns max=0.239ns {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:08   3393s]     Leaf  : target=0.243ns count=172 avg=0.109ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
[05/07 01:25:08   3393s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/07 01:25:08   3393s]      Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 7 NBUFFX8_LVT: 117 NBUFFX4_LVT: 44 NBUFFX2_LVT: 44 
[05/07 01:25:08   3393s]      Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:08   3393s]      ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:25:08   3393s]    Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:08   3393s]   Primary reporting skew groups after post-conditioning:
[05/07 01:25:08   3393s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:08   3393s]         min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:08   3393s]         max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:08   3393s]   Skew group summary after post-conditioning:
[05/07 01:25:08   3393s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
[05/07 01:25:08   3393s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:08   3393s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.854, sd=0.024, skn=-1.315, kur=0.962], skew [0.095 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
[05/07 01:25:08   3393s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.265, kur=4.722], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
[05/07 01:25:08   3393s]     skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.374, kur=-1.487], skew [0.102 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.099 gs=0.107)
[05/07 01:25:08   3393s]     skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.343, kur=-1.559], skew [0.102 vs 0.085*], 96.7% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.094 gs=0.102)
[05/07 01:25:08   3393s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.6 real=0:00:05.9)
[05/07 01:25:08   3393s]   Setting CTS place status to fixed for clock tree and sinks.
[05/07 01:25:08   3393s]   numClockCells = 336, numClockCellsFixed = 336, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/07 01:25:08   3393s]   Post-balance tidy up or trial balance steps...
[05/07 01:25:08   3393s]   Clock DAG hash at end of CTS: 4848392456137736522 12860435029584023091
[05/07 01:25:08   3393s]   CTS services accumulated run-time stats at end of CTS:
[05/07 01:25:08   3393s]     delay calculator: calls=169815, total_wall_time=11.284s, mean_wall_time=0.066ms
[05/07 01:25:08   3393s]     legalizer: calls=386671, total_wall_time=3.511s, mean_wall_time=0.009ms
[05/07 01:25:08   3393s]     steiner router: calls=76354, total_wall_time=16.120s, mean_wall_time=0.211ms
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG stats at end of CTS:
[05/07 01:25:08   3393s]   ==============================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   ----------------------------------------------------------
[05/07 01:25:08   3393s]   Cell type                 Count    Area        Capacitance
[05/07 01:25:08   3393s]   ----------------------------------------------------------
[05/07 01:25:08   3393s]   Buffers                    216      732.697      250.582
[05/07 01:25:08   3393s]   Inverters                    8       43.713       64.848
[05/07 01:25:08   3393s]   Integrated Clock Gates      32      210.940       22.577
[05/07 01:25:08   3393s]   Discrete Clock Gates         0        0.000        0.000
[05/07 01:25:08   3393s]   Clock Logic                 40      115.127       40.827
[05/07 01:25:08   3393s]   All                        296     1102.477      378.834
[05/07 01:25:08   3393s]   ----------------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG miscellaneous counts at end of CTS:
[05/07 01:25:08   3393s]   =============================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   ------------------------------
[05/07 01:25:08   3393s]   Type                     Count
[05/07 01:25:08   3393s]   ------------------------------
[05/07 01:25:08   3393s]   Roots                     21
[05/07 01:25:08   3393s]   Preserved Ports            1
[05/07 01:25:08   3393s]   Multiple Clock Inputs     39
[05/07 01:25:08   3393s]   ------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG sink counts at end of CTS:
[05/07 01:25:08   3393s]   ====================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -------------------------
[05/07 01:25:08   3393s]   Sink type           Count
[05/07 01:25:08   3393s]   -------------------------
[05/07 01:25:08   3393s]   Regular             3514
[05/07 01:25:08   3393s]   Enable Latch           0
[05/07 01:25:08   3393s]   Load Capacitance       0
[05/07 01:25:08   3393s]   Antenna Diode          0
[05/07 01:25:08   3393s]   Node Sink              0
[05/07 01:25:08   3393s]   Total               3514
[05/07 01:25:08   3393s]   -------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG wire lengths at end of CTS:
[05/07 01:25:08   3393s]   =====================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   --------------------
[05/07 01:25:08   3393s]   Type     Wire Length
[05/07 01:25:08   3393s]   --------------------
[05/07 01:25:08   3393s]   Top        2118.891
[05/07 01:25:08   3393s]   Trunk     12696.230
[05/07 01:25:08   3393s]   Leaf      21715.826
[05/07 01:25:08   3393s]   Total     36530.947
[05/07 01:25:08   3393s]   --------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG hp wire lengths at end of CTS:
[05/07 01:25:08   3393s]   ========================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -----------------------
[05/07 01:25:08   3393s]   Type     hp Wire Length
[05/07 01:25:08   3393s]   -----------------------
[05/07 01:25:08   3393s]   Top         1740.096
[05/07 01:25:08   3393s]   Trunk      10076.080
[05/07 01:25:08   3393s]   Leaf       14625.844
[05/07 01:25:08   3393s]   Total      26442.020
[05/07 01:25:08   3393s]   -----------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG capacitances at end of CTS:
[05/07 01:25:08   3393s]   =====================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -----------------------------------------
[05/07 01:25:08   3393s]   Type     Gate        Wire        Total
[05/07 01:25:08   3393s]   -----------------------------------------
[05/07 01:25:08   3393s]   Top       148.617     191.853     340.470
[05/07 01:25:08   3393s]   Trunk     306.134    1151.986    1458.120
[05/07 01:25:08   3393s]   Leaf     2693.456    2091.401    4784.857
[05/07 01:25:08   3393s]   Total    3148.207    3435.240    6583.447
[05/07 01:25:08   3393s]   -----------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG sink capacitances at end of CTS:
[05/07 01:25:08   3393s]   ==========================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   ---------------------------------------------------
[05/07 01:25:08   3393s]   Total       Average    Std. Dev.    Min      Max
[05/07 01:25:08   3393s]   ---------------------------------------------------
[05/07 01:25:08   3393s]   2683.396     0.764       0.887      0.000    10.000
[05/07 01:25:08   3393s]   ---------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG net violations at end of CTS:
[05/07 01:25:08   3393s]   =======================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Capacitance    fF         1       0.551       0.000      0.551    [0.551]
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/07 01:25:08   3393s]   ====================================================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Top         0.243        7      0.069       0.011      0.062    0.087    {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}            -
[05/07 01:25:08   3393s]   Trunk       0.075        1      0.049       0.000      0.049    0.049    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}            -
[05/07 01:25:08   3393s]   Trunk       0.078        2      0.031       0.003      0.029    0.033    {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}            -
[05/07 01:25:08   3393s]   Trunk       0.145        1      0.071       0.000      0.071    0.071    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}            -
[05/07 01:25:08   3393s]   Trunk       0.172        2      0.046       0.002      0.045    0.048    {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}            -
[05/07 01:25:08   3393s]   Trunk       0.177        6      0.080       0.037      0.056    0.155    {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}            -
[05/07 01:25:08   3393s]   Trunk       0.180        2      0.080       0.016      0.068    0.091    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}            -
[05/07 01:25:08   3393s]   Trunk       0.184        8      0.125       0.021      0.110    0.159    {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}            -
[05/07 01:25:08   3393s]   Trunk       0.209        3      0.078       0.016      0.060    0.088    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}            -
[05/07 01:25:08   3393s]   Trunk       0.224       41      0.094       0.034      0.031    0.140    {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
[05/07 01:25:08   3393s]   Trunk       0.235        3      0.098       0.041      0.071    0.146    {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}            -
[05/07 01:25:08   3393s]   Trunk       0.235        6      0.073       0.023      0.048    0.107    {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}            -
[05/07 01:25:08   3393s]   Trunk       0.241        1      0.093       0.000      0.093    0.093    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}            -
[05/07 01:25:08   3393s]   Trunk       0.243       58      0.089       0.076      0.000    0.239    {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}           -
[05/07 01:25:08   3393s]   Leaf        0.078       11      0.062       0.011      0.041    0.073    {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}            -
[05/07 01:25:08   3393s]   Leaf        0.110        3      0.081       0.001      0.080    0.082    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}            -
[05/07 01:25:08   3393s]   Leaf        0.145        1      0.048       0.000      0.048    0.048    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}            -
[05/07 01:25:08   3393s]   Leaf        0.175        4      0.045       0.012      0.029    0.057    {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}            -
[05/07 01:25:08   3393s]   Leaf        0.209        1      0.064       0.000      0.064    0.064    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}            -
[05/07 01:25:08   3393s]   Leaf        0.224        1      0.105       0.000      0.105    0.105    {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}            -
[05/07 01:25:08   3393s]   Leaf        0.243      172      0.109       0.044      0.029    0.243    {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}         -
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Clock DAG library cell distribution at end of CTS:
[05/07 01:25:08   3393s]   ==================================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -----------------------------------------------
[05/07 01:25:08   3393s]   Name            Type        Inst     Inst Area 
[05/07 01:25:08   3393s]                               Count    (um^2)
[05/07 01:25:08   3393s]   -----------------------------------------------
[05/07 01:25:08   3393s]   NBUFFX32_LVT    buffer         4       42.696
[05/07 01:25:08   3393s]   NBUFFX16_LVT    buffer         7       42.696
[05/07 01:25:08   3393s]   NBUFFX8_LVT     buffer       117      446.023
[05/07 01:25:08   3393s]   NBUFFX4_LVT     buffer        44      111.823
[05/07 01:25:08   3393s]   NBUFFX2_LVT     buffer        44       89.459
[05/07 01:25:08   3393s]   INVX16_LVT      inverter       6       30.497
[05/07 01:25:08   3393s]   IBUFFX16_LVT    inverter       2       13.215
[05/07 01:25:08   3393s]   CGLNPRX8_LVT    icg            8       63.028
[05/07 01:25:08   3393s]   CGLPPRX8_LVT    icg            3       22.111
[05/07 01:25:08   3393s]   CGLPPRX2_LVT    icg           15       87.680
[05/07 01:25:08   3393s]   CGLNPRX2_LVT    icg            6       38.122
[05/07 01:25:08   3393s]   LSUPX8_LVT      logic          1       11.182
[05/07 01:25:08   3393s]   AO21X2_LVT      logic          3        8.387
[05/07 01:25:08   3393s]   AO22X2_RVT      logic         16       44.729
[05/07 01:25:08   3393s]   AO21X1_LVT      logic          4       10.166
[05/07 01:25:08   3393s]   AO22X1_RVT      logic         16       40.663
[05/07 01:25:08   3393s]   -----------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Primary reporting skew groups summary at end of CTS:
[05/07 01:25:08   3393s]   ====================================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Half-corner                Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[05/07 01:25:08   3393s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   worst_corner:setup.late    SDRAM_CLK/func_best_mode    1.244     1.344     0.100      0.085*         0.078           0.026           1.315        0.021      -0.958      0.036      98.4% {1.257, 1.343}
[05/07 01:25:08   3393s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Skew group summary at end of CTS:
[05/07 01:25:08   3393s]   =================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Half-corner                Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   worst_corner:setup.late    PCI_CLK/func_best_mode        0.766     0.830     0.064      0.085          0.042           0.003           0.800        0.016       0.504      -0.633     100% {0.766, 0.830}
[05/07 01:25:08   3393s]   worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.244     1.344     0.100      0.085*         0.078           0.026           1.315        0.021      -0.958       0.036     98.4% {1.257, 1.343}
[05/07 01:25:08   3393s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.795     0.890     0.095      0.086*         0.016           0.010           0.854        0.024      -1.315       0.962     94.9% {0.795, 0.880}
[05/07 01:25:08   3393s]   worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.795     0.890     0.095      0.086*         0.014           0.000           0.812        0.028       2.265       4.722     90% {0.795, 0.880}
[05/07 01:25:08   3393s]   worst_corner:setup.late    ate_clk/test_best_mode        1.012     1.114     0.102      0.085*         0.054           0.026           1.072        0.031      -0.374      -1.487     96.5% {1.025, 1.110}
[05/07 01:25:08   3393s]   worst_corner:setup.late    ate_clk/test_worst_mode       1.012     1.114     0.102      0.085*         0.050           0.026           1.072        0.031      -0.343      -1.559     96.7% {1.025, 1.110}
[05/07 01:25:08   3393s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   Min/max skew group path pins for unmet skew targets:
[05/07 01:25:08   3393s]   ====================================================
[05/07 01:25:08   3393s]   
[05/07 01:25:08   3393s]   ------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   Half-corner                Skew Group                    Min/Max    Delay    Pin
[05/07 01:25:08   3393s]   ------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   worst_corner:setup.late    SDRAM_CLK/func_best_mode      Min        1.244    occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    SDRAM_CLK/func_best_mode      Max        1.344    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Min        0.795    occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Max        0.890    I_CLOCKING/sys_rst_ff_reg/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Min        0.795    occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Max        0.890    I_CLOCKING/sys_rst_ff_reg/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    ate_clk/test_best_mode        Min        1.012    occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    ate_clk/test_best_mode        Max        1.114    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    ate_clk/test_worst_mode       Min        1.012    occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
[05/07 01:25:08   3393s]   worst_corner:setup.late    ate_clk/test_worst_mode       Max        1.114    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK
[05/07 01:25:08   3393s]   ------------------------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:08   3393s]   
[05/07 01:25:09   3393s]   
[05/07 01:25:09   3393s]   Found a total of 0 clock tree pins with a slew violation.
[05/07 01:25:09   3393s]   
[05/07 01:25:09   3393s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 01:25:09   3393s] Synthesizing clock trees done.
[05/07 01:25:09   3393s] Tidy Up And Update Timing...
[05/07 01:25:09   3393s] External - Set all clocks to propagated mode...
[05/07 01:25:09   3393s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/07 01:25:09   3393s]  * CCOpt property update_io_latency is false
[05/07 01:25:09   3393s] 
[05/07 01:25:09   3393s] Setting all clocks to propagated mode.
[05/07 01:25:11   3401s] External - Set all clocks to propagated mode done. (took cpu=0:00:07.6 real=0:00:02.2)
[05/07 01:25:11   3401s] Clock DAG hash after update timingGraph: 4848392456137736522 12860435029584023091
[05/07 01:25:11   3401s] CTS services accumulated run-time stats after update timingGraph:
[05/07 01:25:11   3401s]   delay calculator: calls=169815, total_wall_time=11.284s, mean_wall_time=0.066ms
[05/07 01:25:11   3401s]   legalizer: calls=386671, total_wall_time=3.511s, mean_wall_time=0.009ms
[05/07 01:25:11   3401s]   steiner router: calls=76354, total_wall_time=16.120s, mean_wall_time=0.211ms
[05/07 01:25:11   3401s] Clock DAG stats after update timingGraph:
[05/07 01:25:11   3401s]   cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
[05/07 01:25:11   3401s]   sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
[05/07 01:25:11   3401s]   misc counts      : r=21, pp=1, mci=39
[05/07 01:25:11   3401s]   cell areas       : b=732.697um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1102.477um^2
[05/07 01:25:11   3401s]   cell capacitance : b=250.582fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=378.834fF
[05/07 01:25:11   3401s]   sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
[05/07 01:25:11   3401s]   wire capacitance : top=191.853fF, trunk=1151.986fF, leaf=2091.401fF, total=3435.240fF
[05/07 01:25:11   3401s]   wire lengths     : top=2118.891um, trunk=12696.230um, leaf=21715.826um, total=36530.947um
[05/07 01:25:11   3401s]   hp wire lengths  : top=1740.096um, trunk=10076.080um, leaf=14625.844um, total=26442.020um
[05/07 01:25:11   3401s] Clock DAG net violations after update timingGraph:
[05/07 01:25:11   3401s]   Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
[05/07 01:25:11   3401s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/07 01:25:11   3401s]   Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
[05/07 01:25:11   3401s]   Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/07 01:25:11   3401s]   Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:11   3401s]   Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:11   3401s]   Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[05/07 01:25:11   3401s]   Trunk : target=0.177ns count=6 avg=0.080ns sd=0.037ns min=0.056ns max=0.155ns {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/07 01:25:11   3401s]   Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/07 01:25:11   3401s]   Trunk : target=0.184ns count=8 avg=0.125ns sd=0.021ns min=0.110ns max=0.159ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
[05/07 01:25:11   3401s]   Trunk : target=0.209ns count=3 avg=0.078ns sd=0.016ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:11   3401s]   Trunk : target=0.224ns count=41 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:11   3401s]   Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:11   3401s]   Trunk : target=0.235ns count=6 avg=0.073ns sd=0.023ns min=0.048ns max=0.107ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/07 01:25:11   3401s]   Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
[05/07 01:25:11   3401s]   Trunk : target=0.243ns count=58 avg=0.089ns sd=0.076ns min=0.000ns max=0.239ns {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
[05/07 01:25:11   3401s]   Leaf  : target=0.243ns count=172 avg=0.109ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
[05/07 01:25:11   3401s] Clock DAG library cell distribution after update timingGraph {count}:
[05/07 01:25:11   3401s]    Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 7 NBUFFX8_LVT: 117 NBUFFX4_LVT: 44 NBUFFX2_LVT: 44 
[05/07 01:25:11   3401s]    Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
[05/07 01:25:11   3401s]    ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
[05/07 01:25:11   3401s]  Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
[05/07 01:25:11   3401s] Primary reporting skew groups after update timingGraph:
[05/07 01:25:11   3401s]   skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:11   3401s]       min path sink: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
[05/07 01:25:11   3401s]       max path sink: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
[05/07 01:25:11   3401s] Skew group summary after update timingGraph:
[05/07 01:25:11   3401s]   skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
[05/07 01:25:11   3401s]   skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
[05/07 01:25:11   3401s]   skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.854, sd=0.024, skn=-1.315, kur=0.962], skew [0.095 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
[05/07 01:25:11   3401s]   skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.265, kur=4.722], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
[05/07 01:25:11   3401s]   skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.374, kur=-1.487], skew [0.102 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.099 gs=0.107)
[05/07 01:25:11   3401s]   skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.343, kur=-1.559], skew [0.102 vs 0.085*], 96.7% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.094 gs=0.102)
[05/07 01:25:11   3401s] Logging CTS constraint violations...
[05/07 01:25:11   3401s]   Clock tree SDRAM_CLK has 1 max_capacitance violation.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 82.000fF below cell CTS_cfh_inv_00002 (a lib_cell INVX16_LVT) at (374.376,381.216), in power domain PD_ORCA_TOP. Achieved capacitance of 82.551fF.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1033' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group ate_clk/test_worst_mode in half corner worst_corner:setup.late. Achieved skew of 0.102ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1023' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group ate_clk/test_best_mode in half corner worst_corner:setup.late. Achieved skew of 0.102ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1023' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group SDRAM_CLK/func_best_mode in half corner worst_corner:setup.late. Achieved skew of 0.100ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1023' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group SYS_2x_CLK/func_worst_mode in half corner worst_corner:setup.late. Achieved skew of 0.095ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1023' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group SYS_2x_CLK/func_best_mode in half corner worst_corner:setup.late. Achieved skew of 0.095ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1023' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.800ns for skew group SDRAM_CLK/func_best_mode. Achieved shortest insertion delay of 1.244ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1026' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.800ns for skew group ate_clk/test_worst_mode. Achieved shortest insertion delay of 1.012ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1026' for more detail.
[05/07 01:25:11   3401s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.800ns for skew group ate_clk/test_best_mode. Achieved shortest insertion delay of 1.012ns.
[05/07 01:25:11   3401s] Type 'man IMPCCOPT-1026' for more detail.
[05/07 01:25:11   3401s] Logging CTS constraint violations done.
[05/07 01:25:11   3401s] Tidy Up And Update Timing done. (took cpu=0:00:07.8 real=0:00:02.4)
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
[05/07 01:25:11   3401s] Runtime done. (took cpu=0:05:05 real=0:02:22)
[05/07 01:25:11   3401s] Runtime Report Coverage % = 99.9
[05/07 01:25:11   3401s] Runtime Summary
[05/07 01:25:11   3401s] ===============
[05/07 01:25:11   3401s] Clock Runtime:  (54%) Core CTS          77.55 (Init 4.80, Construction 31.62, Implementation 27.96, eGRPC 5.22, PostConditioning 2.36, Other 5.61)
[05/07 01:25:11   3401s] Clock Runtime:  (35%) CTS services      50.39 (RefinePlace 12.33, EarlyGlobalClock 7.49, NanoRoute 26.81, ExtractRC 3.75, TimingAnalysis 0.00)
[05/07 01:25:11   3401s] Clock Runtime:   (9%) Other CTS         13.93 (Init 4.20, CongRepair/EGR-DP 7.57, TimingUpdate 2.16, Other 0.00)
[05/07 01:25:11   3401s] Clock Runtime: (100%) Total            141.87
[05/07 01:25:11   3401s] 
[05/07 01:25:11   3401s] 
[05/07 01:25:11   3401s] Runtime Summary:
[05/07 01:25:11   3401s] ================
[05/07 01:25:11   3401s] 
[05/07 01:25:11   3401s] ------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:11   3401s] wall    % time  children  called  name
[05/07 01:25:11   3401s] ------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:11   3401s] 141.97  100.00   141.97     0       
[05/07 01:25:11   3401s] 141.97  100.00   141.87     1     Runtime
[05/07 01:25:11   3401s]   0.04    0.03     0.00     1     Updating ideal nets and annotations
[05/07 01:25:11   3401s]   0.48    0.34     0.48     1     CCOpt::Phase::Initialization
[05/07 01:25:11   3401s]   0.48    0.34     0.46     1       Check Prerequisites
[05/07 01:25:11   3401s]   0.46    0.33     0.00     1         Leaving CCOpt scope - CheckPlace
[05/07 01:25:11   3401s]   7.90    5.56     7.82     1     CCOpt::Phase::PreparingToBalance
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[05/07 01:25:11   3401s]   3.74    2.63     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/07 01:25:11   3401s]   0.50    0.35     0.38     1       Legalization setup
[05/07 01:25:11   3401s]   0.38    0.27     0.00     1         Leaving CCOpt scope - Initializing placement interface
[05/07 01:25:11   3401s]   3.58    2.52     0.04     1       Validating CTS configuration
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1         Checking module port directions
[05/07 01:25:11   3401s]   0.04    0.02     0.00     1         Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[05/07 01:25:11   3401s]   0.59    0.41     0.34     1     Preparing To Balance
[05/07 01:25:11   3401s]   0.12    0.09     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[05/07 01:25:11   3401s]   0.21    0.15     0.00     1       Leaving CCOpt scope - Initializing placement interface
[05/07 01:25:11   3401s]  45.88   32.32    45.88     1     CCOpt::Phase::Construction
[05/07 01:25:11   3401s]  19.25   13.56    19.22     1       Stage::Clustering
[05/07 01:25:11   3401s]   9.07    6.39     8.84     1         Clustering
[05/07 01:25:11   3401s]   0.55    0.38     0.40     1           Initialize for clustering
[05/07 01:25:11   3401s]   0.34    0.24     0.00     1             Source group sink pre-allocation
[05/07 01:25:11   3401s]   0.06    0.04     0.00     1             Computing optimal clock node locations
[05/07 01:25:11   3401s]   2.59    1.83     0.00     1           Bottom-up phase
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1             Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   5.71    4.02     4.97     1           Legalizing clock trees
[05/07 01:25:11   3401s]   4.51    3.17     0.00     1             Leaving CCOpt scope - ClockRefiner
[05/07 01:25:11   3401s]   0.11    0.07     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[05/07 01:25:11   3401s]   0.22    0.15     0.00     1             Leaving CCOpt scope - Initializing placement interface
[05/07 01:25:11   3401s]   0.14    0.10     0.00     1             Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]  10.16    7.15     9.89     1         CongRepair After Initial Clustering
[05/07 01:25:11   3401s]   8.53    6.01     7.13     1           Leaving CCOpt scope - Early Global Route
[05/07 01:25:11   3401s]   3.07    2.16     0.00     1             Early Global Route - eGR only step
[05/07 01:25:11   3401s]   4.06    2.86     0.00     1             Congestion Repair
[05/07 01:25:11   3401s]   1.22    0.86     0.00     1           Leaving CCOpt scope - extractRC
[05/07 01:25:11   3401s]   0.14    0.10     0.00     1           Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   0.63    0.45     0.63     1       Stage::DRV Fixing
[05/07 01:25:11   3401s]   0.47    0.33     0.00     1         Fixing clock tree slew time and max cap violations
[05/07 01:25:11   3401s]   0.16    0.11     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[05/07 01:25:11   3401s]  25.99   18.31    25.98     1       Stage::Insertion Delay Reduction
[05/07 01:25:11   3401s]   0.07    0.05     0.00     1         Removing unnecessary root buffering
[05/07 01:25:11   3401s]   0.05    0.04     0.00     1         Removing unconstrained drivers
[05/07 01:25:11   3401s]   0.24    0.17     0.00     1         Reducing insertion delay 1
[05/07 01:25:11   3401s]   3.76    2.65     0.00     1         Removing longest path buffering
[05/07 01:25:11   3401s]  21.86   15.40     0.00     1         Reducing delay of long paths
[05/07 01:25:11   3401s]  28.55   20.11    28.54     1     CCOpt::Phase::Implementation
[05/07 01:25:11   3401s]   1.99    1.40     1.98     1       Stage::Reducing Power
[05/07 01:25:11   3401s]   0.17    0.12     0.00     1         Improving clock tree routing
[05/07 01:25:11   3401s]   1.06    0.75     0.05     1         Reducing clock tree power 1
[05/07 01:25:11   3401s]   0.05    0.04     0.00     3           Legalizing clock trees
[05/07 01:25:11   3401s]   0.75    0.53     0.00     1         Reducing clock tree power 2
[05/07 01:25:11   3401s]   4.30    3.03     4.30     1       Stage::Balancing
[05/07 01:25:11   3401s]   0.24    0.17     0.00     1         Improving subtree skew
[05/07 01:25:11   3401s]   0.73    0.52     0.00     1         Offloading subtrees by buffering
[05/07 01:25:11   3401s]   2.90    2.04     2.83     1         AdjustingMinPinPIDs for balancing
[05/07 01:25:11   3401s]   2.30    1.62     2.27     1           Approximately balancing fragments step
[05/07 01:25:11   3401s]   0.23    0.16     0.00     1             Resolve constraints - Approximately balancing fragments
[05/07 01:25:11   3401s]   0.06    0.04     0.00     1             Estimate delay to be added in balancing - Approximately balancing fragments
[05/07 01:25:11   3401s]   0.04    0.03     0.00     1             Moving gates to improve sub-tree skew
[05/07 01:25:11   3401s]   0.03    0.02     0.00     1             Approximately balancing fragments bottom up
[05/07 01:25:11   3401s]   1.90    1.34     0.00     1             Approximately balancing fragments, wire and cell delays
[05/07 01:25:11   3401s]   0.54    0.38     0.00     1           Improving fragments clock skew
[05/07 01:25:11   3401s]   0.36    0.25     0.32     1         Approximately balancing step
[05/07 01:25:11   3401s]   0.09    0.06     0.00     1           Resolve constraints - Approximately balancing
[05/07 01:25:11   3401s]   0.23    0.16     0.00     1           Approximately balancing, wire and cell delays
[05/07 01:25:11   3401s]   0.06    0.05     0.00     1         Approximately balancing paths
[05/07 01:25:11   3401s]  21.21   14.94    21.11     1       Stage::Polishing
[05/07 01:25:11   3401s]   0.10    0.07     0.00     1         Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   0.54    0.38     0.00     1         Merging balancing drivers for power
[05/07 01:25:11   3401s]   0.06    0.04     0.00     1         Improving clock skew
[05/07 01:25:11   3401s]   6.49    4.57     6.36     1         Moving gates to reduce wire capacitance
[05/07 01:25:11   3401s]   0.10    0.07     0.00     2           Artificially removing short and long paths
[05/07 01:25:11   3401s]   1.44    1.01     0.02     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/07 01:25:11   3401s]   0.02    0.01     0.00     1             Legalizing clock trees
[05/07 01:25:11   3401s]   1.96    1.38     0.03     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/07 01:25:11   3401s]   0.03    0.02     0.00     1             Legalizing clock trees
[05/07 01:25:11   3401s]   1.14    0.81     0.02     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/07 01:25:11   3401s]   0.02    0.02     0.00     1             Legalizing clock trees
[05/07 01:25:11   3401s]   1.71    1.21     0.03     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/07 01:25:11   3401s]   0.03    0.02     0.00     1             Legalizing clock trees
[05/07 01:25:11   3401s]   0.01    0.00     0.00     1           Reverting Artificially removing short and long paths
[05/07 01:25:11   3401s]   1.13    0.80     0.14     1         Reducing clock tree power 3
[05/07 01:25:11   3401s]   0.10    0.07     0.00     1           Artificially removing short and long paths
[05/07 01:25:11   3401s]   0.03    0.02     0.00     1           Legalizing clock trees
[05/07 01:25:11   3401s]   0.01    0.01     0.00     1           Reverting Artificially removing short and long paths
[05/07 01:25:11   3401s]   0.10    0.07     0.00     1         Improving insertion delay
[05/07 01:25:11   3401s]  12.68    8.93    12.47     1         Wire Opt OverFix
[05/07 01:25:11   3401s]  10.43    7.35    10.34     1           Wire Reduction extra effort
[05/07 01:25:11   3401s]   0.07    0.05     0.00     1             Artificially removing short and long paths
[05/07 01:25:11   3401s]   0.13    0.09     0.00     1             Global shorten wires A0
[05/07 01:25:11   3401s]   7.77    5.47     0.00     2             Move For Wirelength - core
[05/07 01:25:11   3401s]   0.09    0.06     0.00     1             Global shorten wires A1
[05/07 01:25:11   3401s]   1.38    0.97     0.00     1             Global shorten wires B
[05/07 01:25:11   3401s]   0.90    0.64     0.00     1             Move For Wirelength - branch
[05/07 01:25:11   3401s]   0.01    0.00     0.00     1             Reverting Artificially removing short and long paths
[05/07 01:25:11   3401s]   2.05    1.44     2.05     1           Optimizing orientation
[05/07 01:25:11   3401s]   2.05    1.44     0.00     1             FlipOpt
[05/07 01:25:11   3401s]   1.04    0.73     0.68     1       Stage::Updating netlist
[05/07 01:25:11   3401s]   0.09    0.06     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[05/07 01:25:11   3401s]   0.59    0.42     0.00     1         Leaving CCOpt scope - ClockRefiner
[05/07 01:25:11   3401s]  13.23    9.32    12.47     1     CCOpt::Phase::eGRPC
[05/07 01:25:11   3401s]   3.28    2.31     3.02     1       Leaving CCOpt scope - Routing Tools
[05/07 01:25:11   3401s]   3.02    2.13     0.00     1         Early Global Route - eGR only step
[05/07 01:25:11   3401s]   1.27    0.89     0.00     1       Leaving CCOpt scope - extractRC
[05/07 01:25:11   3401s]   0.23    0.16     0.00     1       Leaving CCOpt scope - Initializing placement interface
[05/07 01:25:11   3401s]   0.08    0.05     0.08     1       Loading clock net RC data
[05/07 01:25:11   3401s]   0.08    0.05     0.00     1         Preprocessing clock nets
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1       Disconnecting
[05/07 01:25:11   3401s]   0.09    0.06     0.09     1       Reset bufferability constraints
[05/07 01:25:11   3401s]   0.09    0.06     0.00     1         Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   0.21    0.15     0.07     1       eGRPC Moving buffers
[05/07 01:25:11   3401s]   0.07    0.05     0.00     1         Violation analysis
[05/07 01:25:11   3401s]   2.74    1.93     2.63     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/07 01:25:11   3401s]   0.07    0.05     0.00     1         Artificially removing short and long paths
[05/07 01:25:11   3401s]   2.55    1.79     0.00     1         Downsizing Pass 0
[05/07 01:25:11   3401s]   0.01    0.01     0.00     1         Reverting Artificially removing short and long paths
[05/07 01:25:11   3401s]   0.13    0.09     0.00     1       eGRPC Fixing DRVs
[05/07 01:25:11   3401s]   0.43    0.30     0.00     1       Reconnecting optimized routes
[05/07 01:25:11   3401s]   0.10    0.07     0.00     1       Violation analysis
[05/07 01:25:11   3401s]   0.10    0.07     0.00     1       Moving clock insts towards fanout
[05/07 01:25:11   3401s]   0.02    0.01     0.00     1       Cloning clock nodes to reduce slew violations.
[05/07 01:25:11   3401s]   0.08    0.06     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[05/07 01:25:11   3401s]   3.73    2.62     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/07 01:25:11   3401s]  36.85   25.95    35.90     1     CCOpt::Phase::Routing
[05/07 01:25:11   3401s]  34.50   24.30    33.92     1       Leaving CCOpt scope - Routing Tools
[05/07 01:25:11   3401s]   3.59    2.53     0.00     1         Early Global Route - eGR->Nr High Frequency step
[05/07 01:25:11   3401s]  26.81   18.89     0.00     1         NanoRoute
[05/07 01:25:11   3401s]   3.51    2.47     0.00     1         Route Remaining Unrouted Nets
[05/07 01:25:11   3401s]   1.26    0.89     0.00     1       Leaving CCOpt scope - extractRC
[05/07 01:25:11   3401s]   0.14    0.10     0.00     1       Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   5.87    4.14     5.48     1     CCOpt::Phase::PostConditioning
[05/07 01:25:11   3401s]   0.39    0.27     0.00     1       Leaving CCOpt scope - Initializing placement interface
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1       Reset bufferability constraints
[05/07 01:25:11   3401s]   0.16    0.11     0.00     1       PostConditioning Upsizing To Fix DRVs
[05/07 01:25:11   3401s]   0.23    0.16     0.00     1       Recomputing CTS skew targets
[05/07 01:25:11   3401s]   0.08    0.05     0.00     1       PostConditioning Fixing DRVs
[05/07 01:25:11   3401s]   0.26    0.18     0.00     1       Buffering to fix DRVs
[05/07 01:25:11   3401s]   0.49    0.35     0.00     1       PostConditioning Fixing Skew by cell sizing
[05/07 01:25:11   3401s]   0.10    0.07     0.00     1       Reconnecting optimized routes
[05/07 01:25:11   3401s]   0.12    0.08     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[05/07 01:25:11   3401s]   3.51    2.47     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/07 01:25:11   3401s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[05/07 01:25:11   3401s]   0.14    0.10     0.00     1       Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s]   0.13    0.09     0.00     1     Post-balance tidy up or trial balance steps
[05/07 01:25:11   3401s]   2.37    1.67     2.16     1     Tidy Up And Update Timing
[05/07 01:25:11   3401s]   2.16    1.52     0.00     1       External - Set all clocks to propagated mode
[05/07 01:25:11   3401s]   0.00    0.00     0.00     0         Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/07 01:25:11   3401s] ------------------------------------------------------------------------------------------------------------------------
[05/07 01:25:11   3401s] 
[05/07 01:25:11   3401s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:25:11   3401s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:05:03.9/0:02:21.5 (2.1), totSession cpu/real = 0:56:42.7/0:21:41.8 (2.6), mem = 7198.4M
[05/07 01:25:11   3401s] 
[05/07 01:25:11   3401s] =============================================================================================
[05/07 01:25:11   3401s]  Step TAT Report : CTS #1 / ccopt_design #1                                     23.10-p003_1
[05/07 01:25:11   3401s] =============================================================================================
[05/07 01:25:11   3401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:25:11   3401s] ---------------------------------------------------------------------------------------------
[05/07 01:25:11   3401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:25:11   3401s] [ IncrReplace            ]      1   0:00:04.0  (   2.9 % )     0:00:04.0 /  0:00:09.6    2.4
[05/07 01:25:11   3401s] [ RefinePlace            ]      4   0:00:10.6  (   7.5 % )     0:00:10.6 /  0:00:29.5    2.8
[05/07 01:25:11   3401s] [ DetailPlaceInit        ]     11   0:00:02.8  (   2.0 % )     0:00:02.8 /  0:00:04.2    1.5
[05/07 01:25:11   3401s] [ EarlyGlobalRoute       ]      5   0:00:16.4  (  11.6 % )     0:00:16.4 /  0:00:33.8    2.1
[05/07 01:25:11   3401s] [ DetailRoute            ]      1   0:00:06.2  (   4.4 % )     0:00:06.2 /  0:00:42.4    6.8
[05/07 01:25:11   3401s] [ ExtractRC              ]      3   0:00:03.7  (   2.6 % )     0:00:03.7 /  0:00:03.7    1.0
[05/07 01:25:11   3401s] [ MISC                   ]          0:01:37.7  (  69.0 % )     0:01:37.7 /  0:03:00.8    1.9
[05/07 01:25:11   3401s] ---------------------------------------------------------------------------------------------
[05/07 01:25:11   3401s]  CTS #1 TOTAL                       0:02:21.5  ( 100.0 % )     0:02:21.5 /  0:05:03.9    2.1
[05/07 01:25:11   3401s] ---------------------------------------------------------------------------------------------
[05/07 01:25:11   3401s] 
[05/07 01:25:11   3401s] Synthesizing clock trees with CCOpt done.
[05/07 01:25:11   3402s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:25:11   3402s] UM:*                                                                   cts
[05/07 01:25:11   3402s] Begin: Reorder Scan Chains
[05/07 01:25:11   3402s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:25:11   3402s] Type 'man IMPSC-1001' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:25:11   3402s] Type 'man IMPSC-1001' for more detail.
[05/07 01:25:11   3402s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/07 01:25:11   3402s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:25:11   3402s] Start applying DEF ordered sections ...
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/07 01:25:11   3402s] Type 'man IMPSC-1138' for more detail.
[05/07 01:25:11   3402s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/07 01:25:11   3402s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:25:11   3402s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:25:11   3402s] *** Scan Sanity Check Summary:
[05/07 01:25:11   3402s] *** 3 scan chains passed sanity check.
[05/07 01:25:11   3402s] INFO: Running scanReorder auto flow in postCTS
[05/07 01:25:11   3402s] DBG: sciUnitLenDelay = 0.123450
[05/07 01:25:11   3402s] 
[05/07 01:25:11   3402s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:25:11   3402s] 
[05/07 01:25:11   3402s] TimeStamp Deleting Cell Server End ...
[05/07 01:25:12   3402s] Set analysis mode to hold.
[05/07 01:25:12   3402s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:25:12   3402s] #################################################################################
[05/07 01:25:12   3402s] # Design Stage: PreRoute
[05/07 01:25:12   3402s] # Design Name: ORCA_TOP
[05/07 01:25:12   3402s] # Design Mode: 28nm
[05/07 01:25:12   3402s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:25:12   3402s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:25:12   3402s] # Signoff Settings: SI Off 
[05/07 01:25:12   3402s] #################################################################################
[05/07 01:25:13   3407s] Topological Sorting (REAL = 0:00:00.0, MEM = 5894.3M, InitMEM = 5894.3M)
[05/07 01:25:14   3410s] Calculate delays in BcWc mode...
[05/07 01:25:14   3410s] Calculate delays in BcWc mode...
[05/07 01:25:14   3411s] Start delay calculation (fullDC) (8 T). (MEM=3714.89)
[05/07 01:25:14   3411s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/07 01:25:15   3411s] End AAE Lib Interpolated Model. (MEM=5660.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:25:17   3426s] Total number of fetched objects 49953
[05/07 01:25:17   3427s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[05/07 01:25:17   3427s] End delay calculation. (MEM=3737.18 CPU=0:00:11.6 REAL=0:00:02.0)
[05/07 01:25:17   3427s] End delay calculation (fullDC). (MEM=3737.18 CPU=0:00:16.1 REAL=0:00:03.0)
[05/07 01:25:17   3427s] *** CDM Built up (cpu=0:00:24.3  real=0:00:05.0  mem= 5652.9M) ***
[05/07 01:25:18   3433s] DBG: scgNrActiveHoldView = 2
[05/07 01:25:18   3433s] 
[05/07 01:25:18   3433s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:25:18   3433s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:25:18   3433s] Summary for sequential cells identification: 
[05/07 01:25:18   3433s]   Identified SBFF number: 126
[05/07 01:25:18   3433s]   Identified MBFF number: 0
[05/07 01:25:18   3433s]   Identified SB Latch number: 36
[05/07 01:25:18   3433s]   Identified MB Latch number: 0
[05/07 01:25:18   3433s]   Not identified SBFF number: 180
[05/07 01:25:18   3433s]   Not identified MBFF number: 0
[05/07 01:25:18   3433s]   Not identified SB Latch number: 0
[05/07 01:25:18   3433s]   Not identified MB Latch number: 0
[05/07 01:25:18   3433s]   Number of sequential cells which are not FFs: 42
[05/07 01:25:18   3433s]  Visiting view : test_worst_scenario
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 9.30 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 14.90 (1.000) with rcCorner = 0
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]  Visiting view : func_worst_scenario
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 9.30 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 14.90 (1.000) with rcCorner = 0
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]  Visiting view : test_best_scenario
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = 1
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = 1
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]  Visiting view : func_best_scenario
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = 1
[05/07 01:25:18   3433s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = 1
[05/07 01:25:18   3433s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = -1
[05/07 01:25:18   3433s] TLC MultiMap info (StdDelay):
[05/07 01:25:18   3433s]   : best_corner + best_libs + 1 + cmin := 4.5ps
[05/07 01:25:18   3433s]   : best_corner + best_libs + 1 + no RcCorner := 4.4ps
[05/07 01:25:18   3433s]   : worst_corner + worst_libs + 1 + no RcCorner := 14.5ps
[05/07 01:25:18   3433s]   : worst_corner + worst_libs + 1 + cmax := 14.9ps
[05/07 01:25:18   3433s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 9.3ps
[05/07 01:25:18   3433s]   : worst_corner + worst_libs_vddh + 1 + cmax := 9.6ps
[05/07 01:25:18   3433s]  Setting StdDelay to: 9.6ps
[05/07 01:25:18   3433s] 
[05/07 01:25:18   3433s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:25:18   3433s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:25:18   3433s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:25:18   3433s] Type 'man IMPSC-1001' for more detail.
[05/07 01:25:18   3433s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:25:18   3433s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:25:18   3433s] Type 'man IMPSC-1001' for more detail.
[05/07 01:25:18   3433s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[05/07 01:25:18   3433s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:25:18   3433s] Start applying DEF ordered sections ...
[05/07 01:25:19   3433s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:25:19   3433s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:25:19   3433s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:25:19   3433s] *** Scan Sanity Check Summary:
[05/07 01:25:19   3433s] *** 3 scan chains passed sanity check.
[05/07 01:25:19   3433s] INFO: Auto effort scan reorder.
[05/07 01:25:19   3433s] chain 3 has no hold violation, so skip this chain.
[05/07 01:25:19   3433s] chain 4 has no hold violation, so skip this chain.
[05/07 01:25:19   3433s] **WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
[05/07 01:25:19   3433s] **WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
[05/07 01:25:19   3433s] chain 7 has no hold violation, so skip this chain.
[05/07 01:25:19   3434s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:25:19   3434s] #################################################################################
[05/07 01:25:19   3434s] # Design Stage: PreRoute
[05/07 01:25:19   3434s] # Design Name: ORCA_TOP
[05/07 01:25:19   3434s] # Design Mode: 28nm
[05/07 01:25:19   3434s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:25:19   3434s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:25:19   3434s] # Signoff Settings: SI Off 
[05/07 01:25:19   3434s] #################################################################################
[05/07 01:25:21   3439s] Topological Sorting (REAL = 0:00:01.0, MEM = 5649.3M, InitMEM = 5649.3M)
[05/07 01:25:22   3442s] Calculate delays in BcWc mode...
[05/07 01:25:22   3442s] Calculate delays in BcWc mode...
[05/07 01:25:22   3442s] Start delay calculation (fullDC) (8 T). (MEM=3739.7)
[05/07 01:25:22   3443s] End AAE Lib Interpolated Model. (MEM=5660.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:25:24   3458s] Total number of fetched objects 49953
[05/07 01:25:24   3459s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/07 01:25:24   3459s] End delay calculation. (MEM=3745.01 CPU=0:00:11.8 REAL=0:00:01.0)
[05/07 01:25:24   3459s] End delay calculation (fullDC). (MEM=3745.01 CPU=0:00:16.2 REAL=0:00:02.0)
[05/07 01:25:24   3459s] *** CDM Built up (cpu=0:00:24.6  real=0:00:05.0  mem= 5652.9M) ***
[05/07 01:25:26   3465s] *** Summary: Scan Reorder within scan chain
[05/07 01:25:26   3465s]         Total scan reorder time: cpu: 0:00:31.7 , real: 0:00:07.0
[05/07 01:25:26   3465s] Successfully reordered 3 scan chains.
[05/07 01:25:26   3465s] Unable to reorder 2 scan chains.
[05/07 01:25:26   3465s] Initial total scan wire length:    37822.616 (floating:    29668.728)
[05/07 01:25:26   3465s] Final   total scan wire length:    37822.616 (floating:    29668.728)
[05/07 01:25:26   3465s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/07 01:25:26   3465s] Current max long connection 481.232
[05/07 01:25:26   3465s] Restore timing analysis mode.
[05/07 01:25:26   3465s] 
[05/07 01:25:26   3465s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:25:26   3465s] 
[05/07 01:25:26   3465s] TimeStamp Deleting Cell Server End ...
[05/07 01:25:26   3466s] *** End of ScanReorder (cpu=0:01:04, real=0:00:15.0, mem=5643.3M) ***
[05/07 01:25:26   3466s] *** Summary: Scan Reorder within scan chain
[05/07 01:25:26   3466s] Initial total scan wire length:    37822.616 (floating:    29668.728)
[05/07 01:25:26   3466s] Final   total scan wire length:    37822.616 (floating:    29668.728)
[05/07 01:25:26   3466s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/07 01:25:26   3466s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[05/07 01:25:26   3466s] Final   scan reorder max long connection:      481.232
[05/07 01:25:26   3466s] Total net length = 8.761e+05 (5.203e+05 3.559e+05) (ext = 1.098e+04)
[05/07 01:25:26   3466s] *** End of ScanReorder (cpu=0:01:04, real=0:00:15.0, mem=5643.3M) ***
[05/07 01:25:26   3466s] End: Reorder Scan Chains
[05/07 01:25:26   3466s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3491.3M, totSessionCpu=0:57:47 **
[05/07 01:25:26   3466s] 
[05/07 01:25:26   3466s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:25:26   3466s] GigaOpt running with 8 threads.
[05/07 01:25:26   3466s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:57:47.1/0:21:57.3 (2.6), mem = 4908.3M
[05/07 01:25:26   3466s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/07 01:25:26   3466s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/07 01:25:29   3473s] 
[05/07 01:25:29   3473s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:25:29   3473s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:25:29   3473s] Summary for sequential cells identification: 
[05/07 01:25:29   3473s]   Identified SBFF number: 126
[05/07 01:25:29   3473s]   Identified MBFF number: 0
[05/07 01:25:29   3473s]   Identified SB Latch number: 36
[05/07 01:25:29   3473s]   Identified MB Latch number: 0
[05/07 01:25:29   3473s]   Not identified SBFF number: 180
[05/07 01:25:29   3473s]   Not identified MBFF number: 0
[05/07 01:25:29   3473s]   Not identified SB Latch number: 0
[05/07 01:25:29   3473s]   Not identified MB Latch number: 0
[05/07 01:25:29   3473s]   Number of sequential cells which are not FFs: 42
[05/07 01:25:29   3473s]  Visiting view : test_worst_scenario
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]  Visiting view : func_worst_scenario
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]  Visiting view : test_best_scenario
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]  Visiting view : func_best_scenario
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:29   3473s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:29   3473s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:29   3473s] TLC MultiMap info (StdDelay):
[05/07 01:25:29   3473s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:25:29   3473s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:25:29   3473s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:25:29   3473s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:25:29   3473s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:25:29   3473s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:25:29   3473s]  Setting StdDelay to: 11ps
[05/07 01:25:29   3473s] 
[05/07 01:25:29   3473s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:25:29   3473s] Need call spDPlaceInit before registerPrioInstLoc.
[05/07 01:25:29   3473s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:25:29   3474s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:25:29   3474s] [GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[05/07 01:25:29   3474s] [GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[05/07 01:25:29   3474s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/07 01:25:29   3474s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/07 01:25:29   3474s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/07 01:25:29   3474s] [GPS-MSV] Related mode (msv/opt) setting
[05/07 01:25:29   3474s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/07 01:25:29   3474s] RODC: v2.8e
[05/07 01:25:29   3474s] OPERPROF: Starting DPlace-Init at level 1, MEM:4960.8M, EPOCH TIME: 1746606329.445933
[05/07 01:25:29   3474s] Processing tracks to init pin-track alignment.
[05/07 01:25:29   3474s] z: 2, totalTracks: 1
[05/07 01:25:29   3474s] z: 4, totalTracks: 1
[05/07 01:25:29   3474s] z: 6, totalTracks: 1
[05/07 01:25:29   3474s] z: 8, totalTracks: 1
[05/07 01:25:29   3474s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:25:29   3474s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:25:29   3474s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4960.8M, EPOCH TIME: 1746606329.501894
[05/07 01:25:29   3474s] Info: 97 insts are soft-fixed.
[05/07 01:25:29   3474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:29   3474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:29   3474s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:25:29   3474s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:25:29   3474s] 
[05/07 01:25:29   3474s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:29   3474s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:29   3474s] OPERPROF:     Starting CMU at level 3, MEM:4960.8M, EPOCH TIME: 1746606329.652621
[05/07 01:25:29   3474s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.011, MEM:4960.8M, EPOCH TIME: 1746606329.663823
[05/07 01:25:29   3474s] 
[05/07 01:25:29   3474s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:25:29   3474s] Info: 97 insts are soft-fixed.
[05/07 01:25:29   3474s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.188, MEM:4960.8M, EPOCH TIME: 1746606329.689788
[05/07 01:25:29   3474s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4960.8M, EPOCH TIME: 1746606329.690740
[05/07 01:25:29   3474s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4960.8M, EPOCH TIME: 1746606329.691859
[05/07 01:25:29   3474s] 
[05/07 01:25:29   3474s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=4960.8MB).
[05/07 01:25:29   3474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.470, REAL:0.296, MEM:4960.8M, EPOCH TIME: 1746606329.741438
[05/07 01:25:29   3474s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:25:29   3474s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/07 01:25:29   3474s] 	Cell FOOT2X16_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X16_LVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X16_RVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X2_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X2_LVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X2_RVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X32_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X32_LVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X32_RVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X4_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X4_LVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X4_RVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X8_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X8_LVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOT2X8_RVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOTX16_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOTX16_LVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOTX16_RVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOTX2_HVT, site unit.
[05/07 01:25:29   3474s] 	Cell FOOTX2_LVT, site unit.
[05/07 01:25:29   3474s] 	...
[05/07 01:25:29   3474s] 	Reporting only the 20 first cells found...
[05/07 01:25:29   3474s] .
[05/07 01:25:29   3474s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4961.1M, EPOCH TIME: 1746606329.748211
[05/07 01:25:29   3474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:25:29   3474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:29   3475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:29   3475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:29   3475s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.520, REAL:0.139, MEM:4988.8M, EPOCH TIME: 1746606329.887211
[05/07 01:25:29   3475s] 
[05/07 01:25:29   3475s] Creating Lib Analyzer ...
[05/07 01:25:30   3475s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:25:30   3475s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:25:30   3475s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:25:30   3475s] 
[05/07 01:25:30   3475s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:25:30   3476s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:57:57 mem=4996.8M
[05/07 01:25:30   3476s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:57:57 mem=4996.8M
[05/07 01:25:30   3476s] Creating Lib Analyzer, finished. 
[05/07 01:25:30   3476s] Info: IPO magic value 0x8D95BEEF.
[05/07 01:25:30   3476s] Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
[05/07 01:25:30   3476s]       SynthesisEngine workers will not check out additional licenses.
[05/07 01:25:55   3476s] OPERPROF: Starting DPlace-Init at level 1, MEM:4996.8M, EPOCH TIME: 1746606355.088696
[05/07 01:25:55   3476s] Processing tracks to init pin-track alignment.
[05/07 01:25:55   3476s] z: 2, totalTracks: 1
[05/07 01:25:55   3476s] z: 4, totalTracks: 1
[05/07 01:25:55   3476s] z: 6, totalTracks: 1
[05/07 01:25:55   3476s] z: 8, totalTracks: 1
[05/07 01:25:55   3476s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:25:55   3476s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:25:55   3476s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4996.8M, EPOCH TIME: 1746606355.183899
[05/07 01:25:55   3476s] Info: 97 insts are soft-fixed.
[05/07 01:25:55   3476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3476s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:25:55   3476s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:25:55   3476s] 
[05/07 01:25:55   3476s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:55   3476s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:55   3476s] 
[05/07 01:25:55   3476s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:25:55   3476s] Info: 97 insts are soft-fixed.
[05/07 01:25:55   3476s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.204, MEM:4996.8M, EPOCH TIME: 1746606355.387450
[05/07 01:25:55   3476s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4996.8M, EPOCH TIME: 1746606355.387638
[05/07 01:25:55   3476s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.000, MEM:4996.8M, EPOCH TIME: 1746606355.388051
[05/07 01:25:55   3476s] 
[05/07 01:25:55   3476s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4996.8MB).
[05/07 01:25:55   3476s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.400, REAL:0.345, MEM:4996.8M, EPOCH TIME: 1746606355.433641
[05/07 01:25:55   3476s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4997.1M, EPOCH TIME: 1746606355.434610
[05/07 01:25:55   3476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:25:55   3476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3477s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.420, REAL:0.106, MEM:4996.8M, EPOCH TIME: 1746606355.540223
[05/07 01:25:55   3477s] **INFO: Using Advanced Metric Collection system.
[05/07 01:25:55   3477s] **optDesign ... cpu = 0:00:11, real = 0:00:29, mem = 3612.1M, totSessionCpu=0:57:58 **
[05/07 01:25:55   3477s] #optDebug: { P: 28 W: 8195 FE: extreme PE: none LDR: 1}
[05/07 01:25:55   3477s] *** optDesign -postCTS ***
[05/07 01:25:55   3477s] DRC Margin: user margin 0.0; extra margin 0.2
[05/07 01:25:55   3477s] Hold Target Slack: user slack 0
[05/07 01:25:55   3477s] Setup Target Slack: user slack 0; extra slack 0.0
[05/07 01:25:55   3477s] setUsefulSkewMode -opt_skew_eco_route false
[05/07 01:25:55   3477s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4996.8M, EPOCH TIME: 1746606355.686115
[05/07 01:25:55   3477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3477s] 
[05/07 01:25:55   3477s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:55   3477s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:55   3477s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.107, MEM:4996.8M, EPOCH TIME: 1746606355.793570
[05/07 01:25:55   3477s] 
[05/07 01:25:55   3477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:25:55   3477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:55   3477s] 
[05/07 01:25:55   3477s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:25:55   3477s] Deleting Lib Analyzer.
[05/07 01:25:55   3477s] 
[05/07 01:25:55   3477s] TimeStamp Deleting Cell Server End ...
[05/07 01:25:55   3477s] Multi-VT timing optimization disabled based on library information.
[05/07 01:25:55   3477s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:25:55   3477s] 
[05/07 01:25:55   3477s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:25:55   3477s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:25:55   3477s] Summary for sequential cells identification: 
[05/07 01:25:55   3477s]   Identified SBFF number: 126
[05/07 01:25:55   3477s]   Identified MBFF number: 0
[05/07 01:25:55   3477s]   Identified SB Latch number: 36
[05/07 01:25:55   3477s]   Identified MB Latch number: 0
[05/07 01:25:55   3477s]   Not identified SBFF number: 180
[05/07 01:25:55   3477s]   Not identified MBFF number: 0
[05/07 01:25:55   3477s]   Not identified SB Latch number: 0
[05/07 01:25:55   3477s]   Not identified MB Latch number: 0
[05/07 01:25:55   3477s]   Number of sequential cells which are not FFs: 42
[05/07 01:25:55   3477s]  Visiting view : test_worst_scenario
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]  Visiting view : func_worst_scenario
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]  Visiting view : test_best_scenario
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]  Visiting view : func_best_scenario
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:55   3477s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:25:55   3477s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:25:55   3477s] TLC MultiMap info (StdDelay):
[05/07 01:25:55   3477s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:25:55   3477s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:25:55   3477s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:25:55   3477s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:25:55   3477s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:25:55   3477s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:25:55   3477s]  Setting StdDelay to: 11ps
[05/07 01:25:55   3477s] 
[05/07 01:25:55   3477s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:25:56   3477s] 
[05/07 01:25:56   3477s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:25:56   3477s] 
[05/07 01:25:56   3477s] TimeStamp Deleting Cell Server End ...
[05/07 01:25:56   3478s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4996.8M, EPOCH TIME: 1746606356.132520
[05/07 01:25:56   3478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] Cell ORCA_TOP LLGs are deleted
[05/07 01:25:56   3478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:4987.4M, EPOCH TIME: 1746606356.134476
[05/07 01:25:56   3478s] Start to check current routing status for nets...
[05/07 01:25:56   3478s] All nets are already routed correctly.
[05/07 01:25:56   3478s] End to check current routing status for nets (mem=4987.4M)
[05/07 01:25:56   3478s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:25:56   3478s] Cell ORCA_TOP LLGs are deleted
[05/07 01:25:56   3478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4987.4M, EPOCH TIME: 1746606356.821393
[05/07 01:25:56   3478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:56   3478s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4987.4M, EPOCH TIME: 1746606356.823797
[05/07 01:25:56   3478s] Max number of tech site patterns supported in site array is 256.
[05/07 01:25:56   3478s] Core basic site is unit
[05/07 01:25:56   3478s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:25:56   3478s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:25:56   3478s] Fast DP-INIT is on for default
[05/07 01:25:56   3478s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:25:56   3478s] SiteArray: use 1,466,368 bytes
[05/07 01:25:56   3478s] SiteArray: current memory after site array memory allocation 4988.8M
[05/07 01:25:56   3478s] SiteArray: FP blocked sites are writable
[05/07 01:25:56   3478s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4988.8M, EPOCH TIME: 1746606356.898188
[05/07 01:25:56   3478s] Process 1340 wires and vias for routing blockage analysis
[05/07 01:25:56   3478s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.030, REAL:0.013, MEM:4988.8M, EPOCH TIME: 1746606356.910935
[05/07 01:25:56   3478s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:25:56   3478s] Atter site array init, number of instance map data is 0.
[05/07 01:25:56   3478s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.220, REAL:0.128, MEM:4988.8M, EPOCH TIME: 1746606356.951499
[05/07 01:25:56   3478s] 
[05/07 01:25:56   3478s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:25:56   3478s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:25:56   3478s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.171, MEM:4988.8M, EPOCH TIME: 1746606356.992752
[05/07 01:25:57   3478s] 
[05/07 01:25:57   3479s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:25:57   3479s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:25:57   3479s] Starting delay calculation for Setup views
[05/07 01:25:57   3479s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:25:57   3479s] #################################################################################
[05/07 01:25:57   3479s] # Design Stage: PreRoute
[05/07 01:25:57   3479s] # Design Name: ORCA_TOP
[05/07 01:25:57   3479s] # Design Mode: 28nm
[05/07 01:25:57   3479s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:25:57   3479s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:25:57   3479s] # Signoff Settings: SI Off 
[05/07 01:25:57   3479s] #################################################################################
[05/07 01:25:58   3484s] Topological Sorting (REAL = 0:00:00.0, MEM = 4988.6M, InitMEM = 4988.6M)
[05/07 01:25:59   3487s] Calculate delays in BcWc mode...
[05/07 01:25:59   3488s] Calculate delays in BcWc mode...
[05/07 01:25:59   3488s] Start delay calculation (fullDC) (8 T). (MEM=3630.64)
[05/07 01:25:59   3488s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/07 01:26:00   3488s] End AAE Lib Interpolated Model. (MEM=5005.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25635_n_12, driver I_RISC_CORE/FE_OFC5267_n_12/Y (cell INVX1_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25575_n, driver I_RISC_CORE/FE_OFC5209_n378_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1360/A2 (cell NAND4X0_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1357/A2 (cell OR4X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X1_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U818/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U243/A3 (cell OA21X2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1207/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1047/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:26:01   3492s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25583_n, driver I_RISC_CORE/FE_OFC5217_n376_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC5287_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25551_Oprnd_A_7, driver I_RISC_CORE/FE_OFC5186_Oprnd_A_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U566/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:01   3492s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25549_n1553, driver I_RISC_CORE/FE_OFC5184_n1553/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U590/A2 (cell AOI21X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:26:01   3492s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:26:02   3503s] Total number of fetched objects 49953
[05/07 01:26:02   3504s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[05/07 01:26:02   3504s] End delay calculation. (MEM=3661.12 CPU=0:00:11.8 REAL=0:00:01.0)
[05/07 01:26:02   3504s] End delay calculation (fullDC). (MEM=3661.12 CPU=0:00:16.4 REAL=0:00:03.0)
[05/07 01:26:02   3504s] *** CDM Built up (cpu=0:00:25.2  real=0:00:05.0  mem= 5442.4M) ***
[05/07 01:26:03   3509s] 
[05/07 01:26:03   3509s] Creating Lib Analyzer ...
[05/07 01:26:03   3509s] 
[05/07 01:26:03   3509s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:26:03   3509s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:26:03   3509s] Summary for sequential cells identification: 
[05/07 01:26:03   3509s]   Identified SBFF number: 126
[05/07 01:26:03   3509s]   Identified MBFF number: 0
[05/07 01:26:03   3509s]   Identified SB Latch number: 36
[05/07 01:26:03   3509s]   Identified MB Latch number: 0
[05/07 01:26:03   3509s]   Not identified SBFF number: 180
[05/07 01:26:03   3509s]   Not identified MBFF number: 0
[05/07 01:26:03   3509s]   Not identified SB Latch number: 0
[05/07 01:26:03   3509s]   Not identified MB Latch number: 0
[05/07 01:26:03   3509s]   Number of sequential cells which are not FFs: 42
[05/07 01:26:03   3509s]  Visiting view : test_worst_scenario
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]  Visiting view : func_worst_scenario
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]  Visiting view : test_best_scenario
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]  Visiting view : func_best_scenario
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:26:03   3509s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:26:03   3509s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:26:03   3509s] TLC MultiMap info (StdDelay):
[05/07 01:26:03   3509s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:26:03   3509s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:26:03   3509s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:26:03   3509s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:26:03   3509s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:26:03   3509s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:26:03   3509s]  Setting StdDelay to: 11ps
[05/07 01:26:03   3509s] 
[05/07 01:26:03   3509s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:26:03   3509s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:26:03   3509s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:26:03   3509s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:26:03   3509s] 
[05/07 01:26:03   3509s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:26:04   3509s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:58:31 mem=5474.4M
[05/07 01:26:04   3509s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:58:31 mem=5474.4M
[05/07 01:26:04   3509s] Creating Lib Analyzer, finished. 
[05/07 01:26:06   3518s] *** Done Building Timing Graph (cpu=0:00:39.9 real=0:00:09.0 totSessionCpu=0:58:40 mem=5442.4M)
[05/07 01:26:07   3521s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.772  |
|           TNS (ns):| -13.784 |
|    Violating Paths:|   37    |
|          All Paths:|  10182  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     66 (66)      |   -0.026   |     67 (67)      |
|   max_tran     |     57 (57)      |   -0.562   |     57 (57)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.795%
------------------------------------------------------------------

[05/07 01:26:07   3521s] **optDesign ... cpu = 0:00:55, real = 0:00:41, mem = 3640.3M, totSessionCpu=0:58:42 **
[05/07 01:26:07   3521s] Begin: Collecting metrics
[05/07 01:26:07   3521s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.772 | -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
 ------------------------------------------------------------------------------------ 
[05/07 01:26:07   3521s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3640.3M, current mem=3640.3M)

[05/07 01:26:07   3521s] End: Collecting metrics
[05/07 01:26:07   3521s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:55.7/0:00:40.8 (1.4), totSession cpu/real = 0:58:42.8/0:22:38.1 (2.6), mem = 5025.4M
[05/07 01:26:07   3521s] 
[05/07 01:26:07   3521s] =============================================================================================
[05/07 01:26:07   3521s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 23.10-p003_1
[05/07 01:26:07   3521s] =============================================================================================
[05/07 01:26:07   3521s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:07   3521s] ---------------------------------------------------------------------------------------------
[05/07 01:26:07   3521s] [ ViewPruning            ]      2   0:00:01.3  (   3.1 % )     0:00:02.8 /  0:00:09.9    3.5
[05/07 01:26:07   3521s] [ OptSummaryReport       ]      1   0:00:00.4  (   1.1 % )     0:00:10.8 /  0:00:43.0    4.0
[05/07 01:26:07   3521s] [ MetricReport           ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/07 01:26:07   3521s] [ DrvReport              ]      1   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:02.2    3.1
[05/07 01:26:07   3521s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:26:07   3521s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.9    1.3
[05/07 01:26:07   3521s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:07   3521s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:07   3521s] [ DetailPlaceInit        ]      2   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.9    1.4
[05/07 01:26:07   3521s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   1.0 % )     0:00:09.6 /  0:00:39.9    4.2
[05/07 01:26:07   3521s] [ FullDelayCalc          ]      1   0:00:05.4  (  13.3 % )     0:00:05.4 /  0:00:25.2    4.6
[05/07 01:26:07   3521s] [ TimingUpdate           ]      2   0:00:02.4  (   5.9 % )     0:00:02.4 /  0:00:11.1    4.6
[05/07 01:26:07   3521s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.4    2.7
[05/07 01:26:07   3521s] [ MISC                   ]          0:00:28.3  (  69.3 % )     0:00:28.3 /  0:00:10.6    0.4
[05/07 01:26:07   3521s] ---------------------------------------------------------------------------------------------
[05/07 01:26:07   3521s]  InitOpt #1 TOTAL                   0:00:40.8  ( 100.0 % )     0:00:40.8 /  0:00:55.7    1.4
[05/07 01:26:07   3521s] ---------------------------------------------------------------------------------------------
[05/07 01:26:07   3521s] 
[05/07 01:26:07   3521s] ** INFO : this run is activating low effort ccoptDesign flow
[05/07 01:26:07   3521s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:26:07   3521s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:58:43 mem=5025.4M
[05/07 01:26:07   3521s] OPERPROF: Starting DPlace-Init at level 1, MEM:5025.4M, EPOCH TIME: 1746606367.748256
[05/07 01:26:07   3521s] Processing tracks to init pin-track alignment.
[05/07 01:26:07   3521s] z: 2, totalTracks: 1
[05/07 01:26:07   3521s] z: 4, totalTracks: 1
[05/07 01:26:07   3521s] z: 6, totalTracks: 1
[05/07 01:26:07   3521s] z: 8, totalTracks: 1
[05/07 01:26:07   3521s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:07   3521s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:07   3521s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5025.4M, EPOCH TIME: 1746606367.806200
[05/07 01:26:07   3521s] Info: 97 insts are soft-fixed.
[05/07 01:26:07   3521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:07   3521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:07   3521s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:07   3521s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:07   3522s] 
[05/07 01:26:07   3522s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:07   3522s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:07   3522s] 
[05/07 01:26:07   3522s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:07   3522s] Info: 97 insts are soft-fixed.
[05/07 01:26:07   3522s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.141, MEM:5025.4M, EPOCH TIME: 1746606367.947088
[05/07 01:26:07   3522s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5025.4M, EPOCH TIME: 1746606367.947307
[05/07 01:26:07   3522s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5025.4M, EPOCH TIME: 1746606367.947909
[05/07 01:26:07   3522s] 
[05/07 01:26:07   3522s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5025.4MB).
[05/07 01:26:07   3522s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.233, MEM:5025.4M, EPOCH TIME: 1746606367.980769
[05/07 01:26:08   3522s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:58:43 mem=5025.7M
[05/07 01:26:08   3522s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5025.7M, EPOCH TIME: 1746606368.061167
[05/07 01:26:08   3522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:26:08   3522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:08   3522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:08   3522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:08   3522s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.520, REAL:0.119, MEM:5025.4M, EPOCH TIME: 1746606368.180622
[05/07 01:26:08   3522s] OPTC: m4 20.0 50.0
[05/07 01:26:08   3522s] OPTC: view 50.0 50.0
[05/07 01:26:11   3533s] #optDebug: fT-E <X 2 0 0 1>
[05/07 01:26:11   3533s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[05/07 01:26:11   3535s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -55.0 -useBottleneckAnalyzer -drvRatio 0.4
[05/07 01:26:11   3535s] Begin: GigaOpt Route Type Constraints Refinement
[05/07 01:26:11   3535s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:58:56.8/0:22:42.2 (2.6), mem = 4993.4M
[05/07 01:26:11   3535s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.11
[05/07 01:26:11   3535s] ### Creating RouteCongInterface, started
[05/07 01:26:11   3535s] #optDebug: Start CG creation (mem=4993.4M)
[05/07 01:26:11   3535s]  ...initializing CG 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:11   3535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:11   3535s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:12   3536s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:12   3536s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:12   3536s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:12   3536s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:12   3536s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:12   3536s] ToF 823.7460um
[05/07 01:26:12   3536s] (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgPrt (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgEgp (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgPbk (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgNrb(cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgObs (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgCon (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s]  ...processing cgPdm (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=5168.4M)
[05/07 01:26:12   3536s] {MMLU 317 317 43384}
[05/07 01:26:12   3536s] [oiLAM] Zs 10, 11
[05/07 01:26:12   3536s] ### Creating LA Mngr. totSessionCpu=0:58:58 mem=5168.4M
[05/07 01:26:12   3536s] ### Creating LA Mngr, finished. totSessionCpu=0:58:58 mem=5168.4M
[05/07 01:26:13   3537s] 
[05/07 01:26:13   3537s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:26:13   3537s] 
[05/07 01:26:13   3537s] #optDebug: {0, 1.000}
[05/07 01:26:13   3537s] ### Creating RouteCongInterface, finished
[05/07 01:26:13   3537s] Updated routing constraints on 0 nets.
[05/07 01:26:13   3537s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.11
[05/07 01:26:13   3537s] Bottom Preferred Layer:
[05/07 01:26:13   3537s] +-----------+------------+------------+----------+
[05/07 01:26:13   3537s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:26:13   3537s] +-----------+------------+------------+----------+
[05/07 01:26:13   3537s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:26:13   3537s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:26:13   3537s] +-----------+------------+------------+----------+
[05/07 01:26:13   3537s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:26:13   3537s] +-----------+------------+------------+----------+
[05/07 01:26:13   3537s] Via Pillar Rule:
[05/07 01:26:13   3537s]     None
[05/07 01:26:13   3537s] Finished writing unified metrics of routing constraints.
[05/07 01:26:13   3537s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:58:58.4/0:22:43.5 (2.6), mem = 5200.4M
[05/07 01:26:13   3537s] 
[05/07 01:26:13   3537s] =============================================================================================
[05/07 01:26:13   3537s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     23.10-p003_1
[05/07 01:26:13   3537s] =============================================================================================
[05/07 01:26:13   3537s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:13   3537s] ---------------------------------------------------------------------------------------------
[05/07 01:26:13   3537s] [ RouteCongInterfaceInit ]      1   0:00:01.2  (  96.7 % )     0:00:01.2 /  0:00:01.4    1.1
[05/07 01:26:13   3537s] [ MISC                   ]          0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.2    5.0
[05/07 01:26:13   3537s] ---------------------------------------------------------------------------------------------
[05/07 01:26:13   3537s]  CongRefineRouteType #1 TOTAL       0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[05/07 01:26:13   3537s] ---------------------------------------------------------------------------------------------
[05/07 01:26:13   3537s] 
[05/07 01:26:13   3537s] End: GigaOpt Route Type Constraints Refinement
[05/07 01:26:13   3537s] Begin: Collecting metrics
[05/07 01:26:13   3537s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.772 | -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement |        |     |             | 0:00:02  |        5113 |      |     |
 ------------------------------------------------------------------------------------------ 
[05/07 01:26:13   3537s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3745.3M, current mem=3745.3M)

[05/07 01:26:13   3537s] End: Collecting metrics
[05/07 01:26:13   3537s] Deleting Lib Analyzer.
[05/07 01:26:13   3537s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:58:58.7/0:22:43.8 (2.6), mem = 5113.4M
[05/07 01:26:13   3537s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:26:13   3537s] *info: 7 skip_routing nets excluded.
[05/07 01:26:13   3537s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:13   3537s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:13   3537s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:13   3537s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:26:13   3537s] ### Creating LA Mngr. totSessionCpu=0:58:59 mem=5113.4M
[05/07 01:26:13   3537s] ### Creating LA Mngr, finished. totSessionCpu=0:58:59 mem=5113.4M
[05/07 01:26:13   3537s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/07 01:26:13   3538s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.12
[05/07 01:26:13   3538s] 
[05/07 01:26:13   3538s] Creating Lib Analyzer ...
[05/07 01:26:13   3538s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:26:13   3538s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:26:13   3538s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:26:13   3538s] 
[05/07 01:26:14   3538s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:26:14   3538s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:59:00 mem=5113.4M
[05/07 01:26:14   3539s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:59:00 mem=5113.4M
[05/07 01:26:14   3539s] Creating Lib Analyzer, finished. 
[05/07 01:26:14   3539s] 
[05/07 01:26:14   3539s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:26:14   3539s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5113.4M, EPOCH TIME: 1746606374.725581
[05/07 01:26:14   3539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:14   3539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:14   3539s] 
[05/07 01:26:14   3539s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:14   3539s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:14   3539s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.107, MEM:5113.4M, EPOCH TIME: 1746606374.832280
[05/07 01:26:14   3539s] 
[05/07 01:26:14   3539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:14   3539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:14   3539s] [oiPhyDebug] optDemand 378690589480.00, spDemand 146428877760.00.
[05/07 01:26:14   3539s] InstCnt mismatch: prevInstCnt = 40614, ttlInstCnt = 40822
[05/07 01:26:14   3539s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40822
[05/07 01:26:14   3539s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:26:14   3539s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:59:00 mem=5113.4M
[05/07 01:26:14   3539s] OPERPROF: Starting DPlace-Init at level 1, MEM:5113.4M, EPOCH TIME: 1746606374.896739
[05/07 01:26:14   3539s] Processing tracks to init pin-track alignment.
[05/07 01:26:14   3539s] z: 2, totalTracks: 1
[05/07 01:26:14   3539s] z: 4, totalTracks: 1
[05/07 01:26:14   3539s] z: 6, totalTracks: 1
[05/07 01:26:14   3539s] z: 8, totalTracks: 1
[05/07 01:26:14   3539s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:14   3539s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:14   3539s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5113.4M, EPOCH TIME: 1746606374.958488
[05/07 01:26:14   3539s] Info: 97 insts are soft-fixed.
[05/07 01:26:14   3539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:14   3539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:15   3539s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:15   3539s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:15   3539s] 
[05/07 01:26:15   3539s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:15   3539s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:15   3539s] 
[05/07 01:26:15   3539s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:15   3539s] Info: 97 insts are soft-fixed.
[05/07 01:26:15   3539s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.110, MEM:5113.4M, EPOCH TIME: 1746606375.068619
[05/07 01:26:15   3539s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5113.4M, EPOCH TIME: 1746606375.068833
[05/07 01:26:15   3539s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5113.4M, EPOCH TIME: 1746606375.069262
[05/07 01:26:15   3539s] 
[05/07 01:26:15   3539s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=5113.4MB).
[05/07 01:26:15   3539s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.249, MEM:5113.4M, EPOCH TIME: 1746606375.146230
[05/07 01:26:15   3539s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:15   3540s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40822
[05/07 01:26:15   3540s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:59:02 mem=5113.7M
[05/07 01:26:15   3540s] ### Creating RouteCongInterface, started
[05/07 01:26:15   3541s] 
[05/07 01:26:15   3541s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:26:15   3541s] 
[05/07 01:26:15   3541s] #optDebug: {0, 1.000}
[05/07 01:26:15   3541s] ### Creating RouteCongInterface, finished
[05/07 01:26:15   3541s] {MG  {9 0 19.6 1.78572} }
[05/07 01:26:15   3541s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5503.4M, EPOCH TIME: 1746606375.857837
[05/07 01:26:15   3541s] Found 1 hard placement blockage before merging.
[05/07 01:26:15   3541s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:26:15   3541s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:26:15   3541s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:26:15   3541s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:26:15   3541s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.010, REAL:0.002, MEM:5503.4M, EPOCH TIME: 1746606375.859779
[05/07 01:26:16   3541s] 
[05/07 01:26:16   3541s] Netlist preparation processing... 
[05/07 01:26:16   3541s] Removed 0 instance
[05/07 01:26:16   3541s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:16   3541s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:16   3541s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:26:16   3541s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40822
[05/07 01:26:16   3541s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5760.6M, EPOCH TIME: 1746606376.177578
[05/07 01:26:16   3541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44869).
[05/07 01:26:16   3541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:16   3542s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:16   3542s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:16   3542s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.138, MEM:5115.4M, EPOCH TIME: 1746606376.316052
[05/07 01:26:16   3542s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.12
[05/07 01:26:16   3542s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:02.9 (1.5), totSession cpu/real = 0:59:03.1/0:22:46.7 (2.6), mem = 5115.4M
[05/07 01:26:16   3542s] 
[05/07 01:26:16   3542s] =============================================================================================
[05/07 01:26:16   3542s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         23.10-p003_1
[05/07 01:26:16   3542s] =============================================================================================
[05/07 01:26:16   3542s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:16   3542s] ---------------------------------------------------------------------------------------------
[05/07 01:26:16   3542s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  23.3 % )     0:00:00.7 /  0:00:00.9    1.3
[05/07 01:26:16   3542s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:16   3542s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   9.1 % )     0:00:00.5 /  0:00:01.2    2.4
[05/07 01:26:16   3542s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:26:16   3542s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  14.4 % )     0:00:00.4 /  0:00:00.6    1.4
[05/07 01:26:16   3542s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:16   3542s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.7
[05/07 01:26:16   3542s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    3.1
[05/07 01:26:16   3542s] [ DetailPlaceInit        ]      1   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:26:16   3542s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:16   3542s] [ MISC                   ]          0:00:01.1  (  38.8 % )     0:00:01.1 /  0:00:01.5    1.4
[05/07 01:26:16   3542s] ---------------------------------------------------------------------------------------------
[05/07 01:26:16   3542s]  SimplifyNetlist #1 TOTAL           0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:04.4    1.5
[05/07 01:26:16   3542s] ---------------------------------------------------------------------------------------------
[05/07 01:26:16   3542s] 
[05/07 01:26:16   3542s] Begin: Collecting metrics
[05/07 01:26:16   3542s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.772 | -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement |        |     |             | 0:00:02  |        5113 |      |     |
| simplify_netlist      |        |     |             | 0:00:03  |        5115 |      |     |
 ------------------------------------------------------------------------------------------ 
[05/07 01:26:16   3542s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3745.3M, current mem=3739.0M)

[05/07 01:26:16   3542s] End: Collecting metrics
[05/07 01:26:16   3542s] *** Starting optimizing excluded clock nets MEM= 5115.4M) ***
[05/07 01:26:16   3542s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5115.4M) ***
[05/07 01:26:16   3542s] *** Starting optimizing excluded clock nets MEM= 5115.4M) ***
[05/07 01:26:16   3542s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5115.4M) ***
[05/07 01:26:16   3542s] Begin: Collecting metrics
[05/07 01:26:16   3542s] 
 -------------------------------------------------------------------------------------------- 
| Snapshot                | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | -0.772 | -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |        |     |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |        |     |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |        |     |             | 0:00:00  |        5115 |      |     |
 -------------------------------------------------------------------------------------------- 
[05/07 01:26:16   3542s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3739.1M, current mem=3739.1M)

[05/07 01:26:16   3542s] End: Collecting metrics
[05/07 01:26:17   3542s] Info: Done creating the CCOpt slew target map.
[05/07 01:26:17   3542s] Begin: GigaOpt high fanout net optimization
[05/07 01:26:17   3542s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 01:26:17   3542s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 01:26:17   3542s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:03.8/0:22:47.4 (2.6), mem = 5115.4M
[05/07 01:26:17   3542s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:26:17   3542s] *info: 7 skip_routing nets excluded.
[05/07 01:26:17   3542s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:17   3542s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:17   3542s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:17   3543s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:26:17   3543s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.13
[05/07 01:26:17   3543s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:26:17   3543s] 
[05/07 01:26:17   3543s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:26:17   3543s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5115.4M, EPOCH TIME: 1746606377.498358
[05/07 01:26:17   3543s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:17   3543s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:17   3543s] 
[05/07 01:26:17   3543s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:17   3543s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:17   3543s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.120, REAL:0.097, MEM:5115.4M, EPOCH TIME: 1746606377.595280
[05/07 01:26:17   3543s] 
[05/07 01:26:17   3543s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:17   3543s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:17   3543s] [oiPhyDebug] optDemand 378690589480.00, spDemand 146428877760.00.
[05/07 01:26:17   3543s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40822
[05/07 01:26:17   3543s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:26:17   3543s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:59:04 mem=5115.4M
[05/07 01:26:17   3543s] OPERPROF: Starting DPlace-Init at level 1, MEM:5115.4M, EPOCH TIME: 1746606377.636470
[05/07 01:26:17   3543s] Processing tracks to init pin-track alignment.
[05/07 01:26:17   3543s] z: 2, totalTracks: 1
[05/07 01:26:17   3543s] z: 4, totalTracks: 1
[05/07 01:26:17   3543s] z: 6, totalTracks: 1
[05/07 01:26:17   3543s] z: 8, totalTracks: 1
[05/07 01:26:17   3543s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:17   3543s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:17   3543s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5115.4M, EPOCH TIME: 1746606377.683371
[05/07 01:26:17   3543s] Info: 97 insts are soft-fixed.
[05/07 01:26:17   3543s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:17   3543s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:17   3543s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:17   3543s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:17   3543s] 
[05/07 01:26:17   3543s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:17   3543s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:17   3543s] 
[05/07 01:26:17   3543s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:17   3543s] Info: 97 insts are soft-fixed.
[05/07 01:26:17   3543s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.120, REAL:0.097, MEM:5115.4M, EPOCH TIME: 1746606377.780490
[05/07 01:26:17   3543s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5115.4M, EPOCH TIME: 1746606377.780742
[05/07 01:26:17   3543s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.000, MEM:5115.4M, EPOCH TIME: 1746606377.781158
[05/07 01:26:17   3543s] 
[05/07 01:26:17   3543s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5115.4MB).
[05/07 01:26:17   3543s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.179, MEM:5115.4M, EPOCH TIME: 1746606377.815583
[05/07 01:26:17   3543s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:18   3544s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40822
[05/07 01:26:18   3544s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:59:06 mem=5115.7M
[05/07 01:26:18   3544s] ### Creating RouteCongInterface, started
[05/07 01:26:18   3545s] 
[05/07 01:26:18   3545s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:26:18   3545s] 
[05/07 01:26:18   3545s] #optDebug: {0, 1.000}
[05/07 01:26:18   3545s] ### Creating RouteCongInterface, finished
[05/07 01:26:18   3545s] {MG  {9 0 19.6 1.78572} }
[05/07 01:26:18   3545s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:26:18   3546s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:26:18   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:18   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:18   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:19   3547s] AoF 960.4870um
[05/07 01:26:19   3547s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:26:19   3547s] Total-nets :: 43350, Stn-nets :: 20, ratio :: 0.0461361 %, Total-len 983941, Stn-len 1672.32
[05/07 01:26:19   3547s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40822
[05/07 01:26:19   3547s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5377.4M, EPOCH TIME: 1746606379.351289
[05/07 01:26:19   3547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:26:19   3547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:19   3548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:19   3548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:19   3548s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.450, REAL:0.098, MEM:5115.1M, EPOCH TIME: 1746606379.448820
[05/07 01:26:19   3548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.13
[05/07 01:26:19   3548s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:02.4 (2.2), totSession cpu/real = 0:59:09.1/0:22:49.8 (2.6), mem = 5115.1M
[05/07 01:26:19   3548s] 
[05/07 01:26:19   3548s] =============================================================================================
[05/07 01:26:19   3548s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  23.10-p003_1
[05/07 01:26:19   3548s] =============================================================================================
[05/07 01:26:19   3548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:19   3548s] ---------------------------------------------------------------------------------------------
[05/07 01:26:19   3548s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:19   3548s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.6 % )     0:00:00.4 /  0:00:01.2    2.7
[05/07 01:26:19   3548s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  17.2 % )     0:00:00.4 /  0:00:00.6    1.3
[05/07 01:26:19   3548s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:19   3548s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    3.8
[05/07 01:26:19   3548s] [ DetailPlaceInit        ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.3
[05/07 01:26:19   3548s] [ MISC                   ]          0:00:01.6  (  64.3 % )     0:00:01.6 /  0:00:03.6    2.3
[05/07 01:26:19   3548s] ---------------------------------------------------------------------------------------------
[05/07 01:26:19   3548s]  DrvOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:05.3    2.2
[05/07 01:26:19   3548s] ---------------------------------------------------------------------------------------------
[05/07 01:26:19   3548s] 
[05/07 01:26:19   3548s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/07 01:26:19   3548s] End: GigaOpt high fanout net optimization
[05/07 01:26:20   3549s] **INFO: Always on buffers available for drv fixing
[05/07 01:26:20   3549s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:26:20   3549s] Deleting Lib Analyzer.
[05/07 01:26:20   3549s] Begin: GigaOpt DRV Optimization
[05/07 01:26:20   3549s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/07 01:26:20   3549s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:10.5/0:22:50.5 (2.6), mem = 5115.1M
[05/07 01:26:20   3549s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:26:20   3549s] *info: 7 skip_routing nets excluded.
[05/07 01:26:20   3549s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:20   3549s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:20   3549s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:20   3549s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:26:20   3549s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.14
[05/07 01:26:20   3549s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:26:20   3549s] 
[05/07 01:26:20   3549s] Creating Lib Analyzer ...
[05/07 01:26:20   3549s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:26:20   3549s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:26:20   3549s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:26:20   3549s] 
[05/07 01:26:20   3549s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:26:20   3550s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:59:11 mem=5115.1M
[05/07 01:26:20   3550s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:59:11 mem=5115.1M
[05/07 01:26:20   3550s] Creating Lib Analyzer, finished. 
[05/07 01:26:20   3550s] 
[05/07 01:26:20   3550s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:26:20   3550s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5115.1M, EPOCH TIME: 1746606380.851234
[05/07 01:26:20   3550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:20   3550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:20   3550s] 
[05/07 01:26:20   3550s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:20   3550s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:20   3550s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.117, MEM:5115.1M, EPOCH TIME: 1746606380.968260
[05/07 01:26:20   3550s] 
[05/07 01:26:21   3550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:21   3550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:21   3550s] [oiPhyDebug] optDemand 378690589480.00, spDemand 146428877760.00.
[05/07 01:26:21   3550s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40822
[05/07 01:26:21   3550s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:26:21   3550s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:59:12 mem=5115.1M
[05/07 01:26:21   3550s] OPERPROF: Starting DPlace-Init at level 1, MEM:5115.1M, EPOCH TIME: 1746606381.019543
[05/07 01:26:21   3550s] Processing tracks to init pin-track alignment.
[05/07 01:26:21   3550s] z: 2, totalTracks: 1
[05/07 01:26:21   3550s] z: 4, totalTracks: 1
[05/07 01:26:21   3550s] z: 6, totalTracks: 1
[05/07 01:26:21   3550s] z: 8, totalTracks: 1
[05/07 01:26:21   3550s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:21   3550s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:21   3550s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5115.1M, EPOCH TIME: 1746606381.062456
[05/07 01:26:21   3550s] Info: 97 insts are soft-fixed.
[05/07 01:26:21   3550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:21   3550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:21   3550s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:21   3550s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:21   3550s] 
[05/07 01:26:21   3550s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:21   3550s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:21   3550s] 
[05/07 01:26:21   3550s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:21   3550s] Info: 97 insts are soft-fixed.
[05/07 01:26:21   3550s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.110, REAL:0.087, MEM:5115.1M, EPOCH TIME: 1746606381.149249
[05/07 01:26:21   3550s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5115.1M, EPOCH TIME: 1746606381.149482
[05/07 01:26:21   3550s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5115.1M, EPOCH TIME: 1746606381.149895
[05/07 01:26:21   3550s] 
[05/07 01:26:21   3550s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5115.1MB).
[05/07 01:26:21   3550s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.164, MEM:5115.1M, EPOCH TIME: 1746606381.183237
[05/07 01:26:21   3550s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:21   3551s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40822
[05/07 01:26:21   3551s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:59:13 mem=5115.4M
[05/07 01:26:21   3551s] ### Creating RouteCongInterface, started
[05/07 01:26:21   3552s] 
[05/07 01:26:21   3552s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:26:21   3552s] 
[05/07 01:26:21   3552s] #optDebug: {0, 1.000}
[05/07 01:26:21   3552s] ### Creating RouteCongInterface, finished
[05/07 01:26:21   3552s] {MG  {9 0 19.6 1.78572} }
[05/07 01:26:21   3552s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:26:22   3553s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:26:22   3554s] AoF 960.4870um
[05/07 01:26:22   3554s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:26:22   3554s] [GPS-DRV] drvFixingStage: Small Scale
[05/07 01:26:22   3554s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:26:22   3554s] [GPS-DRV] setupTNSCost  : 3
[05/07 01:26:22   3554s] [GPS-DRV] maxIter       : 3
[05/07 01:26:22   3554s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/07 01:26:22   3554s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:26:22   3554s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:26:22   3554s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:26:22   3554s] [GPS-DRV] maxLocalDensity: 0.98
[05/07 01:26:22   3554s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:26:22   3554s] [GPS-DRV] Dflt RT Characteristic Length 492.552um AoF 960.487um x 1
[05/07 01:26:22   3554s] [GPS-DRV] isCPECostingOn: false
[05/07 01:26:22   3554s] [GPS-DRV] All active and enabled setup views
[05/07 01:26:22   3554s] [GPS-DRV]     test_worst_scenario
[05/07 01:26:22   3554s] [GPS-DRV]     func_worst_scenario
[05/07 01:26:22   3554s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:26:22   3554s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:26:22   3554s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:26:22   3554s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/07 01:26:22   3554s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:26:22   3554s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5505.1M, EPOCH TIME: 1746606382.616250
[05/07 01:26:22   3554s] Found 1 hard placement blockage before merging.
[05/07 01:26:22   3554s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:26:22   3554s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:26:22   3554s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:26:22   3554s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:26:22   3554s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:5505.1M, EPOCH TIME: 1746606382.617918
[05/07 01:26:22   3554s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[05/07 01:26:22   3554s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:26:22   3554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:26:22   3554s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 01:26:22   3554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:26:22   3554s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 01:26:22   3554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:26:23   3556s] Info: violation cost 523.843689 (cap = 306.266846, tran = 217.576874, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:26:23   3556s] |    69|    69|    -0.61|    99|   198|    -0.03|     0|     0|     0|     0|    -0.77|   -13.78|       0|       0|       0| 42.91%|          |         |
[05/07 01:26:24   3561s] Info: violation cost 0.736840 (cap = 0.736840, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:26:24   3562s] |     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.67|    -2.47|      50|       4|      49| 42.97%| 0:00:01.0|  5826.1M|
[05/07 01:26:24   3562s] Info: violation cost 0.736840 (cap = 0.736840, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:26:24   3563s] |     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.67|    -2.47|       0|       0|       0| 42.97%| 0:00:00.0|  5826.1M|
[05/07 01:26:24   3563s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:26:24   3563s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:26:24   3563s] 
[05/07 01:26:24   3563s] ###############################################################################
[05/07 01:26:24   3563s] #
[05/07 01:26:24   3563s] #  Large fanout net report:  
[05/07 01:26:24   3563s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 01:26:24   3563s] #     - current density: 42.97
[05/07 01:26:24   3563s] #
[05/07 01:26:24   3563s] #  List of high fanout nets:
[05/07 01:26:24   3563s] #
[05/07 01:26:24   3563s] ###############################################################################
[05/07 01:26:24   3563s] Bottom Preferred Layer:
[05/07 01:26:24   3563s] +-----------+------------+------------+----------+
[05/07 01:26:24   3563s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:26:24   3563s] +-----------+------------+------------+----------+
[05/07 01:26:24   3563s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:26:24   3563s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:26:24   3563s] +-----------+------------+------------+----------+
[05/07 01:26:24   3563s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:26:24   3563s] +-----------+------------+------------+----------+
[05/07 01:26:24   3563s] Via Pillar Rule:
[05/07 01:26:24   3563s]     None
[05/07 01:26:24   3563s] Finished writing unified metrics of routing constraints.
[05/07 01:26:24   3563s] 
[05/07 01:26:24   3563s] 
[05/07 01:26:24   3563s] =======================================================================
[05/07 01:26:24   3563s]                 Reasons for remaining drv violations
[05/07 01:26:24   3563s] =======================================================================
[05/07 01:26:24   3563s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/07 01:26:24   3563s] 
[05/07 01:26:24   3563s] 
[05/07 01:26:24   3563s] *** Finish DRV Fixing (cpu=0:00:08.9 real=0:00:02.0 mem=5826.1M) ***
[05/07 01:26:24   3563s] 
[05/07 01:26:24   3563s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5826.1M, EPOCH TIME: 1746606384.977841
[05/07 01:26:24   3563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44923).
[05/07 01:26:24   3563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:25   3563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:25   3563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:25   3564s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.490, REAL:0.141, MEM:5825.9M, EPOCH TIME: 1746606385.118477
[05/07 01:26:25   3564s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5825.9M, EPOCH TIME: 1746606385.139211
[05/07 01:26:25   3564s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5825.9M, EPOCH TIME: 1746606385.139442
[05/07 01:26:25   3564s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5825.9M, EPOCH TIME: 1746606385.190501
[05/07 01:26:25   3564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:25   3564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:25   3564s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:25   3564s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.130, REAL:0.099, MEM:5825.9M, EPOCH TIME: 1746606385.289708
[05/07 01:26:25   3564s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5825.9M, EPOCH TIME: 1746606385.289953
[05/07 01:26:25   3564s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:5825.9M, EPOCH TIME: 1746606385.290537
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5825.9M, EPOCH TIME: 1746606385.324066
[05/07 01:26:25   3564s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.002, MEM:5825.9M, EPOCH TIME: 1746606385.325729
[05/07 01:26:25   3564s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.187, MEM:5825.9M, EPOCH TIME: 1746606385.325956
[05/07 01:26:25   3564s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.220, REAL:0.187, MEM:5825.9M, EPOCH TIME: 1746606385.326006
[05/07 01:26:25   3564s] TDRefine: refinePlace mode is spiral
[05/07 01:26:25   3564s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.13
[05/07 01:26:25   3564s] OPERPROF: Starting Refine-Place at level 1, MEM:5825.9M, EPOCH TIME: 1746606385.330883
[05/07 01:26:25   3564s] *** Starting refinePlace (0:59:25 mem=5825.9M) ***
[05/07 01:26:25   3564s] Total net bbox length = 8.593e+05 (5.140e+05 3.453e+05) (ext = 9.054e+03)
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:25   3564s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:25   3564s] Info: 97 insts are soft-fixed.
[05/07 01:26:25   3564s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s]  === Spiral for Logical I: (movable: 35) ===
[05/07 01:26:25   3564s] 
[05/07 01:26:25   3564s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:26:25   3564s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:26:25   3564s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:26:25   3564s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:26:25   3564s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:26:25   3564s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5793.8M, EPOCH TIME: 1746606385.469224
[05/07 01:26:25   3564s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5793.8M, EPOCH TIME: 1746606385.471066
[05/07 01:26:25   3564s] Set min layer with default ( 2 )
[05/07 01:26:25   3564s] Set max layer with default ( 127 )
[05/07 01:26:25   3564s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:26:25   3564s] Min route layer (adjusted) = 2
[05/07 01:26:25   3564s] Max route layer (adjusted) = 10
[05/07 01:26:25   3564s] Set min layer with default ( 2 )
[05/07 01:26:25   3564s] Set max layer with default ( 127 )
[05/07 01:26:25   3564s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:26:25   3564s] Min route layer (adjusted) = 2
[05/07 01:26:25   3564s] Max route layer (adjusted) = 10
[05/07 01:26:25   3564s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5793.8M, EPOCH TIME: 1746606385.488268
[05/07 01:26:25   3564s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5793.8M, EPOCH TIME: 1746606385.490061
[05/07 01:26:25   3564s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5793.8M, EPOCH TIME: 1746606385.490194
[05/07 01:26:25   3564s] Starting refinePlace ...
[05/07 01:26:25   3564s] Set min layer with default ( 2 )
[05/07 01:26:25   3564s] Set max layer with default ( 127 )
[05/07 01:26:25   3564s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:26:25   3564s] Min route layer (adjusted) = 2
[05/07 01:26:25   3564s] Max route layer (adjusted) = 10
[05/07 01:26:25   3564s] One DDP V2 for no tweak run.
[05/07 01:26:25   3564s] Set min layer with default ( 2 )
[05/07 01:26:25   3564s] Set max layer with default ( 127 )
[05/07 01:26:25   3564s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:26:25   3564s] Min route layer (adjusted) = 2
[05/07 01:26:25   3564s] Max route layer (adjusted) = 10
[05/07 01:26:25   3564s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:26:25   3564s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:26:25   3564s] DDP markSite nrRow 104 nrJob 104
[05/07 01:26:25   3564s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:26:25   3564s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:26:25   3564s] DDP markSite nrRow 355 nrJob 355
[05/07 01:26:25   3564s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:26:25   3564s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:26:25   3564s]  ** Cut row section real time 0:00:00.0.
[05/07 01:26:25   3564s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 01:26:26   3567s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:01.0, mem=5803.3MB) @(0:59:25 - 0:59:28).
[05/07 01:26:26   3567s] Move report: preRPlace moves 171 insts, mean move: 0.69 um, max move: 3.65 um 
[05/07 01:26:26   3567s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC5311_DQ_out_1_25): (309.62, 319.35) --> (311.60, 321.02)
[05/07 01:26:26   3567s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
[05/07 01:26:26   3567s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:26:26   3567s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:26:26   3567s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:26:26   3567s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:26:26   3567s] 
[05/07 01:26:26   3567s]  === Spiral for Logical I: (movable: 2179) ===
[05/07 01:26:26   3567s] 
[05/07 01:26:26   3567s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:26:26   3567s] 
[05/07 01:26:26   3567s]  === Spiral for Logical I: (movable: 148) ===
[05/07 01:26:26   3567s] 
[05/07 01:26:26   3567s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:26:26   3567s] 
[05/07 01:26:26   3567s]  === Spiral for Logical I: (movable: 38099) ===
[05/07 01:26:26   3567s] 
[05/07 01:26:26   3567s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:26:28   3571s] 
[05/07 01:26:28   3571s]  Info: 0 filler has been deleted!
[05/07 01:26:28   3571s] Move report: legalization moves 7 insts, mean move: 2.15 um, max move: 7.14 um spiral
[05/07 01:26:28   3571s] 	Max move on inst (I_RISC_CORE/FE_OFC2942_n381_1): (158.23, 182.25) --> (162.03, 178.90)
[05/07 01:26:28   3571s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:01.0)
[05/07 01:26:28   3571s] [CPU] RefinePlace/Commit (cpu=0:00:02.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:26:28   3571s] [CPU] RefinePlace/Legalization (cpu=0:00:04.5, real=0:00:02.0, mem=5809.5MB) @(0:59:28 - 0:59:33).
[05/07 01:26:28   3571s] Move report: Detail placement moves 178 insts, mean move: 0.75 um, max move: 7.14 um 
[05/07 01:26:28   3571s] 	Max move on inst (I_RISC_CORE/FE_OFC2942_n381_1): (158.23, 182.25) --> (162.03, 178.90)
[05/07 01:26:28   3571s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:03.0 MEM: 5809.5MB
[05/07 01:26:28   3571s] Statistics of distance of Instance movement in refine placement:
[05/07 01:26:28   3571s]   maximum (X+Y) =         7.14 um
[05/07 01:26:28   3571s]   inst (I_RISC_CORE/FE_OFC2942_n381_1) with max move: (158.232, 182.248) -> (162.032, 178.904)
[05/07 01:26:28   3571s]   mean    (X+Y) =         0.75 um
[05/07 01:26:28   3571s] Summary Report:
[05/07 01:26:28   3571s] Instances move: 178 (out of 40523 movable)
[05/07 01:26:28   3571s] Instances flipped: 0
[05/07 01:26:28   3571s] Mean displacement: 0.75 um
[05/07 01:26:28   3571s] Max displacement: 7.14 um (Instance: I_RISC_CORE/FE_OFC2942_n381_1) (158.232, 182.248) -> (162.032, 178.904)
[05/07 01:26:28   3571s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
[05/07 01:26:28   3571s] 	Violation at original loc: Overlapping with other instance
[05/07 01:26:28   3571s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:26:28   3571s] Total instances moved : 178
[05/07 01:26:28   3571s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:7.340, REAL:2.649, MEM:5809.5M, EPOCH TIME: 1746606388.139116
[05/07 01:26:28   3571s] Total net bbox length = 8.593e+05 (5.140e+05 3.453e+05) (ext = 9.054e+03)
[05/07 01:26:28   3571s] Runtime: CPU: 0:00:07.5 REAL: 0:00:03.0 MEM: 5809.5MB
[05/07 01:26:28   3571s] [CPU] RefinePlace/total (cpu=0:00:07.5, real=0:00:03.0, mem=5809.5MB) @(0:59:25 - 0:59:33).
[05/07 01:26:28   3571s] *** Finished refinePlace (0:59:33 mem=5809.5M) ***
[05/07 01:26:28   3571s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.13
[05/07 01:26:28   3571s] OPERPROF: Finished Refine-Place at level 1, CPU:7.540, REAL:2.841, MEM:5809.5M, EPOCH TIME: 1746606388.172240
[05/07 01:26:28   3572s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5809.5M, EPOCH TIME: 1746606388.518188
[05/07 01:26:28   3572s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42976).
[05/07 01:26:28   3572s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:28   3572s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:28   3572s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:28   3572s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.490, REAL:0.145, MEM:5827.5M, EPOCH TIME: 1746606388.663528
[05/07 01:26:28   3572s] *** maximum move = 7.14 um ***
[05/07 01:26:28   3572s] *** Finished re-routing un-routed nets (5827.5M) ***
[05/07 01:26:28   3572s] OPERPROF: Starting DPlace-Init at level 1, MEM:5827.5M, EPOCH TIME: 1746606388.740289
[05/07 01:26:28   3572s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5827.5M, EPOCH TIME: 1746606388.803580
[05/07 01:26:28   3572s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:28   3572s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:28   3572s] 
[05/07 01:26:28   3572s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:28   3572s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:28   3572s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.167, MEM:5827.5M, EPOCH TIME: 1746606388.970546
[05/07 01:26:28   3572s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5827.5M, EPOCH TIME: 1746606388.970874
[05/07 01:26:28   3572s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5827.5M, EPOCH TIME: 1746606388.971462
[05/07 01:26:29   3573s] 
[05/07 01:26:29   3573s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5827.5M, EPOCH TIME: 1746606389.017776
[05/07 01:26:29   3573s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.002, MEM:5827.5M, EPOCH TIME: 1746606389.019504
[05/07 01:26:29   3573s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.279, MEM:5827.5M, EPOCH TIME: 1746606389.019771
[05/07 01:26:29   3573s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:29   3574s] 
[05/07 01:26:29   3574s] *** Finish Physical Update (cpu=0:00:10.6 real=0:00:05.0 mem=5827.8M) ***
[05/07 01:26:29   3574s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:26:29   3574s] Total-nets :: 43404, Stn-nets :: 20, ratio :: 0.0460787 %, Total-len 983945, Stn-len 1672.32
[05/07 01:26:29   3574s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40876
[05/07 01:26:29   3574s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5699.7M, EPOCH TIME: 1746606389.559568
[05/07 01:26:29   3574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:26:29   3574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:29   3574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:29   3574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:29   3574s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.152, MEM:5229.4M, EPOCH TIME: 1746606389.711682
[05/07 01:26:29   3574s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.14
[05/07 01:26:29   3574s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:25.4/0:00:09.6 (2.6), totSession cpu/real = 0:59:35.9/0:23:00.1 (2.6), mem = 5229.4M
[05/07 01:26:29   3574s] 
[05/07 01:26:29   3574s] =============================================================================================
[05/07 01:26:29   3574s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  23.10-p003_1
[05/07 01:26:29   3574s] =============================================================================================
[05/07 01:26:29   3574s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:29   3574s] ---------------------------------------------------------------------------------------------
[05/07 01:26:29   3574s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.5
[05/07 01:26:29   3574s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.6    1.4
[05/07 01:26:29   3574s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:29   3574s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.6 % )     0:00:00.4 /  0:00:01.1    2.7
[05/07 01:26:29   3574s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:26:29   3574s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.6    1.3
[05/07 01:26:29   3574s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:29   3574s] [ OptimizationStep       ]      1   0:00:00.4  (   3.9 % )     0:00:02.1 /  0:00:08.5    4.1
[05/07 01:26:29   3574s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:05.3    4.4
[05/07 01:26:29   3574s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:29   3574s] [ OptEval                ]      3   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:01.3    6.1
[05/07 01:26:29   3574s] [ OptCommit              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:26:29   3574s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.8    3.5
[05/07 01:26:29   3574s] [ IncrDelayCalc          ]      9   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.8    3.7
[05/07 01:26:29   3574s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:01.5    6.5
[05/07 01:26:29   3574s] [ DrvComputeSummary      ]      3   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:01.3    5.0
[05/07 01:26:29   3574s] [ RefinePlace            ]      1   0:00:04.3  (  44.7 % )     0:00:04.4 /  0:00:10.6    2.4
[05/07 01:26:29   3574s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.2
[05/07 01:26:29   3574s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.3
[05/07 01:26:29   3574s] [ IncrTimingUpdate       ]      4   0:00:00.7  (   7.2 % )     0:00:00.7 /  0:00:03.1    4.5
[05/07 01:26:29   3574s] [ MISC                   ]          0:00:01.6  (  16.4 % )     0:00:01.6 /  0:00:03.7    2.3
[05/07 01:26:29   3574s] ---------------------------------------------------------------------------------------------
[05/07 01:26:29   3574s]  DrvOpt #2 TOTAL                    0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:25.4    2.6
[05/07 01:26:29   3574s] ---------------------------------------------------------------------------------------------
[05/07 01:26:29   3574s] 
[05/07 01:26:29   3574s] End: GigaOpt DRV Optimization
[05/07 01:26:29   3574s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/07 01:26:29   3574s] **optDesign ... cpu = 0:01:49, real = 0:01:03, mem = 3871.3M, totSessionCpu=0:59:36 **
[05/07 01:26:29   3574s] Begin: Collecting metrics
[05/07 01:26:29   3575s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:26:30   3575s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3871.3M, current mem=3871.3M)

[05/07 01:26:30   3575s] End: Collecting metrics
[05/07 01:26:30   3575s] Number of setup views: 2
[05/07 01:26:30   3575s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:26:30   3575s] Deleting Lib Analyzer.
[05/07 01:26:30   3575s] Begin: GigaOpt Global Optimization
[05/07 01:26:30   3575s] *info: use new DP (enabled)
[05/07 01:26:30   3575s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 1 -maxIterForLEPG 1 -maxIterAtSameRoiCutoff 0
[05/07 01:26:30   3575s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:26:30   3575s] *info: 7 skip_routing nets excluded.
[05/07 01:26:30   3576s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:30   3576s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:30   3576s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:30   3576s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:26:30   3576s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:37.1/0:23:01.0 (2.6), mem = 5491.1M
[05/07 01:26:30   3576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.15
[05/07 01:26:30   3576s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:26:30   3576s] 
[05/07 01:26:30   3576s] Creating Lib Analyzer ...
[05/07 01:26:30   3576s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:26:30   3576s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:26:30   3576s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:26:30   3576s] 
[05/07 01:26:30   3576s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:26:31   3576s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:59:38 mem=5491.1M
[05/07 01:26:31   3576s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:59:38 mem=5491.1M
[05/07 01:26:31   3576s] Creating Lib Analyzer, finished. 
[05/07 01:26:31   3576s] 
[05/07 01:26:31   3576s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:26:31   3577s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5491.1M, EPOCH TIME: 1746606391.384577
[05/07 01:26:31   3577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:31   3577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:31   3577s] 
[05/07 01:26:31   3577s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:31   3577s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:31   3577s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.109, MEM:5491.1M, EPOCH TIME: 1746606391.493328
[05/07 01:26:31   3577s] 
[05/07 01:26:31   3577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:31   3577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:31   3577s] [oiPhyDebug] optDemand 378893904680.00, spDemand 146632192960.00.
[05/07 01:26:31   3577s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40876
[05/07 01:26:31   3577s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:26:31   3577s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:59:38 mem=5491.1M
[05/07 01:26:31   3577s] OPERPROF: Starting DPlace-Init at level 1, MEM:5491.1M, EPOCH TIME: 1746606391.551242
[05/07 01:26:31   3577s] Processing tracks to init pin-track alignment.
[05/07 01:26:31   3577s] z: 2, totalTracks: 1
[05/07 01:26:31   3577s] z: 4, totalTracks: 1
[05/07 01:26:31   3577s] z: 6, totalTracks: 1
[05/07 01:26:31   3577s] z: 8, totalTracks: 1
[05/07 01:26:31   3577s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:31   3577s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:31   3577s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5491.1M, EPOCH TIME: 1746606391.608101
[05/07 01:26:31   3577s] Info: 97 insts are soft-fixed.
[05/07 01:26:31   3577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:31   3577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:31   3577s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:31   3577s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:31   3577s] 
[05/07 01:26:31   3577s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:31   3577s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:31   3577s] 
[05/07 01:26:31   3577s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:31   3577s] Info: 97 insts are soft-fixed.
[05/07 01:26:31   3577s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.117, MEM:5491.1M, EPOCH TIME: 1746606391.725424
[05/07 01:26:31   3577s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5491.1M, EPOCH TIME: 1746606391.725617
[05/07 01:26:31   3577s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5491.1M, EPOCH TIME: 1746606391.726281
[05/07 01:26:31   3577s] 
[05/07 01:26:31   3577s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5491.1MB).
[05/07 01:26:31   3577s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.219, MEM:5491.1M, EPOCH TIME: 1746606391.769791
[05/07 01:26:31   3577s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:32   3578s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40876
[05/07 01:26:32   3578s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:59:39 mem=5491.4M
[05/07 01:26:32   3578s] ### Creating RouteCongInterface, started
[05/07 01:26:32   3578s] 
[05/07 01:26:32   3578s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:26:32   3578s] 
[05/07 01:26:32   3578s] #optDebug: {0, 1.000}
[05/07 01:26:32   3578s] ### Creating RouteCongInterface, finished
[05/07 01:26:32   3578s] {MG  {9 0 19.6 1.78572} }
[05/07 01:26:32   3579s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:32   3579s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:32   3579s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:32   3579s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:32   3579s] *info: 7 don't touch nets excluded
[05/07 01:26:33   3579s] *info: 305 clock nets excluded
[05/07 01:26:33   3579s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:33   3579s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:33   3579s] *info: 7 skip_routing nets excluded.
[05/07 01:26:33   3579s] *info: 1076 no-driver nets excluded.
[05/07 01:26:33   3579s] *info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:33   3579s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:26:33   3579s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:26:33   3579s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:26:33   3579s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:26:33   3579s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:26:33   3580s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5677.6M, EPOCH TIME: 1746606393.500660
[05/07 01:26:33   3580s] Found 1 hard placement blockage before merging.
[05/07 01:26:33   3580s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:26:33   3580s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:26:33   3580s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:26:33   3580s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:26:33   3580s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:5677.6M, EPOCH TIME: 1746606393.501929
[05/07 01:26:33   3580s] ** GigaOpt Global Opt WNS Slack -0.665  TNS Slack -2.468 
[05/07 01:26:33   3581s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:26:33   3581s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:26:33   3581s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:26:33   3581s] |  -0.665|  -2.468|   42.97%|   0:00:00.0| 5677.6M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:34   3583s] |  -0.665|  -1.927|   42.97%|   0:00:01.0| 5922.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:34   3584s] |  -0.665|  -1.927|   42.97%|   0:00:00.0| 5925.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:34   3584s] |  -0.665|  -1.927|   42.97%|   0:00:00.0| 5925.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:35   3584s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5938.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:36   3587s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5940.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:36   3587s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:26:36   3587s] 
[05/07 01:26:36   3587s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:06.0 real=0:00:03.0 mem=5940.1M) ***
[05/07 01:26:36   3587s] 
[05/07 01:26:36   3587s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:03.0 mem=5940.1M) ***
[05/07 01:26:36   3587s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:26:36   3587s] Bottom Preferred Layer:
[05/07 01:26:36   3587s] +-----------+------------+------------+----------+
[05/07 01:26:36   3587s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:26:36   3587s] +-----------+------------+------------+----------+
[05/07 01:26:36   3587s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:26:36   3587s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:26:36   3587s] +-----------+------------+------------+----------+
[05/07 01:26:36   3587s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:26:36   3587s] +-----------+------------+------------+----------+
[05/07 01:26:36   3587s] Via Pillar Rule:
[05/07 01:26:36   3587s]     None
[05/07 01:26:36   3587s] Finished writing unified metrics of routing constraints.
[05/07 01:26:36   3587s] ** GigaOpt Global Opt End WNS Slack -0.340  TNS Slack -0.340 
[05/07 01:26:36   3587s] Total-nets :: 43404, Stn-nets :: 20, ratio :: 0.0460787 %, Total-len 983944, Stn-len 1672.32
[05/07 01:26:36   3587s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40876
[05/07 01:26:36   3587s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5812.1M, EPOCH TIME: 1746606396.447463
[05/07 01:26:36   3587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44923).
[05/07 01:26:36   3587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:36   3587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:36   3587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:36   3587s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.440, REAL:0.119, MEM:5295.8M, EPOCH TIME: 1746606396.566896
[05/07 01:26:36   3587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.15
[05/07 01:26:36   3587s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:11.8/0:00:05.9 (2.0), totSession cpu/real = 0:59:48.9/0:23:06.9 (2.6), mem = 5295.8M
[05/07 01:26:36   3587s] 
[05/07 01:26:36   3587s] =============================================================================================
[05/07 01:26:36   3587s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               23.10-p003_1
[05/07 01:26:36   3587s] =============================================================================================
[05/07 01:26:36   3587s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:36   3587s] ---------------------------------------------------------------------------------------------
[05/07 01:26:36   3587s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.5
[05/07 01:26:36   3587s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   9.6 % )     0:00:00.6 /  0:00:00.7    1.3
[05/07 01:26:36   3587s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:36   3587s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.2 % )     0:00:00.5 /  0:00:01.2    2.5
[05/07 01:26:36   3587s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:26:36   3587s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.5    1.4
[05/07 01:26:36   3587s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:36   3587s] [ BottleneckAnalyzerInit ]      2   0:00:01.6  (  26.6 % )     0:00:01.6 /  0:00:04.6    2.9
[05/07 01:26:36   3587s] [ TransformInit          ]      1   0:00:01.1  (  18.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 01:26:36   3587s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:01.2    2.6
[05/07 01:26:36   3587s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:36   3587s] [ OptEval                ]      5   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.5    5.5
[05/07 01:26:36   3587s] [ OptCommit              ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[05/07 01:26:36   3587s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.6
[05/07 01:26:36   3587s] [ IncrDelayCalc          ]     10   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.7
[05/07 01:26:36   3587s] [ SetupOptGetWorkingSet  ]      5   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.8
[05/07 01:26:36   3587s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.6
[05/07 01:26:36   3587s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.9
[05/07 01:26:36   3587s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:26:36   3587s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.9
[05/07 01:26:36   3587s] [ MISC                   ]          0:00:01.2  (  19.6 % )     0:00:01.2 /  0:00:02.2    1.9
[05/07 01:26:36   3587s] ---------------------------------------------------------------------------------------------
[05/07 01:26:36   3587s]  GlobalOpt #1 TOTAL                 0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:11.8    2.0
[05/07 01:26:36   3587s] ---------------------------------------------------------------------------------------------
[05/07 01:26:36   3587s] 
[05/07 01:26:36   3587s] End: GigaOpt Global Optimization
[05/07 01:26:36   3587s] Begin: Collecting metrics
[05/07 01:26:36   3588s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:26:36   3588s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3902.6M, current mem=3902.6M)

[05/07 01:26:36   3588s] End: Collecting metrics
[05/07 01:26:37   3588s] 
[05/07 01:26:37   3588s] Active setup views:
[05/07 01:26:37   3588s]  func_worst_scenario
[05/07 01:26:37   3588s]   Dominating endpoints: 6359
[05/07 01:26:37   3588s]   Dominating TNS: -0.000
[05/07 01:26:37   3588s] 
[05/07 01:26:37   3588s]  test_worst_scenario
[05/07 01:26:37   3588s]   Dominating endpoints: 2953
[05/07 01:26:37   3588s]   Dominating TNS: -0.340
[05/07 01:26:37   3588s] 
[05/07 01:26:37   3589s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:26:37   3589s] Deleting Lib Analyzer.
[05/07 01:26:37   3589s] Begin: GigaOpt Global Optimization
[05/07 01:26:37   3589s] *info: use new DP (enabled)
[05/07 01:26:37   3589s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/07 01:26:37   3589s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:26:37   3589s] *info: 7 skip_routing nets excluded.
[05/07 01:26:37   3589s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:37   3589s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:37   3589s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:37   3589s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:26:37   3589s] *** GlobalOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:50.9/0:23:08.2 (2.6), mem = 5557.5M
[05/07 01:26:37   3589s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.16
[05/07 01:26:37   3589s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:26:37   3589s] 
[05/07 01:26:37   3589s] Creating Lib Analyzer ...
[05/07 01:26:37   3590s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:26:37   3590s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:26:37   3590s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:26:37   3590s] 
[05/07 01:26:37   3590s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:26:38   3590s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:59:52 mem=5557.5M
[05/07 01:26:38   3590s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:59:52 mem=5557.5M
[05/07 01:26:38   3590s] Creating Lib Analyzer, finished. 
[05/07 01:26:38   3590s] 
[05/07 01:26:38   3590s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:26:38   3590s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5557.5M, EPOCH TIME: 1746606398.515315
[05/07 01:26:38   3590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:38   3590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:38   3590s] 
[05/07 01:26:38   3590s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:38   3590s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:38   3590s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.097, MEM:5557.5M, EPOCH TIME: 1746606398.611845
[05/07 01:26:38   3590s] 
[05/07 01:26:38   3590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:38   3590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:38   3590s] [oiPhyDebug] optDemand 378894667112.00, spDemand 146632955392.00.
[05/07 01:26:38   3590s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40876
[05/07 01:26:38   3590s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/07 01:26:38   3590s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:59:52 mem=5557.5M
[05/07 01:26:38   3590s] OPERPROF: Starting DPlace-Init at level 1, MEM:5557.5M, EPOCH TIME: 1746606398.651716
[05/07 01:26:38   3590s] Processing tracks to init pin-track alignment.
[05/07 01:26:38   3590s] z: 2, totalTracks: 1
[05/07 01:26:38   3590s] z: 4, totalTracks: 1
[05/07 01:26:38   3590s] z: 6, totalTracks: 1
[05/07 01:26:38   3590s] z: 8, totalTracks: 1
[05/07 01:26:38   3590s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:38   3590s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:38   3591s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5557.5M, EPOCH TIME: 1746606398.693346
[05/07 01:26:38   3591s] Info: 97 insts are soft-fixed.
[05/07 01:26:38   3591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:38   3591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:38   3591s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:38   3591s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:38   3591s] 
[05/07 01:26:38   3591s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:38   3591s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:38   3591s] 
[05/07 01:26:38   3591s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:38   3591s] Info: 97 insts are soft-fixed.
[05/07 01:26:38   3591s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.110, REAL:0.086, MEM:5557.5M, EPOCH TIME: 1746606398.779584
[05/07 01:26:38   3591s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5557.5M, EPOCH TIME: 1746606398.779791
[05/07 01:26:38   3591s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5557.5M, EPOCH TIME: 1746606398.780451
[05/07 01:26:38   3591s] 
[05/07 01:26:38   3591s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5557.5MB).
[05/07 01:26:38   3591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.159, MEM:5557.5M, EPOCH TIME: 1746606398.810284
[05/07 01:26:38   3591s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:39   3592s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40876
[05/07 01:26:39   3592s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:59:53 mem=5557.8M
[05/07 01:26:39   3592s] ### Creating RouteCongInterface, started
[05/07 01:26:39   3592s] 
[05/07 01:26:39   3592s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:26:39   3592s] 
[05/07 01:26:39   3592s] #optDebug: {0, 1.000}
[05/07 01:26:39   3592s] ### Creating RouteCongInterface, finished
[05/07 01:26:39   3592s] {MG  {9 0 19.6 1.78572} }
[05/07 01:26:39   3592s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:39   3593s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:39   3593s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:39   3593s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:26:39   3593s] *info: 7 don't touch nets excluded
[05/07 01:26:40   3593s] *info: 305 clock nets excluded
[05/07 01:26:40   3593s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:40   3593s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:40   3593s] *info: 7 skip_routing nets excluded.
[05/07 01:26:40   3593s] *info: 1076 no-driver nets excluded.
[05/07 01:26:40   3593s] *info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:40   3593s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:26:40   3593s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:26:40   3593s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:26:40   3593s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:26:40   3593s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:26:40   3593s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5704.9M, EPOCH TIME: 1746606400.481662
[05/07 01:26:40   3593s] Found 1 hard placement blockage before merging.
[05/07 01:26:40   3593s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:26:40   3593s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:26:40   3593s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:26:40   3593s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:26:40   3593s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:5704.9M, EPOCH TIME: 1746606400.482904
[05/07 01:26:40   3594s] ** GigaOpt Global Opt WNS Slack -0.340  TNS Slack -0.340 
[05/07 01:26:40   3594s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:26:40   3594s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:26:40   3594s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:26:40   3594s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5704.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:41   3597s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:41   3597s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:41   3597s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:41   3597s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:42   3599s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:42   3599s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:42   3599s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:42   3599s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:43   3602s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:43   3602s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:43   3602s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:43   3602s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:44   3604s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:44   3604s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:44   3604s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:44   3604s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:45   3607s] |  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:45   3607s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:45   3607s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:45   3607s] |  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:47   3610s] |  -0.340|  -0.340|   42.97%|   0:00:02.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:26:47   3610s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:26:47   3610s] 
[05/07 01:26:47   3610s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:15.7 real=0:00:07.0 mem=5747.1M) ***
[05/07 01:26:47   3610s] 
[05/07 01:26:47   3610s] *** Finish post-CTS Setup Fixing (cpu=0:00:15.7 real=0:00:07.0 mem=5747.1M) ***
[05/07 01:26:47   3610s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:26:47   3610s] Bottom Preferred Layer:
[05/07 01:26:47   3610s] +-----------+------------+------------+----------+
[05/07 01:26:47   3610s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:26:47   3610s] +-----------+------------+------------+----------+
[05/07 01:26:47   3610s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:26:47   3610s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:26:47   3610s] +-----------+------------+------------+----------+
[05/07 01:26:47   3610s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:26:47   3610s] +-----------+------------+------------+----------+
[05/07 01:26:47   3610s] Via Pillar Rule:
[05/07 01:26:47   3610s]     None
[05/07 01:26:47   3610s] Finished writing unified metrics of routing constraints.
[05/07 01:26:47   3610s] ** GigaOpt Global Opt End WNS Slack -0.340  TNS Slack -0.340 
[05/07 01:26:47   3610s] Total-nets :: 43404, Stn-nets :: 20, ratio :: 0.0460787 %, Total-len 983944, Stn-len 1672.32
[05/07 01:26:47   3610s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40876
[05/07 01:26:47   3610s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5619.0M, EPOCH TIME: 1746606407.452493
[05/07 01:26:47   3610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44923).
[05/07 01:26:47   3610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:47   3611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:47   3611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:47   3611s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.460, REAL:0.115, MEM:5310.8M, EPOCH TIME: 1746606407.567228
[05/07 01:26:47   3611s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.16
[05/07 01:26:47   3611s] *** GlobalOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:21.3/0:00:09.8 (2.2), totSession cpu/real = 1:00:12.2/0:23:17.9 (2.6), mem = 5310.8M
[05/07 01:26:47   3611s] 
[05/07 01:26:47   3611s] =============================================================================================
[05/07 01:26:47   3611s]  Step TAT Report : GlobalOpt #2 / ccopt_design #1                               23.10-p003_1
[05/07 01:26:47   3611s] =============================================================================================
[05/07 01:26:47   3611s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:26:47   3611s] ---------------------------------------------------------------------------------------------
[05/07 01:26:47   3611s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.6
[05/07 01:26:47   3611s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.7    1.3
[05/07 01:26:47   3611s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:47   3611s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.4 /  0:00:01.1    2.8
[05/07 01:26:47   3611s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:26:47   3611s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:00.5    1.3
[05/07 01:26:47   3611s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:47   3611s] [ BottleneckAnalyzerInit ]      6   0:00:05.0  (  51.1 % )     0:00:05.0 /  0:00:14.5    2.9
[05/07 01:26:47   3611s] [ TransformInit          ]      1   0:00:01.1  (  10.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 01:26:47   3611s] [ OptSingleIteration     ]     21   0:00:00.1  (   1.0 % )     0:00:00.4 /  0:00:00.4    0.9
[05/07 01:26:47   3611s] [ OptGetWeight           ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:47   3611s] [ OptEval                ]     21   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/07 01:26:47   3611s] [ OptCommit              ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:47   3611s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:26:47   3611s] [ SetupOptGetWorkingSet  ]     21   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.1    0.7
[05/07 01:26:47   3611s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[05/07 01:26:47   3611s] [ SetupOptSlackGraph     ]     21   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.3
[05/07 01:26:47   3611s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 01:26:47   3611s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 01:26:47   3611s] [ MISC                   ]          0:00:01.8  (  18.4 % )     0:00:01.8 /  0:00:02.8    1.5
[05/07 01:26:47   3611s] ---------------------------------------------------------------------------------------------
[05/07 01:26:47   3611s]  GlobalOpt #2 TOTAL                 0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:21.3    2.2
[05/07 01:26:47   3611s] ---------------------------------------------------------------------------------------------
[05/07 01:26:47   3611s] 
[05/07 01:26:47   3611s] End: GigaOpt Global Optimization
[05/07 01:26:47   3611s] Begin: Collecting metrics
[05/07 01:26:47   3611s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:26:47   3611s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3914.4M, current mem=3914.4M)

[05/07 01:26:47   3611s] End: Collecting metrics
[05/07 01:26:47   3611s] *** Timing NOT met, worst failing slack is -0.340
[05/07 01:26:47   3611s] *** Check timing (0:00:00.0)
[05/07 01:26:47   3611s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:26:47   3611s] Deleting Lib Analyzer.
[05/07 01:26:47   3611s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[05/07 01:26:47   3611s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:26:47   3611s] *info: 7 skip_routing nets excluded.
[05/07 01:26:48   3611s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:26:48   3611s] *info: Marking 98 level shifter instances dont touch
[05/07 01:26:48   3611s] *info: Marking 0 isolation instances dont touch
[05/07 01:26:48   3611s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:26:48   3611s] ### Creating LA Mngr. totSessionCpu=1:00:13 mem=5310.8M
[05/07 01:26:48   3611s] ### Creating LA Mngr, finished. totSessionCpu=1:00:13 mem=5310.8M
[05/07 01:26:48   3611s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/07 01:26:48   3611s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5310.8M, EPOCH TIME: 1746606408.152496
[05/07 01:26:48   3611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3611s] 
[05/07 01:26:48   3611s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:48   3611s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:48   3611s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.130, REAL:0.103, MEM:5310.8M, EPOCH TIME: 1746606408.255625
[05/07 01:26:48   3611s] 
[05/07 01:26:48   3611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:48   3611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3612s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5700.5M, EPOCH TIME: 1746606408.358483
[05/07 01:26:48   3612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3612s] 
[05/07 01:26:48   3612s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:48   3612s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:48   3612s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.109, MEM:5700.5M, EPOCH TIME: 1746606408.467228
[05/07 01:26:48   3612s] 
[05/07 01:26:48   3612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:26:48   3612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3612s] [oiPhyDebug] optDemand 378894667112.00, spDemand 146632955392.00.
[05/07 01:26:48   3612s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40876
[05/07 01:26:48   3612s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:26:48   3612s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:00:13 mem=5700.5M
[05/07 01:26:48   3612s] OPERPROF: Starting DPlace-Init at level 1, MEM:5700.5M, EPOCH TIME: 1746606408.519376
[05/07 01:26:48   3612s] Processing tracks to init pin-track alignment.
[05/07 01:26:48   3612s] z: 2, totalTracks: 1
[05/07 01:26:48   3612s] z: 4, totalTracks: 1
[05/07 01:26:48   3612s] z: 6, totalTracks: 1
[05/07 01:26:48   3612s] z: 8, totalTracks: 1
[05/07 01:26:48   3612s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:26:48   3612s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:26:48   3612s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5700.5M, EPOCH TIME: 1746606408.560861
[05/07 01:26:48   3612s] Info: 97 insts are soft-fixed.
[05/07 01:26:48   3612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:26:48   3612s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:26:48   3612s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:26:48   3612s] 
[05/07 01:26:48   3612s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:26:48   3612s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:26:48   3612s] 
[05/07 01:26:48   3612s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:26:48   3612s] Info: 97 insts are soft-fixed.
[05/07 01:26:48   3612s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.130, REAL:0.108, MEM:5700.5M, EPOCH TIME: 1746606408.668976
[05/07 01:26:48   3612s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5700.5M, EPOCH TIME: 1746606408.669159
[05/07 01:26:48   3612s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5700.5M, EPOCH TIME: 1746606408.669609
[05/07 01:26:48   3612s] 
[05/07 01:26:48   3612s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5700.5MB).
[05/07 01:26:48   3612s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.190, MEM:5700.5M, EPOCH TIME: 1746606408.709518
[05/07 01:26:48   3612s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:26:48   3613s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40876
[05/07 01:26:48   3613s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:00:14 mem=5700.8M
[05/07 01:26:48   3613s] Begin: Area Reclaim Optimization
[05/07 01:26:48   3613s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:00:14.4/0:23:19.3 (2.6), mem = 5700.8M
[05/07 01:26:48   3613s] 
[05/07 01:26:48   3613s] Creating Lib Analyzer ...
[05/07 01:26:49   3613s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:26:49   3613s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:26:49   3613s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:26:49   3613s] 
[05/07 01:26:49   3613s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:26:49   3614s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:15 mem=5702.8M
[05/07 01:26:49   3614s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:15 mem=5702.8M
[05/07 01:26:49   3614s] Creating Lib Analyzer, finished. 
[05/07 01:26:49   3614s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.17
[05/07 01:26:49   3614s] 
[05/07 01:26:49   3614s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:26:49   3614s] [LDM::Info] TotalInstCnt at InitDesignMc2: 40876
[05/07 01:26:49   3614s] ### Creating RouteCongInterface, started
[05/07 01:26:50   3614s] 
[05/07 01:26:50   3614s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:26:50   3614s] 
[05/07 01:26:50   3614s] #optDebug: {0, 1.000}
[05/07 01:26:50   3614s] ### Creating RouteCongInterface, finished
[05/07 01:26:50   3614s] {MG  {9 0 19.6 1.78572} }
[05/07 01:26:50   3614s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5702.8M, EPOCH TIME: 1746606410.034554
[05/07 01:26:50   3614s] Found 1 hard placement blockage before merging.
[05/07 01:26:50   3614s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:26:50   3614s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:26:50   3614s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:26:50   3614s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:26:50   3614s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:5702.8M, EPOCH TIME: 1746606410.035856
[05/07 01:26:50   3615s] Reclaim Optimization WNS Slack -0.340  TNS Slack -0.340 Density 42.97
[05/07 01:26:50   3615s] +---------+---------+--------+--------+------------+--------+
[05/07 01:26:50   3615s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 01:26:50   3615s] +---------+---------+--------+--------+------------+--------+
[05/07 01:26:50   3615s] |   42.97%|        -|  -0.340|  -0.340|   0:00:00.0| 5702.8M|
[05/07 01:27:05   3663s] |   42.87%|      305|  -0.340|  -0.340|   0:00:15.0| 5925.1M|
[05/07 01:27:07   3667s] |   42.87%|        7|  -0.340|  -0.340|   0:00:02.0| 5925.1M|
[05/07 01:27:07   3667s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:27:08   3667s] |   42.87%|        0|  -0.340|  -0.340|   0:00:01.0| 5925.1M|
[05/07 01:27:10   3678s] |   42.83%|       56|  -0.340|  -0.340|   0:00:02.0| 5925.1M|
[05/07 01:27:16   3692s] |   42.80%|      196|  -0.340|  -0.340|   0:00:06.0| 5933.1M|
[05/07 01:27:17   3693s] |   42.80%|        5|  -0.340|  -0.340|   0:00:01.0| 5933.1M|
[05/07 01:27:17   3693s] |   42.80%|        0|  -0.340|  -0.340|   0:00:00.0| 5933.1M|
[05/07 01:27:17   3693s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:27:17   3693s] |   42.80%|        0|  -0.340|  -0.340|   0:00:00.0| 5933.1M|
[05/07 01:27:17   3693s] +---------+---------+--------+--------+------------+--------+
[05/07 01:27:17   3693s] Reclaim Optimization End WNS Slack -0.340  TNS Slack -0.340 Density 42.80
[05/07 01:27:17   3693s] 
[05/07 01:27:17   3693s] ** Summary: Restruct = 312 Buffer Deletion = 38 Declone = 27 Resize = 191 **
[05/07 01:27:17   3693s] --------------------------------------------------------------
[05/07 01:27:17   3693s] |                                   | Total     | Sequential |
[05/07 01:27:17   3693s] --------------------------------------------------------------
[05/07 01:27:17   3693s] | Num insts resized                 |     191  |       5    |
[05/07 01:27:17   3693s] | Num insts undone                  |      10  |       0    |
[05/07 01:27:17   3693s] | Num insts Downsized               |     191  |       5    |
[05/07 01:27:17   3693s] | Num insts Samesized               |       0  |       0    |
[05/07 01:27:17   3693s] | Num insts Upsized                 |       0  |       0    |
[05/07 01:27:17   3693s] | Num multiple commits+uncommits    |       0  |       -    |
[05/07 01:27:17   3693s] --------------------------------------------------------------
[05/07 01:27:17   3694s] Bottom Preferred Layer:
[05/07 01:27:17   3694s] +-----------+------------+------------+----------+
[05/07 01:27:17   3694s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:27:17   3694s] +-----------+------------+------------+----------+
[05/07 01:27:17   3694s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:27:17   3694s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:27:17   3694s] +-----------+------------+------------+----------+
[05/07 01:27:17   3694s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:27:17   3694s] +-----------+------------+------------+----------+
[05/07 01:27:17   3694s] Via Pillar Rule:
[05/07 01:27:17   3694s]     None
[05/07 01:27:17   3694s] Finished writing unified metrics of routing constraints.
[05/07 01:27:17   3694s] 
[05/07 01:27:17   3694s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/07 01:27:17   3694s] End: Core Area Reclaim Optimization (cpu = 0:01:21) (real = 0:00:29.0) **
[05/07 01:27:17   3694s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:27:17   3694s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 40477
[05/07 01:27:17   3694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.17
[05/07 01:27:17   3694s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:20.7/0:00:28.8 (2.8), totSession cpu/real = 1:01:35.1/0:23:48.1 (2.6), mem = 5933.1M
[05/07 01:27:17   3694s] 
[05/07 01:27:17   3694s] =============================================================================================
[05/07 01:27:17   3694s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 23.10-p003_1
[05/07 01:27:17   3694s] =============================================================================================
[05/07 01:27:17   3694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:27:17   3694s] ---------------------------------------------------------------------------------------------
[05/07 01:27:17   3694s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.7
[05/07 01:27:17   3694s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.7    1.3
[05/07 01:27:17   3694s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:17   3694s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:27:17   3694s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.5    1.3
[05/07 01:27:17   3694s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:17   3694s] [ OptimizationStep       ]      1   0:00:01.6  (   5.7 % )     0:00:27.4 /  0:01:18.9    2.9
[05/07 01:27:17   3694s] [ OptSingleIteration     ]      8   0:00:01.3  (   4.4 % )     0:00:25.8 /  0:01:17.2    3.0
[05/07 01:27:17   3694s] [ OptGetWeight           ]    996   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:27:17   3694s] [ OptEval                ]    996   0:00:07.7  (  26.6 % )     0:00:07.7 /  0:00:45.2    5.9
[05/07 01:27:17   3694s] [ OptCommit              ]    996   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/07 01:27:17   3694s] [ PostCommitDelayUpdate  ]    998   0:00:00.9  (   3.1 % )     0:00:09.0 /  0:00:16.2    1.8
[05/07 01:27:17   3694s] [ IncrDelayCalc          ]    643   0:00:08.1  (  28.1 % )     0:00:08.1 /  0:00:15.2    1.9
[05/07 01:27:17   3694s] [ IncrTimingUpdate       ]    140   0:00:07.1  (  24.5 % )     0:00:07.1 /  0:00:13.8    2.0
[05/07 01:27:17   3694s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.4
[05/07 01:27:17   3694s] ---------------------------------------------------------------------------------------------
[05/07 01:27:17   3694s]  AreaOpt #1 TOTAL                   0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:01:20.7    2.8
[05/07 01:27:17   3694s] ---------------------------------------------------------------------------------------------
[05/07 01:27:17   3694s] 
[05/07 01:27:17   3694s] Executing incremental physical updates
[05/07 01:27:17   3694s] Executing incremental physical updates
[05/07 01:27:17   3694s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40477
[05/07 01:27:17   3694s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5805.0M, EPOCH TIME: 1746606437.747730
[05/07 01:27:17   3694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44524).
[05/07 01:27:17   3694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:17   3694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:17   3694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:17   3694s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.177, MEM:5355.8M, EPOCH TIME: 1746606437.924569
[05/07 01:27:17   3694s] End: Area Reclaim Optimization (cpu=0:01:21, real=0:00:29, mem=5347.78M, totSessionCpu=1:01:36).
[05/07 01:27:17   3694s] Begin: Collecting metrics
[05/07 01:27:18   3694s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:27:18   3694s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3988.9M, current mem=3936.4M)

[05/07 01:27:18   3694s] End: Collecting metrics
[05/07 01:27:18   3696s] **INFO: Always on buffers available for drv fixing
[05/07 01:27:18   3696s] Deleting Lib Analyzer.
[05/07 01:27:18   3696s] Begin: GigaOpt DRV Optimization
[05/07 01:27:18   3696s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/07 01:27:18   3696s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:01:37.2/0:23:49.2 (2.6), mem = 5347.8M
[05/07 01:27:18   3696s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:27:18   3696s] *info: 7 skip_routing nets excluded.
[05/07 01:27:19   3696s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:27:19   3696s] *info: Marking 98 level shifter instances dont touch
[05/07 01:27:19   3696s] *info: Marking 0 isolation instances dont touch
[05/07 01:27:19   3696s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:27:19   3696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.18
[05/07 01:27:19   3696s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:27:19   3696s] 
[05/07 01:27:19   3696s] Creating Lib Analyzer ...
[05/07 01:27:19   3696s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:27:19   3696s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:27:19   3696s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:27:19   3696s] 
[05/07 01:27:19   3696s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:27:19   3697s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:38 mem=5347.8M
[05/07 01:27:19   3697s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:38 mem=5347.8M
[05/07 01:27:19   3697s] Creating Lib Analyzer, finished. 
[05/07 01:27:19   3697s] 
[05/07 01:27:19   3697s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:27:19   3697s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5347.8M, EPOCH TIME: 1746606439.917828
[05/07 01:27:19   3697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:19   3697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:19   3697s] 
[05/07 01:27:19   3697s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:19   3697s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:20   3697s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.120, REAL:0.097, MEM:5347.8M, EPOCH TIME: 1746606440.014447
[05/07 01:27:20   3697s] 
[05/07 01:27:20   3697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:27:20   3697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:20   3697s] [oiPhyDebug] optDemand 378318014376.00, spDemand 146056302656.00.
[05/07 01:27:20   3697s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40477
[05/07 01:27:20   3697s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:27:20   3697s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:01:39 mem=5347.8M
[05/07 01:27:20   3697s] OPERPROF: Starting DPlace-Init at level 1, MEM:5347.8M, EPOCH TIME: 1746606440.061501
[05/07 01:27:20   3697s] Processing tracks to init pin-track alignment.
[05/07 01:27:20   3697s] z: 2, totalTracks: 1
[05/07 01:27:20   3697s] z: 4, totalTracks: 1
[05/07 01:27:20   3697s] z: 6, totalTracks: 1
[05/07 01:27:20   3697s] z: 8, totalTracks: 1
[05/07 01:27:20   3697s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:27:20   3697s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:27:20   3697s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5347.8M, EPOCH TIME: 1746606440.107779
[05/07 01:27:20   3697s] Info: 97 insts are soft-fixed.
[05/07 01:27:20   3697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:20   3697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:20   3697s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:27:20   3697s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:27:20   3697s] 
[05/07 01:27:20   3697s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:20   3697s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:20   3697s] 
[05/07 01:27:20   3697s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:27:20   3697s] Info: 97 insts are soft-fixed.
[05/07 01:27:20   3697s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.130, REAL:0.101, MEM:5347.8M, EPOCH TIME: 1746606440.208617
[05/07 01:27:20   3697s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5347.8M, EPOCH TIME: 1746606440.208828
[05/07 01:27:20   3697s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5347.8M, EPOCH TIME: 1746606440.209275
[05/07 01:27:20   3697s] 
[05/07 01:27:20   3697s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5347.8MB).
[05/07 01:27:20   3697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.188, MEM:5347.8M, EPOCH TIME: 1746606440.249051
[05/07 01:27:20   3697s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:27:20   3698s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40477
[05/07 01:27:20   3698s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:01:40 mem=5348.1M
[05/07 01:27:20   3698s] ### Creating RouteCongInterface, started
[05/07 01:27:20   3699s] 
[05/07 01:27:20   3699s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:27:20   3699s] 
[05/07 01:27:20   3699s] #optDebug: {0, 1.000}
[05/07 01:27:20   3699s] ### Creating RouteCongInterface, finished
[05/07 01:27:20   3699s] {MG  {9 0 19.6 1.78572} }
[05/07 01:27:20   3699s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:27:21   3700s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:27:21   3701s] AoF 960.4870um
[05/07 01:27:21   3701s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:27:21   3701s] [GPS-DRV] drvFixingStage: Small Scale
[05/07 01:27:21   3701s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:27:21   3701s] [GPS-DRV] setupTNSCost  : 3
[05/07 01:27:21   3701s] [GPS-DRV] maxIter       : 3
[05/07 01:27:21   3701s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/07 01:27:21   3701s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:27:21   3701s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:27:21   3701s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:27:21   3701s] [GPS-DRV] maxLocalDensity: 0.98
[05/07 01:27:21   3701s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:27:21   3701s] [GPS-DRV] Dflt RT Characteristic Length 492.552um AoF 960.487um x 1
[05/07 01:27:21   3701s] [GPS-DRV] isCPECostingOn: false
[05/07 01:27:21   3701s] [GPS-DRV] All active and enabled setup views
[05/07 01:27:21   3701s] [GPS-DRV]     test_worst_scenario
[05/07 01:27:21   3701s] [GPS-DRV]     func_worst_scenario
[05/07 01:27:21   3701s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:27:21   3701s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:27:21   3701s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:27:21   3701s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/07 01:27:21   3701s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:27:21   3701s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5737.8M, EPOCH TIME: 1746606441.578902
[05/07 01:27:21   3701s] Found 1 hard placement blockage before merging.
[05/07 01:27:21   3701s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:27:21   3701s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:27:21   3701s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:27:21   3701s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:27:21   3701s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:5737.8M, EPOCH TIME: 1746606441.580554
[05/07 01:27:21   3701s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[05/07 01:27:21   3701s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:27:21   3701s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:27:21   3701s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 01:27:21   3701s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:27:21   3701s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 01:27:21   3701s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:27:21   3702s] Info: violation cost 165.034485 (cap = 117.624329, tran = 47.410168, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:27:22   3703s] |    25|    25|    -0.55|    39|    78|    -0.08|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.80%|          |         |
[05/07 01:27:23   3706s] Info: violation cost 1.194295 (cap = 1.194295, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:27:23   3707s] |     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|      11|       4|      31| 42.82%| 0:00:01.0|  5967.1M|
[05/07 01:27:23   3707s] Info: violation cost 0.736840 (cap = 0.736840, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:27:23   3708s] |     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       1| 42.82%| 0:00:00.0|  5967.1M|
[05/07 01:27:23   3708s] Info: violation cost 0.736840 (cap = 0.736840, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:27:23   3709s] |     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.82%| 0:00:00.0|  5967.1M|
[05/07 01:27:23   3709s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:27:23   3709s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:27:23   3709s] 
[05/07 01:27:23   3709s] ###############################################################################
[05/07 01:27:23   3709s] #
[05/07 01:27:23   3709s] #  Large fanout net report:  
[05/07 01:27:23   3709s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 01:27:23   3709s] #     - current density: 42.82
[05/07 01:27:23   3709s] #
[05/07 01:27:23   3709s] #  List of high fanout nets:
[05/07 01:27:23   3709s] #
[05/07 01:27:23   3709s] ###############################################################################
[05/07 01:27:23   3709s] Bottom Preferred Layer:
[05/07 01:27:23   3709s] +-----------+------------+------------+----------+
[05/07 01:27:23   3709s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:27:23   3709s] +-----------+------------+------------+----------+
[05/07 01:27:23   3709s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:27:23   3709s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:27:23   3709s] +-----------+------------+------------+----------+
[05/07 01:27:23   3709s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:27:23   3709s] +-----------+------------+------------+----------+
[05/07 01:27:23   3709s] Via Pillar Rule:
[05/07 01:27:23   3709s]     None
[05/07 01:27:23   3709s] Finished writing unified metrics of routing constraints.
[05/07 01:27:23   3709s] 
[05/07 01:27:23   3709s] 
[05/07 01:27:23   3709s] =======================================================================
[05/07 01:27:23   3709s]                 Reasons for remaining drv violations
[05/07 01:27:23   3709s] =======================================================================
[05/07 01:27:23   3709s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/07 01:27:23   3709s] 
[05/07 01:27:23   3709s] 
[05/07 01:27:23   3709s] *** Finish DRV Fixing (cpu=0:00:07.9 real=0:00:02.0 mem=5967.1M) ***
[05/07 01:27:23   3709s] 
[05/07 01:27:23   3709s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5967.1M, EPOCH TIME: 1746606443.986829
[05/07 01:27:23   3709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44539).
[05/07 01:27:24   3709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:24   3709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:24   3709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:24   3709s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.460, REAL:0.140, MEM:5947.8M, EPOCH TIME: 1746606444.126956
[05/07 01:27:24   3709s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5947.8M, EPOCH TIME: 1746606444.145912
[05/07 01:27:24   3709s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5947.8M, EPOCH TIME: 1746606444.146109
[05/07 01:27:24   3709s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5947.8M, EPOCH TIME: 1746606444.194634
[05/07 01:27:24   3709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:24   3709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:24   3709s] 
[05/07 01:27:24   3709s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:24   3709s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:24   3710s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.150, REAL:0.113, MEM:5947.8M, EPOCH TIME: 1746606444.307823
[05/07 01:27:24   3710s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5947.8M, EPOCH TIME: 1746606444.308091
[05/07 01:27:24   3710s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:5947.8M, EPOCH TIME: 1746606444.308617
[05/07 01:27:24   3710s] 
[05/07 01:27:24   3710s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5947.8M, EPOCH TIME: 1746606444.346195
[05/07 01:27:24   3710s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.010, REAL:0.002, MEM:5947.8M, EPOCH TIME: 1746606444.347859
[05/07 01:27:24   3710s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.202, MEM:5947.8M, EPOCH TIME: 1746606444.348104
[05/07 01:27:24   3710s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.250, REAL:0.202, MEM:5947.8M, EPOCH TIME: 1746606444.348152
[05/07 01:27:24   3710s] TDRefine: refinePlace mode is spiral
[05/07 01:27:24   3710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.14
[05/07 01:27:24   3710s] OPERPROF: Starting Refine-Place at level 1, MEM:5947.8M, EPOCH TIME: 1746606444.353288
[05/07 01:27:24   3710s] *** Starting refinePlace (1:01:51 mem=5947.8M) ***
[05/07 01:27:24   3710s] Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
[05/07 01:27:24   3710s] 
[05/07 01:27:24   3710s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:24   3710s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:24   3710s] Info: 97 insts are soft-fixed.
[05/07 01:27:24   3710s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:24   3710s] 
[05/07 01:27:24   3710s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:27:24   3710s] 
[05/07 01:27:24   3710s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:27:24   3710s] 
[05/07 01:27:24   3710s]  === Spiral for Logical I: (movable: 35) ===
[05/07 01:27:24   3710s] 
[05/07 01:27:24   3710s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:27:24   3710s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:24   3710s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:27:24   3710s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:27:24   3710s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:24   3710s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5915.8M, EPOCH TIME: 1746606444.495784
[05/07 01:27:24   3710s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5915.8M, EPOCH TIME: 1746606444.497558
[05/07 01:27:24   3710s] Set min layer with default ( 2 )
[05/07 01:27:24   3710s] Set max layer with default ( 127 )
[05/07 01:27:24   3710s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:24   3710s] Min route layer (adjusted) = 2
[05/07 01:27:24   3710s] Max route layer (adjusted) = 10
[05/07 01:27:24   3710s] Set min layer with default ( 2 )
[05/07 01:27:24   3710s] Set max layer with default ( 127 )
[05/07 01:27:24   3710s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:24   3710s] Min route layer (adjusted) = 2
[05/07 01:27:24   3710s] Max route layer (adjusted) = 10
[05/07 01:27:24   3710s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5915.8M, EPOCH TIME: 1746606444.511611
[05/07 01:27:24   3710s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:5915.8M, EPOCH TIME: 1746606444.513123
[05/07 01:27:24   3710s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5915.8M, EPOCH TIME: 1746606444.513252
[05/07 01:27:24   3710s] Starting refinePlace ...
[05/07 01:27:24   3710s] Set min layer with default ( 2 )
[05/07 01:27:24   3710s] Set max layer with default ( 127 )
[05/07 01:27:24   3710s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:24   3710s] Min route layer (adjusted) = 2
[05/07 01:27:24   3710s] Max route layer (adjusted) = 10
[05/07 01:27:24   3710s] One DDP V2 for no tweak run.
[05/07 01:27:24   3710s] Set min layer with default ( 2 )
[05/07 01:27:24   3710s] Set max layer with default ( 127 )
[05/07 01:27:24   3710s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:24   3710s] Min route layer (adjusted) = 2
[05/07 01:27:24   3710s] Max route layer (adjusted) = 10
[05/07 01:27:24   3710s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:27:24   3710s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:27:24   3710s] DDP markSite nrRow 104 nrJob 104
[05/07 01:27:24   3710s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:27:24   3710s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:27:24   3710s] DDP markSite nrRow 355 nrJob 355
[05/07 01:27:24   3710s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:27:24   3710s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:27:24   3710s]  ** Cut row section real time 0:00:00.0.
[05/07 01:27:24   3710s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 01:27:25   3712s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.6, real=0:00:01.0, mem=5925.2MB) @(1:01:51 - 1:01:54).
[05/07 01:27:25   3712s] Move report: preRPlace moves 246 insts, mean move: 0.34 um, max move: 3.19 um 
[05/07 01:27:25   3712s] 	Max move on inst (occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg): (27.97, 344.43) --> (26.45, 346.10)
[05/07 01:27:25   3712s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_LVT, constraint:Region
[05/07 01:27:25   3712s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:27:25   3712s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:27:25   3712s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:27:25   3712s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:27:25   3712s] 
[05/07 01:27:25   3712s]  === Spiral for Logical I: (movable: 2127) ===
[05/07 01:27:25   3712s] 
[05/07 01:27:25   3712s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:27:25   3713s] 
[05/07 01:27:25   3713s]  === Spiral for Logical I: (movable: 147) ===
[05/07 01:27:25   3713s] 
[05/07 01:27:25   3713s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:27:25   3713s] 
[05/07 01:27:25   3713s]  === Spiral for Logical I: (movable: 37768) ===
[05/07 01:27:25   3713s] 
[05/07 01:27:25   3713s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:27:26   3716s] 
[05/07 01:27:26   3716s]  Info: 0 filler has been deleted!
[05/07 01:27:26   3716s] Move report: legalization moves 13 insts, mean move: 1.50 um, max move: 4.26 um spiral
[05/07 01:27:26   3716s] 	Max move on inst (I_RISC_CORE/U810): (381.52, 165.53) --> (378.94, 163.86)
[05/07 01:27:26   3716s] [CPU] RefinePlace/Spiral (cpu=0:00:01.7, real=0:00:01.0)
[05/07 01:27:26   3716s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:27:26   3716s] [CPU] RefinePlace/Legalization (cpu=0:00:03.8, real=0:00:01.0, mem=5931.3MB) @(1:01:54 - 1:01:58).
[05/07 01:27:26   3716s] Move report: Detail placement moves 259 insts, mean move: 0.40 um, max move: 4.26 um 
[05/07 01:27:26   3716s] 	Max move on inst (I_RISC_CORE/U810): (381.52, 165.53) --> (378.94, 163.86)
[05/07 01:27:26   3716s] 	Runtime: CPU: 0:00:06.5 REAL: 0:00:02.0 MEM: 5931.3MB
[05/07 01:27:26   3716s] Statistics of distance of Instance movement in refine placement:
[05/07 01:27:26   3716s]   maximum (X+Y) =         4.26 um
[05/07 01:27:26   3716s]   inst (I_RISC_CORE/U810) with max move: (381.52, 165.528) -> (378.936, 163.856)
[05/07 01:27:26   3716s]   mean    (X+Y) =         0.40 um
[05/07 01:27:26   3716s] Summary Report:
[05/07 01:27:26   3716s] Instances move: 259 (out of 40139 movable)
[05/07 01:27:26   3716s] Instances flipped: 0
[05/07 01:27:26   3716s] Mean displacement: 0.40 um
[05/07 01:27:26   3716s] Max displacement: 4.26 um (Instance: I_RISC_CORE/U810) (381.52, 165.528) -> (378.936, 163.856)
[05/07 01:27:26   3716s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: AND2X1_RVT, constraint:Fence
[05/07 01:27:26   3716s] 	Violation at original loc: Overlapping with other instance
[05/07 01:27:26   3716s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:27:26   3716s] Total instances moved : 259
[05/07 01:27:26   3716s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:6.530, REAL:2.263, MEM:5931.3M, EPOCH TIME: 1746606446.776199
[05/07 01:27:26   3716s] Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
[05/07 01:27:26   3716s] Runtime: CPU: 0:00:06.7 REAL: 0:00:02.0 MEM: 5931.3MB
[05/07 01:27:26   3716s] [CPU] RefinePlace/total (cpu=0:00:06.7, real=0:00:02.0, mem=5931.3MB) @(1:01:51 - 1:01:58).
[05/07 01:27:26   3716s] *** Finished refinePlace (1:01:58 mem=5931.3M) ***
[05/07 01:27:26   3716s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.14
[05/07 01:27:26   3716s] OPERPROF: Finished Refine-Place at level 1, CPU:6.730, REAL:2.454, MEM:5931.3M, EPOCH TIME: 1746606446.807773
[05/07 01:27:27   3717s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5931.3M, EPOCH TIME: 1746606447.144192
[05/07 01:27:27   3717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42592).
[05/07 01:27:27   3717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:27   3717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:27   3717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:27   3717s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.500, REAL:0.151, MEM:5947.3M, EPOCH TIME: 1746606447.294818
[05/07 01:27:27   3717s] *** maximum move = 4.26 um ***
[05/07 01:27:27   3717s] *** Finished re-routing un-routed nets (5947.3M) ***
[05/07 01:27:27   3717s] OPERPROF: Starting DPlace-Init at level 1, MEM:5947.3M, EPOCH TIME: 1746606447.376179
[05/07 01:27:27   3717s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5947.3M, EPOCH TIME: 1746606447.425764
[05/07 01:27:27   3717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:27   3717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:27   3717s] 
[05/07 01:27:27   3717s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:27   3717s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:27   3717s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.147, MEM:5947.3M, EPOCH TIME: 1746606447.573080
[05/07 01:27:27   3717s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5947.3M, EPOCH TIME: 1746606447.573361
[05/07 01:27:27   3717s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5947.3M, EPOCH TIME: 1746606447.573994
[05/07 01:27:27   3718s] 
[05/07 01:27:27   3718s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5947.3M, EPOCH TIME: 1746606447.654209
[05/07 01:27:27   3718s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.002, MEM:5947.3M, EPOCH TIME: 1746606447.656506
[05/07 01:27:27   3718s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.281, MEM:5947.3M, EPOCH TIME: 1746606447.656873
[05/07 01:27:27   3718s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:27:27   3719s] 
[05/07 01:27:27   3719s] *** Finish Physical Update (cpu=0:00:09.8 real=0:00:04.0 mem=5947.6M) ***
[05/07 01:27:28   3719s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:27:28   3719s] Total-nets :: 43020, Stn-nets :: 1211, ratio :: 2.81497 %, Total-len 983080, Stn-len 30773.8
[05/07 01:27:28   3719s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40492
[05/07 01:27:28   3719s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5819.5M, EPOCH TIME: 1746606448.197393
[05/07 01:27:28   3719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:27:28   3719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:28   3719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:28   3719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:28   3719s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.520, REAL:0.157, MEM:5348.3M, EPOCH TIME: 1746606448.354296
[05/07 01:27:28   3719s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.18
[05/07 01:27:28   3719s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:23.7/0:00:09.5 (2.5), totSession cpu/real = 1:02:00.9/0:23:58.7 (2.6), mem = 5348.3M
[05/07 01:27:28   3719s] 
[05/07 01:27:28   3719s] =============================================================================================
[05/07 01:27:28   3719s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  23.10-p003_1
[05/07 01:27:28   3719s] =============================================================================================
[05/07 01:27:28   3719s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:27:28   3719s] ---------------------------------------------------------------------------------------------
[05/07 01:27:28   3719s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.5
[05/07 01:27:28   3719s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.7    1.3
[05/07 01:27:28   3719s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:28   3719s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.7 % )     0:00:00.4 /  0:00:01.2    2.7
[05/07 01:27:28   3719s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:27:28   3719s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.5    1.3
[05/07 01:27:28   3719s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:28   3719s] [ OptimizationStep       ]      1   0:00:00.6  (   6.2 % )     0:00:02.1 /  0:00:07.5    3.5
[05/07 01:27:28   3719s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:01.0 /  0:00:03.8    3.8
[05/07 01:27:28   3719s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:28   3719s] [ OptEval                ]      4   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:01.3    5.0
[05/07 01:27:28   3719s] [ OptCommit              ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.5
[05/07 01:27:28   3719s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   0.6 % )     0:00:00.4 /  0:00:01.6    3.6
[05/07 01:27:28   3719s] [ IncrDelayCalc          ]     18   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:01.6    4.0
[05/07 01:27:28   3719s] [ DrvFindVioNets         ]      4   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:01.5    6.3
[05/07 01:27:28   3719s] [ DrvComputeSummary      ]      4   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:01.6    5.0
[05/07 01:27:28   3719s] [ RefinePlace            ]      1   0:00:03.9  (  41.3 % )     0:00:04.0 /  0:00:09.8    2.5
[05/07 01:27:28   3719s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.2
[05/07 01:27:28   3719s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[05/07 01:27:28   3719s] [ IncrTimingUpdate       ]      5   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.9    3.1
[05/07 01:27:28   3719s] [ MISC                   ]          0:00:01.6  (  16.9 % )     0:00:01.6 /  0:00:03.5    2.2
[05/07 01:27:28   3719s] ---------------------------------------------------------------------------------------------
[05/07 01:27:28   3719s]  DrvOpt #3 TOTAL                    0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:23.7    2.5
[05/07 01:27:28   3719s] ---------------------------------------------------------------------------------------------
[05/07 01:27:28   3719s] 
[05/07 01:27:28   3719s] End: GigaOpt DRV Optimization
[05/07 01:27:28   3719s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/07 01:27:28   3720s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:27:28   3720s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5348.3M, EPOCH TIME: 1746606448.586194
[05/07 01:27:28   3720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:28   3720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:28   3720s] 
[05/07 01:27:28   3720s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:28   3720s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:28   3720s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.126, MEM:5348.3M, EPOCH TIME: 1746606448.712615
[05/07 01:27:28   3720s] 
[05/07 01:27:28   3720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:27:28   3720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:29   3722s] 
------------------------------------------------------------------
     Summary (cpu=0.39min real=0.17min mem=5348.3M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.340  |
|           TNS (ns):| -0.340  |
|    Violating Paths:|    1    |
|          All Paths:|  10182  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.709%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------

[05/07 01:27:29   3722s] **optDesign ... cpu = 0:04:17, real = 0:02:03, mem = 3914.9M, totSessionCpu=1:02:04 **
[05/07 01:27:29   3722s] Begin: Collecting metrics
[05/07 01:27:29   3722s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 | 0:00:11  |        5350 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:27:29   3722s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3936.4M, current mem=3914.9M)

[05/07 01:27:29   3722s] End: Collecting metrics
[05/07 01:27:30   3725s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:27:30   3725s] Deleting Lib Analyzer.
[05/07 01:27:30   3725s] Begin: GigaOpt Optimization in WNS mode
[05/07 01:27:30   3725s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/07 01:27:30   3725s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:27:31   3725s] *info: 7 skip_routing nets excluded.
[05/07 01:27:31   3725s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:27:31   3725s] *info: Marking 98 level shifter instances dont touch
[05/07 01:27:31   3725s] *info: Marking 0 isolation instances dont touch
[05/07 01:27:31   3725s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:27:31   3725s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:06.6/0:24:01.6 (2.6), mem = 5612.0M
[05/07 01:27:31   3725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.19
[05/07 01:27:31   3725s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:27:31   3725s] 
[05/07 01:27:31   3725s] Creating Lib Analyzer ...
[05/07 01:27:31   3725s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:27:31   3725s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:27:31   3725s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:27:31   3725s] 
[05/07 01:27:31   3725s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:27:31   3726s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:02:07 mem=5612.0M
[05/07 01:27:31   3726s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:02:07 mem=5612.0M
[05/07 01:27:31   3726s] Creating Lib Analyzer, finished. 
[05/07 01:27:32   3726s] 
[05/07 01:27:32   3726s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:27:32   3726s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5612.0M, EPOCH TIME: 1746606452.075746
[05/07 01:27:32   3726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:32   3726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:32   3726s] 
[05/07 01:27:32   3726s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:32   3726s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:32   3726s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.144, MEM:5612.0M, EPOCH TIME: 1746606452.220118
[05/07 01:27:32   3726s] 
[05/07 01:27:32   3726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:27:32   3726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:32   3726s] [oiPhyDebug] optDemand 378396290728.00, spDemand 146134579008.00.
[05/07 01:27:32   3726s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40492
[05/07 01:27:32   3726s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[05/07 01:27:32   3726s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:02:08 mem=5612.0M
[05/07 01:27:32   3726s] OPERPROF: Starting DPlace-Init at level 1, MEM:5612.0M, EPOCH TIME: 1746606452.293016
[05/07 01:27:32   3726s] Processing tracks to init pin-track alignment.
[05/07 01:27:32   3726s] z: 2, totalTracks: 1
[05/07 01:27:32   3726s] z: 4, totalTracks: 1
[05/07 01:27:32   3726s] z: 6, totalTracks: 1
[05/07 01:27:32   3726s] z: 8, totalTracks: 1
[05/07 01:27:32   3726s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:27:32   3726s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:27:32   3726s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5612.0M, EPOCH TIME: 1746606452.353531
[05/07 01:27:32   3726s] Info: 97 insts are soft-fixed.
[05/07 01:27:32   3726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:32   3726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:32   3727s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:27:32   3727s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:27:32   3727s] 
[05/07 01:27:32   3727s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:32   3727s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:32   3727s] 
[05/07 01:27:32   3727s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:27:32   3727s] Info: 97 insts are soft-fixed.
[05/07 01:27:32   3727s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.143, MEM:5612.0M, EPOCH TIME: 1746606452.496679
[05/07 01:27:32   3727s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5612.0M, EPOCH TIME: 1746606452.496881
[05/07 01:27:32   3727s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5612.0M, EPOCH TIME: 1746606452.497503
[05/07 01:27:32   3727s] 
[05/07 01:27:32   3727s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5612.0MB).
[05/07 01:27:32   3727s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.249, MEM:5612.0M, EPOCH TIME: 1746606452.542500
[05/07 01:27:32   3727s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:27:32   3728s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40492
[05/07 01:27:32   3728s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:02:09 mem=5612.3M
[05/07 01:27:32   3728s] ### Creating RouteCongInterface, started
[05/07 01:27:33   3728s] 
[05/07 01:27:33   3728s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/07 01:27:33   3728s] 
[05/07 01:27:33   3728s] #optDebug: {0, 1.000}
[05/07 01:27:33   3728s] ### Creating RouteCongInterface, finished
[05/07 01:27:33   3728s] {MG  {9 0 19.6 1.78572} }
[05/07 01:27:33   3728s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:27:33   3729s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:27:33   3729s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:27:33   3729s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:27:33   3729s] *info: 7 don't touch nets excluded
[05/07 01:27:33   3729s] *info: 305 clock nets excluded
[05/07 01:27:33   3729s] *info: Marking 98 level shifter instances dont touch
[05/07 01:27:33   3729s] *info: Marking 0 isolation instances dont touch
[05/07 01:27:33   3729s] *info: 7 skip_routing nets excluded.
[05/07 01:27:33   3729s] *info: 1076 no-driver nets excluded.
[05/07 01:27:34   3729s] *info: 305 nets with fixed/cover wires excluded.
[05/07 01:27:34   3729s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:27:34   3729s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:27:34   3729s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:27:34   3729s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:27:34   3729s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:27:34   3729s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9825.2
[05/07 01:27:36   3738s] PathGroup :  in2out  TargetSlack : 0.011 
[05/07 01:27:36   3738s] PathGroup :  in2reg  TargetSlack : 0.011 
[05/07 01:27:36   3738s] PathGroup :  reg2cgate  TargetSlack : 0.011 
[05/07 01:27:36   3738s] PathGroup :  reg2out  TargetSlack : 0.011 
[05/07 01:27:36   3738s] PathGroup :  reg2reg  TargetSlack : 0.011 
[05/07 01:27:37   3740s] ** GigaOpt Optimizer WNS Slack -0.340 TNS Slack -0.340 Density 42.82
[05/07 01:27:37   3740s] Optimizer WNS Pass 0
[05/07 01:27:37   3740s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.002| 0.000|
|reg2cgate                    |-0.340|-0.340|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.340|-0.340|
|All Paths                    |-0.340|-0.340|
+-----------------------------+------+------+

[05/07 01:27:37   3740s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.340ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.340ns TNS -; all paths WNS -0.340ns TNS -0.340ns; Real time 0:04:48
[05/07 01:27:37   3740s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5747.3M, EPOCH TIME: 1746606457.391416
[05/07 01:27:37   3740s] Found 1 hard placement blockage before merging.
[05/07 01:27:37   3740s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:27:37   3740s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:27:37   3740s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:27:37   3740s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:27:37   3740s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.003, MEM:5747.3M, EPOCH TIME: 1746606457.393964
[05/07 01:27:37   3741s] Active Path Group: reg2cgate reg2reg  
[05/07 01:27:53   3741s] Info: initial physical memory for 9 CRR processes is 919.66MB.
[05/07 01:27:53   3741s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:53   3741s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:27:53   3741s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:53   3741s] |  -0.340|   -0.340|  -0.340|   -0.340|   42.82%|   0:00:00.0| 5751.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:27:53   3742s] |  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 5952.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:27:53   3742s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:53   3742s] 
[05/07 01:27:53   3742s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=5952.2M) ***
[05/07 01:27:53   3742s] Active Path Group: in2out in2reg reg2out default 
[05/07 01:27:53   3742s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:53   3742s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:27:53   3742s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:53   3742s] |   0.002|   -0.336|   0.000|   -0.336|   42.82%|   0:00:00.0| 5952.2M|func_worst_scenario|  reg2out| sd_DQ_out[16]                                      |
[05/07 01:27:54   3742s] |   0.009|   -0.336|   0.000|   -0.336|   42.82%|   0:00:01.0| 5994.5M|func_worst_scenario|  reg2out| sd_DQ_out[4]                                       |
[05/07 01:27:54   3743s] |   0.017|   -0.336|   0.000|   -0.336|   42.82%|   0:00:00.0| 6006.5M|                 NA|       NA| NA                                                 |
[05/07 01:27:54   3743s] |   0.017|   -0.336|   0.000|   -0.336|   42.82%|   0:00:00.0| 6006.5M|test_worst_scenario|       NA| NA                                                 |
[05/07 01:27:54   3743s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:54   3743s] 
[05/07 01:27:54   3743s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=6006.5M) ***
[05/07 01:27:54   3743s] 
[05/07 01:27:54   3743s] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:17.0 mem=6006.5M) ***
[05/07 01:27:54   3743s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:27:54   3743s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:27:54   3743s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:05
[05/07 01:27:54   3743s] ** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -0.336 Density 42.82
[05/07 01:27:54   3743s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9825.2
[05/07 01:27:54   3743s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6006.5M, EPOCH TIME: 1746606474.654564
[05/07 01:27:54   3743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44539).
[05/07 01:27:54   3743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:54   3744s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:54   3744s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:54   3744s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.540, REAL:0.145, MEM:6006.3M, EPOCH TIME: 1746606474.799398
[05/07 01:27:54   3744s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6006.3M, EPOCH TIME: 1746606474.816451
[05/07 01:27:54   3744s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6006.3M, EPOCH TIME: 1746606474.816648
[05/07 01:27:54   3744s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6006.3M, EPOCH TIME: 1746606474.865078
[05/07 01:27:54   3744s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:54   3744s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:54   3744s] 
[05/07 01:27:54   3744s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:54   3744s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:54   3744s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.170, REAL:0.134, MEM:6006.3M, EPOCH TIME: 1746606474.999151
[05/07 01:27:54   3744s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6006.3M, EPOCH TIME: 1746606474.999421
[05/07 01:27:55   3744s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6006.3M, EPOCH TIME: 1746606474.999847
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.216, MEM:6006.3M, EPOCH TIME: 1746606475.032271
[05/07 01:27:55   3744s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.260, REAL:0.216, MEM:6006.3M, EPOCH TIME: 1746606475.032358
[05/07 01:27:55   3744s] TDRefine: refinePlace mode is spiral
[05/07 01:27:55   3744s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.15
[05/07 01:27:55   3744s] OPERPROF: Starting Refine-Place at level 1, MEM:6006.3M, EPOCH TIME: 1746606475.036601
[05/07 01:27:55   3744s] *** Starting refinePlace (1:02:26 mem=6006.3M) ***
[05/07 01:27:55   3744s] Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:55   3744s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:55   3744s] Info: 97 insts are soft-fixed.
[05/07 01:27:55   3744s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s]  === Spiral for Logical I: (movable: 35) ===
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:27:55   3744s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:55   3744s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:27:55   3744s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:27:55   3744s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:55   3744s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5974.3M, EPOCH TIME: 1746606475.174175
[05/07 01:27:55   3744s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.010, REAL:0.002, MEM:5974.3M, EPOCH TIME: 1746606475.176039
[05/07 01:27:55   3744s] Set min layer with default ( 2 )
[05/07 01:27:55   3744s] Set max layer with default ( 127 )
[05/07 01:27:55   3744s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:55   3744s] Min route layer (adjusted) = 2
[05/07 01:27:55   3744s] Max route layer (adjusted) = 10
[05/07 01:27:55   3744s] Set min layer with default ( 2 )
[05/07 01:27:55   3744s] Set max layer with default ( 127 )
[05/07 01:27:55   3744s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:55   3744s] Min route layer (adjusted) = 2
[05/07 01:27:55   3744s] Max route layer (adjusted) = 10
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s] Starting Small incrNP...
[05/07 01:27:55   3744s] User Input Parameters:
[05/07 01:27:55   3744s] - Congestion Driven    : Off
[05/07 01:27:55   3744s] - Timing Driven        : Off
[05/07 01:27:55   3744s] - Area-Violation Based : Off
[05/07 01:27:55   3744s] - Start Rollback Level : -5
[05/07 01:27:55   3744s] - Legalized            : On
[05/07 01:27:55   3744s] - Window Based         : Off
[05/07 01:27:55   3744s] - eDen incr mode       : Off
[05/07 01:27:55   3744s] - Small incr mode      : On
[05/07 01:27:55   3744s] 
[05/07 01:27:55   3744s] powerDomain PD_ORCA_TOP : bins with density > 0.750 = 11.30 % ( 240 / 2124 )
[05/07 01:27:55   3744s] powerDomain PD_RISC_CORE : bins with density > 0.750 =  2.55 % ( 7 / 275 )
[05/07 01:27:55   3744s] Density distribution unevenness ratio = 36.445%
[05/07 01:27:55   3744s] Density distribution unevenness ratio (U70) = 4.809%
[05/07 01:27:55   3744s] Density distribution unevenness ratio (U80) = 0.066%
[05/07 01:27:55   3744s] Density distribution unevenness ratio (U90) = 0.000%
[05/07 01:27:55   3744s] cost 0.886364, thresh 1.000000
[05/07 01:27:55   3744s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5974.3M)
[05/07 01:27:55   3744s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:27:55   3744s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:5974.3M, EPOCH TIME: 1746606475.223960
[05/07 01:27:55   3744s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:5974.3M, EPOCH TIME: 1746606475.225449
[05/07 01:27:55   3744s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5974.3M, EPOCH TIME: 1746606475.225578
[05/07 01:27:55   3744s] Starting refinePlace ...
[05/07 01:27:55   3744s] Set min layer with default ( 2 )
[05/07 01:27:55   3744s] Set max layer with default ( 127 )
[05/07 01:27:55   3744s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:55   3744s] Min route layer (adjusted) = 2
[05/07 01:27:55   3744s] Max route layer (adjusted) = 10
[05/07 01:27:55   3744s] Rule aware DDP is turned off due to no Spiral.
[05/07 01:27:55   3744s] Rule aware DDP is turned off.
[05/07 01:27:55   3744s] Set min layer with default ( 2 )
[05/07 01:27:55   3744s] Set max layer with default ( 127 )
[05/07 01:27:55   3744s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:27:55   3744s] Min route layer (adjusted) = 2
[05/07 01:27:55   3744s] Max route layer (adjusted) = 10
[05/07 01:27:55   3744s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:27:55   3744s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:27:55   3744s] DDP markSite nrRow 104 nrJob 104
[05/07 01:27:55   3744s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:27:55   3744s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:27:55   3744s] DDP markSite nrRow 355 nrJob 355
[05/07 01:27:55   3745s]   Spread Effort: high, standalone mode, useDDP on.
[05/07 01:27:55   3745s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=6016.9MB) @(1:02:26 - 1:02:26).
[05/07 01:27:55   3745s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:55   3745s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:27:55   3745s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6016.9MB
[05/07 01:27:55   3745s] Statistics of distance of Instance movement in refine placement:
[05/07 01:27:55   3745s]   maximum (X+Y) =         0.00 um
[05/07 01:27:55   3745s]   mean    (X+Y) =         0.00 um
[05/07 01:27:55   3745s] Summary Report:
[05/07 01:27:55   3745s] Instances move: 0 (out of 40139 movable)
[05/07 01:27:55   3745s] Instances flipped: 0
[05/07 01:27:55   3745s] Mean displacement: 0.00 um
[05/07 01:27:55   3745s] Max displacement: 0.00 um 
[05/07 01:27:55   3745s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:27:55   3745s] Total instances moved : 0
[05/07 01:27:55   3745s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.240, REAL:0.211, MEM:6016.9M, EPOCH TIME: 1746606475.436088
[05/07 01:27:55   3745s] Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
[05/07 01:27:55   3745s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 6016.9MB
[05/07 01:27:55   3745s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=6016.9MB) @(1:02:26 - 1:02:26).
[05/07 01:27:55   3745s] *** Finished refinePlace (1:02:26 mem=6016.9M) ***
[05/07 01:27:55   3745s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.15
[05/07 01:27:55   3745s] OPERPROF: Finished Refine-Place at level 1, CPU:0.490, REAL:0.439, MEM:6016.9M, EPOCH TIME: 1746606475.475734
[05/07 01:27:55   3745s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6016.9M, EPOCH TIME: 1746606475.829061
[05/07 01:27:55   3745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2550).
[05/07 01:27:55   3745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:55   3745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:55   3745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:55   3745s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.460, REAL:0.114, MEM:6008.9M, EPOCH TIME: 1746606475.943222
[05/07 01:27:55   3745s] *** maximum move = 0.00 um ***
[05/07 01:27:55   3745s] *** Finished re-routing un-routed nets (6008.9M) ***
[05/07 01:27:56   3745s] OPERPROF: Starting DPlace-Init at level 1, MEM:6008.9M, EPOCH TIME: 1746606476.022286
[05/07 01:27:56   3746s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6008.9M, EPOCH TIME: 1746606476.072576
[05/07 01:27:56   3746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:56   3746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:56   3746s] 
[05/07 01:27:56   3746s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:56   3746s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:56   3746s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.133, MEM:6008.9M, EPOCH TIME: 1746606476.205924
[05/07 01:27:56   3746s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6008.9M, EPOCH TIME: 1746606476.206166
[05/07 01:27:56   3746s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6008.9M, EPOCH TIME: 1746606476.206592
[05/07 01:27:56   3746s] 
[05/07 01:27:56   3746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.217, MEM:6008.9M, EPOCH TIME: 1746606476.239590
[05/07 01:27:56   3746s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:27:56   3747s] 
[05/07 01:27:56   3747s] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:02.0 mem=6009.2M) ***
[05/07 01:27:56   3747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9825.2
[05/07 01:27:56   3747s] ** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -0.336 Density 42.82
[05/07 01:27:56   3747s] Optimizer WNS Pass 1
[05/07 01:27:56   3747s] OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:27:56   3747s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:07
[05/07 01:27:57   3747s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6009.2M, EPOCH TIME: 1746606477.000134
[05/07 01:27:57   3747s] Found 1 hard placement blockage before merging.
[05/07 01:27:57   3747s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:27:57   3747s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:27:57   3747s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:27:57   3747s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:27:57   3747s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:6009.2M, EPOCH TIME: 1746606477.002424
[05/07 01:27:57   3748s] Active Path Group: reg2cgate reg2reg  
[05/07 01:27:57   3748s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:57   3748s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:27:57   3748s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:57   3748s] |  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 6009.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:27:57   3748s] |  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 6012.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:27:57   3748s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:27:57   3748s] 
[05/07 01:27:57   3748s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=6012.2M) ***
[05/07 01:27:57   3748s] 
[05/07 01:27:57   3748s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=6012.2M) ***
[05/07 01:27:57   3748s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:27:57   3748s] OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:27:57   3748s] CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:08
[05/07 01:27:57   3748s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:27:57   3749s] Bottom Preferred Layer:
[05/07 01:27:57   3749s] +-----------+------------+------------+----------+
[05/07 01:27:57   3749s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:27:57   3749s] +-----------+------------+------------+----------+
[05/07 01:27:57   3749s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:27:57   3749s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:27:57   3749s] +-----------+------------+------------+----------+
[05/07 01:27:57   3749s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:27:57   3749s] +-----------+------------+------------+----------+
[05/07 01:27:57   3749s] Via Pillar Rule:
[05/07 01:27:57   3749s]     None
[05/07 01:27:57   3749s] Finished writing unified metrics of routing constraints.
[05/07 01:27:57   3749s] 
[05/07 01:27:57   3749s] *** Finish post-CTS Setup Fixing (cpu=0:00:19.6 real=0:00:23.0 mem=6012.3M) ***
[05/07 01:27:57   3749s] 
[05/07 01:27:57   3749s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9825.2
[05/07 01:27:57   3749s] Total-nets :: 43020, Stn-nets :: 1211, ratio :: 2.81497 %, Total-len 983080, Stn-len 30773.8
[05/07 01:27:58   3749s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40492
[05/07 01:27:58   3749s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5884.2M, EPOCH TIME: 1746606478.113411
[05/07 01:27:58   3749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44539).
[05/07 01:27:58   3749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:58   3750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:58   3750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:58   3750s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.161, MEM:5390.9M, EPOCH TIME: 1746606478.274091
[05/07 01:27:58   3750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.19
[05/07 01:27:58   3750s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:24.4/0:00:27.0 (0.9), totSession cpu/real = 1:02:31.0/0:24:28.6 (2.6), mem = 5390.9M
[05/07 01:27:58   3750s] 
[05/07 01:27:58   3750s] =============================================================================================
[05/07 01:27:58   3750s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  23.10-p003_1
[05/07 01:27:58   3750s] =============================================================================================
[05/07 01:27:58   3750s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:27:58   3750s] ---------------------------------------------------------------------------------------------
[05/07 01:27:58   3750s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.6 % )     0:00:00.6 /  0:00:02.3    3.6
[05/07 01:27:58   3750s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.8    1.2
[05/07 01:27:58   3750s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:58   3750s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.5 /  0:00:01.2    2.4
[05/07 01:27:58   3750s] [ PlacerPlacementInit    ]      2   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/07 01:27:58   3750s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.6    1.4
[05/07 01:27:58   3750s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:58   3750s] [ TransformInit          ]      1   0:00:01.0  (   3.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 01:27:58   3750s] [ OptimizationStep       ]      3   0:00:16.2  (  60.0 % )     0:00:17.1 /  0:00:02.7    0.2
[05/07 01:27:58   3750s] [ OptSingleIteration     ]      7   0:00:00.1  (   0.2 % )     0:00:00.9 /  0:00:01.8    2.0
[05/07 01:27:58   3750s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:58   3750s] [ OptEval                ]      7   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:01.3    3.6
[05/07 01:27:58   3750s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:58   3750s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 01:27:58   3750s] [ IncrDelayCalc          ]     11   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 01:27:58   3750s] [ SetupOptGetWorkingSet  ]     21   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.7
[05/07 01:27:58   3750s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:58   3750s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:27:58   3750s] [ RefinePlace            ]      1   0:00:01.8  (   6.7 % )     0:00:01.9 /  0:00:03.5    1.9
[05/07 01:27:58   3750s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.1
[05/07 01:27:58   3750s] [ TimingUpdate           ]      2   0:00:02.4  (   8.8 % )     0:00:02.4 /  0:00:08.4    3.5
[05/07 01:27:58   3750s] [ IncrTimingUpdate       ]     14   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:02.1    3.8
[05/07 01:27:58   3750s] [ MISC                   ]          0:00:02.2  (   8.2 % )     0:00:02.2 /  0:00:03.7    1.7
[05/07 01:27:58   3750s] ---------------------------------------------------------------------------------------------
[05/07 01:27:58   3750s]  WnsOpt #1 TOTAL                    0:00:27.0  ( 100.0 % )     0:00:27.0 /  0:00:24.4    0.9
[05/07 01:27:58   3750s] ---------------------------------------------------------------------------------------------
[05/07 01:27:58   3750s] 
[05/07 01:27:58   3750s] Begin: Collecting metrics
[05/07 01:27:58   3750s] 
	GigaOpt Setup Optimization summary:
[05/07 01:27:58   3750s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.340 |   -0.356 |        -0 |       -0 |       42.82 | 0:00:07  |        5747 |
	| wns_pass_0       |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:17  |        6007 |
	| legalization_0   |           |   -0.353 |           |       -0 |       42.82 | 0:00:02  |        6009 |
	| init_wns_pass_1  |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:00  |        6009 |
	| end_setup_fixing |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:01  |        6012 |
	 ------------------------------------------------------------------------------------------------------- 
[05/07 01:27:58   3750s] 
[05/07 01:27:58   3750s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:27  |        6012 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:27:58   3750s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4068.1M, current mem=3941.9M)

[05/07 01:27:58   3750s] End: Collecting metrics
[05/07 01:27:58   3750s] End: GigaOpt Optimization in WNS mode
[05/07 01:27:58   3750s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:27:58   3750s] Deleting Lib Analyzer.
[05/07 01:27:58   3750s] Begin: GigaOpt Optimization in TNS mode
[05/07 01:27:58   3750s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/07 01:27:58   3750s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:27:58   3750s] *info: 7 skip_routing nets excluded.
[05/07 01:27:58   3750s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:27:58   3750s] *info: Marking 98 level shifter instances dont touch
[05/07 01:27:58   3750s] *info: Marking 0 isolation instances dont touch
[05/07 01:27:59   3750s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:27:59   3750s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:31.8/0:24:29.4 (2.6), mem = 5390.9M
[05/07 01:27:59   3750s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.20
[05/07 01:27:59   3750s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:27:59   3750s] 
[05/07 01:27:59   3750s] Creating Lib Analyzer ...
[05/07 01:27:59   3751s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:27:59   3751s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:27:59   3751s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:27:59   3751s] 
[05/07 01:27:59   3751s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:27:59   3751s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:02:33 mem=5393.0M
[05/07 01:27:59   3751s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:02:33 mem=5393.0M
[05/07 01:27:59   3751s] Creating Lib Analyzer, finished. 
[05/07 01:27:59   3751s] 
[05/07 01:27:59   3751s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:27:59   3751s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5393.0M, EPOCH TIME: 1746606479.785178
[05/07 01:27:59   3751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:59   3751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:59   3751s] 
[05/07 01:27:59   3751s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:27:59   3751s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:27:59   3751s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.140, REAL:0.108, MEM:5393.0M, EPOCH TIME: 1746606479.893615
[05/07 01:27:59   3751s] 
[05/07 01:27:59   3751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:27:59   3751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:27:59   3751s] [oiPhyDebug] optDemand 378396290728.00, spDemand 146134579008.00.
[05/07 01:27:59   3751s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40492
[05/07 01:27:59   3751s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[05/07 01:27:59   3751s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:02:33 mem=5393.0M
[05/07 01:27:59   3751s] OPERPROF: Starting DPlace-Init at level 1, MEM:5393.0M, EPOCH TIME: 1746606479.952202
[05/07 01:27:59   3751s] Processing tracks to init pin-track alignment.
[05/07 01:27:59   3751s] z: 2, totalTracks: 1
[05/07 01:27:59   3751s] z: 4, totalTracks: 1
[05/07 01:27:59   3751s] z: 6, totalTracks: 1
[05/07 01:27:59   3751s] z: 8, totalTracks: 1
[05/07 01:27:59   3751s] #spOpts: N=28 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:28:00   3751s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:28:00   3751s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5393.0M, EPOCH TIME: 1746606480.014900
[05/07 01:28:00   3751s] Info: 97 insts are soft-fixed.
[05/07 01:28:00   3751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:00   3751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:00   3752s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:28:00   3752s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:28:00   3752s] 
[05/07 01:28:00   3752s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:00   3752s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:00   3752s] 
[05/07 01:28:00   3752s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:28:00   3752s] Info: 97 insts are soft-fixed.
[05/07 01:28:00   3752s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.117, MEM:5393.0M, EPOCH TIME: 1746606480.131525
[05/07 01:28:00   3752s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5393.0M, EPOCH TIME: 1746606480.131731
[05/07 01:28:00   3752s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5393.0M, EPOCH TIME: 1746606480.132195
[05/07 01:28:00   3752s] 
[05/07 01:28:00   3752s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=5393.0MB).
[05/07 01:28:00   3752s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.224, MEM:5393.0M, EPOCH TIME: 1746606480.176591
[05/07 01:28:00   3752s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:28:00   3753s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40492
[05/07 01:28:00   3753s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:02:34 mem=5393.2M
[05/07 01:28:00   3753s] ### Creating RouteCongInterface, started
[05/07 01:28:00   3753s] 
[05/07 01:28:00   3753s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/07 01:28:00   3753s] 
[05/07 01:28:00   3753s] #optDebug: {0, 1.000}
[05/07 01:28:00   3753s] ### Creating RouteCongInterface, finished
[05/07 01:28:00   3753s] {MG  {9 0 19.6 1.78572} }
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:28:01   3754s] *info: 7 don't touch nets excluded
[05/07 01:28:01   3754s] *info: 305 clock nets excluded
[05/07 01:28:01   3754s] *info: Marking 98 level shifter instances dont touch
[05/07 01:28:01   3754s] *info: Marking 0 isolation instances dont touch
[05/07 01:28:01   3754s] *info: 7 skip_routing nets excluded.
[05/07 01:28:01   3754s] *info: 1076 no-driver nets excluded.
[05/07 01:28:01   3754s] *info: 305 nets with fixed/cover wires excluded.
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:28:01   3754s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:28:01   3754s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9825.3
[05/07 01:28:01   3754s] PathGroup :  in2out  TargetSlack : 0.011 
[05/07 01:28:01   3754s] PathGroup :  in2reg  TargetSlack : 0.011 
[05/07 01:28:01   3754s] PathGroup :  reg2cgate  TargetSlack : 0.011 
[05/07 01:28:01   3754s] PathGroup :  reg2out  TargetSlack : 0.011 
[05/07 01:28:01   3754s] PathGroup :  reg2reg  TargetSlack : 0.011 
[05/07 01:28:02   3755s] ** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -0.336 Density 42.82
[05/07 01:28:02   3755s] Optimizer TNS Opt
[05/07 01:28:02   3755s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:28:02   3755s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:13
[05/07 01:28:02   3755s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5783.0M, EPOCH TIME: 1746606482.365560
[05/07 01:28:02   3755s] Found 1 hard placement blockage before merging.
[05/07 01:28:02   3755s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:28:02   3755s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:28:02   3755s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:28:02   3755s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:28:02   3755s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.010, REAL:0.003, MEM:5783.0M, EPOCH TIME: 1746606482.368571
[05/07 01:28:02   3756s] Active Path Group: reg2cgate  
[05/07 01:28:02   3756s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:28:02   3756s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:28:02   3756s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:28:02   3756s] |  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 5783.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:28:02   3756s] |  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 5808.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:28:02   3756s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:28:02   3756s] 
[05/07 01:28:02   3756s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5808.1M) ***
[05/07 01:28:02   3756s] 
[05/07 01:28:02   3756s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=5808.1M) ***
[05/07 01:28:02   3756s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:28:02   3756s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:28:02   3756s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:13
[05/07 01:28:02   3756s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

[05/07 01:28:03   3756s] Bottom Preferred Layer:
[05/07 01:28:03   3756s] +-----------+------------+------------+----------+
[05/07 01:28:03   3756s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:28:03   3756s] +-----------+------------+------------+----------+
[05/07 01:28:03   3756s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:28:03   3756s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:28:03   3756s] +-----------+------------+------------+----------+
[05/07 01:28:03   3756s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:28:03   3756s] +-----------+------------+------------+----------+
[05/07 01:28:03   3756s] Via Pillar Rule:
[05/07 01:28:03   3756s]     None
[05/07 01:28:03   3756s] Finished writing unified metrics of routing constraints.
[05/07 01:28:03   3756s] 
[05/07 01:28:03   3756s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=5808.2M) ***
[05/07 01:28:03   3756s] 
[05/07 01:28:03   3756s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9825.3
[05/07 01:28:03   3756s] Total-nets :: 43020, Stn-nets :: 1211, ratio :: 2.81497 %, Total-len 983080, Stn-len 30773.8
[05/07 01:28:03   3757s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 40492
[05/07 01:28:03   3757s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5680.1M, EPOCH TIME: 1746606483.283341
[05/07 01:28:03   3757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44539).
[05/07 01:28:03   3757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:03   3757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:03   3757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:03   3757s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.490, REAL:0.134, MEM:5390.8M, EPOCH TIME: 1746606483.417239
[05/07 01:28:03   3757s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.20
[05/07 01:28:03   3757s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.8/0:00:04.4 (1.5), totSession cpu/real = 1:02:38.5/0:24:33.8 (2.6), mem = 5390.8M
[05/07 01:28:03   3757s] 
[05/07 01:28:03   3757s] =============================================================================================
[05/07 01:28:03   3757s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  23.10-p003_1
[05/07 01:28:03   3757s] =============================================================================================
[05/07 01:28:03   3757s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:28:03   3757s] ---------------------------------------------------------------------------------------------
[05/07 01:28:03   3757s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.5
[05/07 01:28:03   3757s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  12.8 % )     0:00:00.6 /  0:00:00.8    1.4
[05/07 01:28:03   3757s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.3 % )     0:00:00.5 /  0:00:01.4    2.8
[05/07 01:28:03   3757s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 01:28:03   3757s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  11.0 % )     0:00:00.5 /  0:00:00.6    1.3
[05/07 01:28:03   3757s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ TransformInit          ]      1   0:00:01.0  (  22.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 01:28:03   3757s] [ OptimizationStep       ]      1   0:00:00.2  (   5.3 % )     0:00:00.3 /  0:00:00.4    1.3
[05/07 01:28:03   3757s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.9
[05/07 01:28:03   3757s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ OptEval                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.7
[05/07 01:28:03   3757s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:03   3757s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:28:03   3757s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 01:28:03   3757s] [ MISC                   ]          0:00:01.3  (  29.0 % )     0:00:01.3 /  0:00:02.3    1.8
[05/07 01:28:03   3757s] ---------------------------------------------------------------------------------------------
[05/07 01:28:03   3757s]  TnsOpt #1 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:06.8    1.5
[05/07 01:28:03   3757s] ---------------------------------------------------------------------------------------------
[05/07 01:28:03   3757s] 
[05/07 01:28:03   3757s] Begin: Collecting metrics
[05/07 01:28:03   3757s] 
	GigaOpt Setup Optimization summary:
[05/07 01:28:03   3757s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:04  |        5783 |
	| end_setup_fixing |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:01  |        5808 |
	 ------------------------------------------------------------------------------------------------------- 
[05/07 01:28:03   3757s] 
[05/07 01:28:03   3757s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:05  |        5808 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:28:03   3757s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4011.6M, current mem=3959.0M)

[05/07 01:28:03   3757s] End: Collecting metrics
[05/07 01:28:03   3757s] End: GigaOpt Optimization in TNS mode
[05/07 01:28:03   3758s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -postCTS
[05/07 01:28:03   3758s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:28:04   3758s] *info: 7 skip_routing nets excluded.
[05/07 01:28:04   3758s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:28:04   3758s] *info: Marking 98 level shifter instances dont touch
[05/07 01:28:04   3758s] *info: Marking 0 isolation instances dont touch
[05/07 01:28:04   3758s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:28:04   3758s] ### Creating LA Mngr. totSessionCpu=1:02:39 mem=5390.8M
[05/07 01:28:04   3758s] ### Creating LA Mngr, finished. totSessionCpu=1:02:39 mem=5390.8M
[05/07 01:28:04   3758s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/07 01:28:04   3758s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5780.6M, EPOCH TIME: 1746606484.268047
[05/07 01:28:04   3758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:04   3758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:04   3758s] 
[05/07 01:28:04   3758s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:04   3758s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:04   3758s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.152, MEM:5780.6M, EPOCH TIME: 1746606484.419795
[05/07 01:28:04   3758s] 
[05/07 01:28:04   3758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:28:04   3758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:04   3758s] [oiPhyDebug] optDemand 378396290728.00, spDemand 146134579008.00.
[05/07 01:28:04   3758s] [LDM::Info] TotalInstCnt at InitDesignMc1: 40492
[05/07 01:28:04   3758s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:28:04   3758s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:02:40 mem=5780.6M
[05/07 01:28:04   3758s] OPERPROF: Starting DPlace-Init at level 1, MEM:5780.6M, EPOCH TIME: 1746606484.491921
[05/07 01:28:04   3758s] Processing tracks to init pin-track alignment.
[05/07 01:28:04   3758s] z: 2, totalTracks: 1
[05/07 01:28:04   3758s] z: 4, totalTracks: 1
[05/07 01:28:04   3758s] z: 6, totalTracks: 1
[05/07 01:28:04   3758s] z: 8, totalTracks: 1
[05/07 01:28:04   3758s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:28:04   3758s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:28:04   3758s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5780.6M, EPOCH TIME: 1746606484.557439
[05/07 01:28:04   3758s] Info: 97 insts are soft-fixed.
[05/07 01:28:04   3758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:04   3758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:04   3758s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:28:04   3758s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:28:04   3758s] 
[05/07 01:28:04   3758s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:04   3758s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:04   3758s] 
[05/07 01:28:04   3758s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:28:04   3758s] Info: 97 insts are soft-fixed.
[05/07 01:28:04   3758s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.155, MEM:5780.6M, EPOCH TIME: 1746606484.712283
[05/07 01:28:04   3758s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5780.6M, EPOCH TIME: 1746606484.712523
[05/07 01:28:04   3758s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5780.6M, EPOCH TIME: 1746606484.713103
[05/07 01:28:04   3758s] 
[05/07 01:28:04   3758s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5780.6MB).
[05/07 01:28:04   3758s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.256, MEM:5780.6M, EPOCH TIME: 1746606484.748375
[05/07 01:28:04   3759s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:28:05   3759s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 40492
[05/07 01:28:05   3759s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:02:41 mem=5780.9M
[05/07 01:28:05   3759s] Begin: Area Reclaim Optimization
[05/07 01:28:05   3759s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:40.9/0:24:35.4 (2.5), mem = 5780.9M
[05/07 01:28:05   3759s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.21
[05/07 01:28:05   3759s] 
[05/07 01:28:05   3759s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:28:05   3759s] [LDM::Info] TotalInstCnt at InitDesignMc2: 40492
[05/07 01:28:05   3759s] ### Creating RouteCongInterface, started
[05/07 01:28:05   3760s] 
[05/07 01:28:05   3760s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/07 01:28:05   3760s] 
[05/07 01:28:05   3760s] #optDebug: {0, 1.000}
[05/07 01:28:05   3760s] ### Creating RouteCongInterface, finished
[05/07 01:28:05   3760s] {MG  {9 0 19.6 1.78572} }
[05/07 01:28:05   3760s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5780.9M, EPOCH TIME: 1746606485.566078
[05/07 01:28:05   3760s] Found 1 hard placement blockage before merging.
[05/07 01:28:05   3760s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:28:05   3760s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:28:05   3760s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:28:05   3760s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:28:05   3760s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:5780.9M, EPOCH TIME: 1746606485.567671
[05/07 01:28:05   3760s] Reclaim Optimization WNS Slack -0.336  TNS Slack -0.336 Density 42.82
[05/07 01:28:05   3760s] +---------+---------+--------+--------+------------+--------+
[05/07 01:28:05   3760s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 01:28:05   3760s] +---------+---------+--------+--------+------------+--------+
[05/07 01:28:05   3760s] |   42.82%|        -|  -0.336|  -0.336|   0:00:00.0| 5780.9M|
[05/07 01:28:05   3760s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:28:32   3882s] |   42.11%|     1096|  -0.336|  -0.336|   0:00:27.0| 6337.3M|
[05/07 01:28:32   3882s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:28:32   3882s] +---------+---------+--------+--------+------------+--------+
[05/07 01:28:32   3882s] Reclaim Optimization End WNS Slack -0.336  TNS Slack -0.336 Density 42.11
[05/07 01:28:32   3882s] 
[05/07 01:28:32   3882s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/07 01:28:32   3882s] --------------------------------------------------------------
[05/07 01:28:32   3882s] |                                   | Total     | Sequential |
[05/07 01:28:32   3882s] --------------------------------------------------------------
[05/07 01:28:32   3882s] | Num insts resized                 |       0  |       0    |
[05/07 01:28:32   3882s] | Num insts undone                  |       0  |       0    |
[05/07 01:28:32   3882s] | Num insts Downsized               |       0  |       0    |
[05/07 01:28:32   3882s] | Num insts Samesized               |       0  |       0    |
[05/07 01:28:32   3882s] | Num insts Upsized                 |       0  |       0    |
[05/07 01:28:32   3882s] | Num multiple commits+uncommits    |       0  |       -    |
[05/07 01:28:32   3882s] --------------------------------------------------------------
[05/07 01:28:32   3882s] Bottom Preferred Layer:
[05/07 01:28:32   3882s] +-----------+------------+------------+----------+
[05/07 01:28:32   3882s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:28:32   3882s] +-----------+------------+------------+----------+
[05/07 01:28:32   3882s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:28:32   3882s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:28:32   3882s] +-----------+------------+------------+----------+
[05/07 01:28:32   3882s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:28:32   3882s] +-----------+------------+------------+----------+
[05/07 01:28:32   3882s] Via Pillar Rule:
[05/07 01:28:32   3882s]     None
[05/07 01:28:32   3882s] Finished writing unified metrics of routing constraints.
[05/07 01:28:32   3882s] 
[05/07 01:28:32   3882s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/07 01:28:32   3882s] End: Core Area Reclaim Optimization (cpu = 0:02:02) (real = 0:00:27.0) **
[05/07 01:28:32   3882s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:28:32   3882s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 39081
[05/07 01:28:32   3882s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.21
[05/07 01:28:32   3882s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:02:02.5/0:00:27.9 (4.4), totSession cpu/real = 1:04:43.4/0:25:03.2 (2.6), mem = 6337.4M
[05/07 01:28:32   3882s] 
[05/07 01:28:32   3882s] =============================================================================================
[05/07 01:28:32   3882s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 23.10-p003_1
[05/07 01:28:32   3882s] =============================================================================================
[05/07 01:28:32   3882s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:28:32   3882s] ---------------------------------------------------------------------------------------------
[05/07 01:28:32   3882s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.6
[05/07 01:28:32   3882s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:32   3882s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:28:32   3882s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.6    1.4
[05/07 01:28:32   3882s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:32   3882s] [ OptimizationStep       ]      1   0:00:00.6  (   2.0 % )     0:00:27.0 /  0:02:01.3    4.5
[05/07 01:28:32   3882s] [ OptSingleIteration     ]      1   0:00:00.2  (   0.8 % )     0:00:26.5 /  0:02:00.8    4.6
[05/07 01:28:32   3882s] [ OptGetWeight           ]     75   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[05/07 01:28:32   3882s] [ OptEval                ]     75   0:00:11.9  (  42.7 % )     0:00:11.9 /  0:01:20.5    6.8
[05/07 01:28:32   3882s] [ OptCommit              ]     75   0:00:03.6  (  13.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/07 01:28:32   3882s] [ PostCommitDelayUpdate  ]     75   0:00:01.4  (   4.9 % )     0:00:06.1 /  0:00:23.8    3.9
[05/07 01:28:32   3882s] [ IncrDelayCalc          ]    199   0:00:04.7  (  16.9 % )     0:00:04.7 /  0:00:22.2    4.7
[05/07 01:28:32   3882s] [ IncrTimingUpdate       ]     32   0:00:04.6  (  16.6 % )     0:00:04.6 /  0:00:12.7    2.7
[05/07 01:28:32   3882s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.5
[05/07 01:28:32   3882s] ---------------------------------------------------------------------------------------------
[05/07 01:28:32   3882s]  AreaOpt #2 TOTAL                   0:00:27.9  ( 100.0 % )     0:00:27.9 /  0:02:02.5    4.4
[05/07 01:28:32   3882s] ---------------------------------------------------------------------------------------------
[05/07 01:28:32   3882s] 
[05/07 01:28:32   3882s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 39081
[05/07 01:28:32   3882s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6209.3M, EPOCH TIME: 1746606512.892047
[05/07 01:28:32   3882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43128).
[05/07 01:28:32   3882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:33   3882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:33   3882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:33   3882s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.570, REAL:0.207, MEM:5481.0M, EPOCH TIME: 1746606513.098918
[05/07 01:28:33   3882s] End: Area Reclaim Optimization (cpu=0:02:03, real=0:00:28, mem=5481.04M, totSessionCpu=1:04:44).
[05/07 01:28:33   3882s] Begin: Collecting metrics
[05/07 01:28:33   3883s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 | 0:00:30  |        5481 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:28:33   3883s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4539.7M, current mem=4054.8M)

[05/07 01:28:33   3883s] End: Collecting metrics
[05/07 01:28:33   3883s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[05/07 01:28:33   3883s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:28:33   3883s] *info: 7 skip_routing nets excluded.
[05/07 01:28:33   3883s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:28:33   3883s] *info: Marking 98 level shifter instances dont touch
[05/07 01:28:33   3883s] *info: Marking 0 isolation instances dont touch
[05/07 01:28:33   3883s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:28:33   3883s] ### Creating LA Mngr. totSessionCpu=1:04:45 mem=5481.0M
[05/07 01:28:33   3883s] ### Creating LA Mngr, finished. totSessionCpu=1:04:45 mem=5481.0M
[05/07 01:28:33   3883s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5870.8M, EPOCH TIME: 1746606513.858253
[05/07 01:28:33   3883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:33   3883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:33   3883s] 
[05/07 01:28:33   3883s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:33   3883s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:33   3883s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.130, REAL:0.097, MEM:5870.8M, EPOCH TIME: 1746606513.955406
[05/07 01:28:33   3883s] 
[05/07 01:28:33   3883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:28:33   3883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:34   3883s] [oiPhyDebug] optDemand 375970486248.00, spDemand 143708774528.00.
[05/07 01:28:34   3883s] [LDM::Info] TotalInstCnt at InitDesignMc1: 39081
[05/07 01:28:34   3883s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:28:34   3883s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:04:45 mem=5870.8M
[05/07 01:28:34   3883s] OPERPROF: Starting DPlace-Init at level 1, MEM:5870.8M, EPOCH TIME: 1746606514.004908
[05/07 01:28:34   3883s] Processing tracks to init pin-track alignment.
[05/07 01:28:34   3883s] z: 2, totalTracks: 1
[05/07 01:28:34   3883s] z: 4, totalTracks: 1
[05/07 01:28:34   3883s] z: 6, totalTracks: 1
[05/07 01:28:34   3883s] z: 8, totalTracks: 1
[05/07 01:28:34   3883s] #spOpts: N=28 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:28:34   3883s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:28:34   3883s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5870.8M, EPOCH TIME: 1746606514.047294
[05/07 01:28:34   3883s] Info: 97 insts are soft-fixed.
[05/07 01:28:34   3883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:34   3883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:34   3884s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:28:34   3884s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:28:34   3884s] 
[05/07 01:28:34   3884s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:34   3884s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:34   3884s] 
[05/07 01:28:34   3884s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:28:34   3884s] Info: 97 insts are soft-fixed.
[05/07 01:28:34   3884s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.110, REAL:0.091, MEM:5870.8M, EPOCH TIME: 1746606514.137964
[05/07 01:28:34   3884s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5870.8M, EPOCH TIME: 1746606514.138158
[05/07 01:28:34   3884s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5870.8M, EPOCH TIME: 1746606514.138618
[05/07 01:28:34   3884s] 
[05/07 01:28:34   3884s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5870.8MB).
[05/07 01:28:34   3884s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.164, MEM:5870.8M, EPOCH TIME: 1746606514.168698
[05/07 01:28:34   3884s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:28:34   3885s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 39081
[05/07 01:28:34   3885s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:04:46 mem=5871.1M
[05/07 01:28:34   3885s] Begin: Area Reclaim Optimization
[05/07 01:28:34   3885s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:46.0/0:25:04.8 (2.6), mem = 5871.1M
[05/07 01:28:34   3885s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.22
[05/07 01:28:34   3885s] 
[05/07 01:28:34   3885s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:28:34   3885s] [LDM::Info] TotalInstCnt at InitDesignMc2: 39081
[05/07 01:28:34   3885s] ### Creating RouteCongInterface, started
[05/07 01:28:34   3885s] 
[05/07 01:28:34   3885s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:28:34   3885s] 
[05/07 01:28:34   3885s] #optDebug: {0, 1.000}
[05/07 01:28:34   3885s] ### Creating RouteCongInterface, finished
[05/07 01:28:34   3885s] {MG  {9 0 19.6 1.78572} }
[05/07 01:28:34   3885s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5871.1M, EPOCH TIME: 1746606514.930467
[05/07 01:28:34   3885s] Found 1 hard placement blockage before merging.
[05/07 01:28:34   3885s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:28:34   3885s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:28:34   3885s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:28:34   3885s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:28:34   3885s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:5871.1M, EPOCH TIME: 1746606514.931831
[05/07 01:28:35   3885s] Reclaim Optimization WNS Slack -0.336  TNS Slack -0.336 Density 42.11
[05/07 01:28:35   3885s] +---------+---------+--------+--------+------------+--------+
[05/07 01:28:35   3885s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 01:28:35   3885s] +---------+---------+--------+--------+------------+--------+
[05/07 01:28:35   3885s] |   42.11%|        -|  -0.336|  -0.336|   0:00:00.0| 5871.0M|
[05/07 01:28:36   3890s] |   42.11%|        2|  -0.336|  -0.336|   0:00:01.0| 6041.8M|
[05/07 01:28:36   3890s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:28:36   3891s] |   42.11%|        0|  -0.336|  -0.336|   0:00:00.0| 6041.8M|
[05/07 01:28:37   3895s] |   42.10%|        8|  -0.336|  -0.336|   0:00:01.0| 6059.9M|
[05/07 01:28:39   3901s] |   42.10%|       30|  -0.336|  -0.336|   0:00:02.0| 6059.9M|
[05/07 01:28:39   3902s] |   42.10%|        0|  -0.336|  -0.336|   0:00:00.0| 6059.9M|
[05/07 01:28:39   3902s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/07 01:28:39   3902s] #optDebug: RTR_SNLTF <10.0000 1.6720> <16.7200> 
[05/07 01:28:40   3902s] |   42.10%|        0|  -0.336|  -0.336|   0:00:01.0| 6059.9M|
[05/07 01:28:40   3902s] +---------+---------+--------+--------+------------+--------+
[05/07 01:28:40   3902s] Reclaim Optimization End WNS Slack -0.336  TNS Slack -0.336 Density 42.10
[05/07 01:28:40   3902s] 
[05/07 01:28:40   3902s] ** Summary: Restruct = 2 Buffer Deletion = 4 Declone = 5 Resize = 30 **
[05/07 01:28:40   3902s] --------------------------------------------------------------
[05/07 01:28:40   3902s] |                                   | Total     | Sequential |
[05/07 01:28:40   3902s] --------------------------------------------------------------
[05/07 01:28:40   3902s] | Num insts resized                 |      30  |       0    |
[05/07 01:28:40   3902s] | Num insts undone                  |       0  |       0    |
[05/07 01:28:40   3902s] | Num insts Downsized               |      30  |       0    |
[05/07 01:28:40   3902s] | Num insts Samesized               |       0  |       0    |
[05/07 01:28:40   3902s] | Num insts Upsized                 |       0  |       0    |
[05/07 01:28:40   3902s] | Num multiple commits+uncommits    |       0  |       -    |
[05/07 01:28:40   3902s] --------------------------------------------------------------
[05/07 01:28:40   3903s] Bottom Preferred Layer:
[05/07 01:28:40   3903s] +-----------+------------+------------+----------+
[05/07 01:28:40   3903s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:28:40   3903s] +-----------+------------+------------+----------+
[05/07 01:28:40   3903s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:28:40   3903s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:28:40   3903s] +-----------+------------+------------+----------+
[05/07 01:28:40   3903s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:28:40   3903s] +-----------+------------+------------+----------+
[05/07 01:28:40   3903s] Via Pillar Rule:
[05/07 01:28:40   3903s]     None
[05/07 01:28:40   3903s] Finished writing unified metrics of routing constraints.
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] Number of times islegalLocAvaiable called = 138 skipped = 0, called in commitmove = 30, skipped in commitmove = 0
[05/07 01:28:40   3903s] End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:06.0) **
[05/07 01:28:40   3903s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6059.9M, EPOCH TIME: 1746606520.334121
[05/07 01:28:40   3903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43118).
[05/07 01:28:40   3903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:40   3903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:40   3903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:40   3903s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.480, REAL:0.134, MEM:6049.6M, EPOCH TIME: 1746606520.468132
[05/07 01:28:40   3903s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6049.6M, EPOCH TIME: 1746606520.489824
[05/07 01:28:40   3903s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6049.6M, EPOCH TIME: 1746606520.490033
[05/07 01:28:40   3903s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6049.6M, EPOCH TIME: 1746606520.549478
[05/07 01:28:40   3903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:40   3903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:40   3903s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:40   3903s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.140, REAL:0.108, MEM:6049.6M, EPOCH TIME: 1746606520.657672
[05/07 01:28:40   3903s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6049.6M, EPOCH TIME: 1746606520.657886
[05/07 01:28:40   3903s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:6049.6M, EPOCH TIME: 1746606520.658471
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6049.6M, EPOCH TIME: 1746606520.693365
[05/07 01:28:40   3903s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.001, MEM:6049.6M, EPOCH TIME: 1746606520.694851
[05/07 01:28:40   3903s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.205, MEM:6049.6M, EPOCH TIME: 1746606520.695079
[05/07 01:28:40   3903s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.240, REAL:0.205, MEM:6049.6M, EPOCH TIME: 1746606520.695127
[05/07 01:28:40   3903s] TDRefine: refinePlace mode is spiral
[05/07 01:28:40   3903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.16
[05/07 01:28:40   3903s] OPERPROF: Starting Refine-Place at level 1, MEM:6049.6M, EPOCH TIME: 1746606520.698812
[05/07 01:28:40   3903s] *** Starting refinePlace (1:05:05 mem=6049.6M) ***
[05/07 01:28:40   3903s] Total net bbox length = 8.475e+05 (5.086e+05 3.388e+05) (ext = 9.235e+03)
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:40   3903s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:40   3903s] Info: 97 insts are soft-fixed.
[05/07 01:28:40   3903s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s]  === Spiral for Logical I: (movable: 35) ===
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:28:40   3903s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:28:40   3903s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:28:40   3903s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:28:40   3903s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:28:40   3903s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6017.6M, EPOCH TIME: 1746606520.813216
[05/07 01:28:40   3903s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6017.6M, EPOCH TIME: 1746606520.814799
[05/07 01:28:40   3903s] Set min layer with default ( 2 )
[05/07 01:28:40   3903s] Set max layer with default ( 127 )
[05/07 01:28:40   3903s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:28:40   3903s] Min route layer (adjusted) = 2
[05/07 01:28:40   3903s] Max route layer (adjusted) = 10
[05/07 01:28:40   3903s] Set min layer with default ( 2 )
[05/07 01:28:40   3903s] Set max layer with default ( 127 )
[05/07 01:28:40   3903s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:28:40   3903s] Min route layer (adjusted) = 2
[05/07 01:28:40   3903s] Max route layer (adjusted) = 10
[05/07 01:28:40   3903s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6017.6M, EPOCH TIME: 1746606520.828772
[05/07 01:28:40   3903s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.010, REAL:0.001, MEM:6017.6M, EPOCH TIME: 1746606520.830262
[05/07 01:28:40   3903s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6017.6M, EPOCH TIME: 1746606520.830403
[05/07 01:28:40   3903s] Starting refinePlace ...
[05/07 01:28:40   3903s] Set min layer with default ( 2 )
[05/07 01:28:40   3903s] Set max layer with default ( 127 )
[05/07 01:28:40   3903s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:28:40   3903s] Min route layer (adjusted) = 2
[05/07 01:28:40   3903s] Max route layer (adjusted) = 10
[05/07 01:28:40   3903s] One DDP V2 for no tweak run.
[05/07 01:28:40   3903s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:28:40   3903s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:28:40   3903s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s]  === Spiral for Logical I: (movable: 2106) ===
[05/07 01:28:40   3903s] 
[05/07 01:28:40   3903s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:28:41   3904s] 
[05/07 01:28:41   3904s]  === Spiral for Logical I: (movable: 142) ===
[05/07 01:28:41   3904s] 
[05/07 01:28:41   3904s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:28:41   3904s] 
[05/07 01:28:41   3904s]  === Spiral for Logical I: (movable: 36373) ===
[05/07 01:28:41   3904s] 
[05/07 01:28:41   3904s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:28:42   3907s] 
[05/07 01:28:42   3907s]  Info: 0 filler has been deleted!
[05/07 01:28:42   3907s] Move report: legalization moves 1354 insts, mean move: 1.50 um, max move: 8.51 um spiral
[05/07 01:28:42   3907s] 	Max move on inst (I_BLENDER_1/U4110): (710.45, 449.77) --> (710.60, 458.13)
[05/07 01:28:42   3907s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:01.0)
[05/07 01:28:42   3907s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[05/07 01:28:42   3907s] [CPU] RefinePlace/Legalization (cpu=0:00:04.0, real=0:00:02.0, mem=6045.1MB) @(1:05:05 - 1:05:09).
[05/07 01:28:42   3907s] Move report: Detail placement moves 1354 insts, mean move: 1.50 um, max move: 8.51 um 
[05/07 01:28:42   3907s] 	Max move on inst (I_BLENDER_1/U4110): (710.45, 449.77) --> (710.60, 458.13)
[05/07 01:28:42   3907s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:02.0 MEM: 6045.1MB
[05/07 01:28:42   3907s] Statistics of distance of Instance movement in refine placement:
[05/07 01:28:42   3907s]   maximum (X+Y) =         8.51 um
[05/07 01:28:42   3907s]   inst (I_BLENDER_1/U4110) with max move: (710.448, 449.768) -> (710.6, 458.128)
[05/07 01:28:42   3907s]   mean    (X+Y) =         1.50 um
[05/07 01:28:42   3907s] Summary Report:
[05/07 01:28:42   3907s] Instances move: 1354 (out of 38718 movable)
[05/07 01:28:42   3907s] Instances flipped: 0
[05/07 01:28:42   3907s] Mean displacement: 1.50 um
[05/07 01:28:42   3907s] Max displacement: 8.51 um (Instance: I_BLENDER_1/U4110) (710.448, 449.768) -> (710.6, 458.128)
[05/07 01:28:42   3907s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: OR2X1_RVT
[05/07 01:28:42   3907s] 	Violation at original loc: Overlapping with other instance
[05/07 01:28:42   3907s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:28:42   3907s] Total instances moved : 1354
[05/07 01:28:42   3908s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:4.040, REAL:1.637, MEM:6045.1M, EPOCH TIME: 1746606522.467535
[05/07 01:28:42   3908s] Total net bbox length = 8.487e+05 (5.092e+05 3.395e+05) (ext = 9.235e+03)
[05/07 01:28:42   3908s] Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 6045.1MB
[05/07 01:28:42   3908s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:02.0, mem=6045.1MB) @(1:05:05 - 1:05:09).
[05/07 01:28:42   3908s] *** Finished refinePlace (1:05:09 mem=6045.1M) ***
[05/07 01:28:42   3908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.16
[05/07 01:28:42   3908s] OPERPROF: Finished Refine-Place at level 1, CPU:4.220, REAL:1.802, MEM:6045.1M, EPOCH TIME: 1746606522.500909
[05/07 01:28:42   3908s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6045.1M, EPOCH TIME: 1746606522.861251
[05/07 01:28:42   3908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41171).
[05/07 01:28:42   3908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:42   3908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:42   3908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:42   3908s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.470, REAL:0.131, MEM:6028.1M, EPOCH TIME: 1746606522.991937
[05/07 01:28:42   3908s] *** maximum move = 8.51 um ***
[05/07 01:28:43   3908s] *** Finished re-routing un-routed nets (6028.1M) ***
[05/07 01:28:43   3908s] OPERPROF: Starting DPlace-Init at level 1, MEM:6028.1M, EPOCH TIME: 1746606523.082529
[05/07 01:28:43   3909s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6028.1M, EPOCH TIME: 1746606523.148648
[05/07 01:28:43   3909s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:43   3909s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:43   3909s] 
[05/07 01:28:43   3909s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:43   3909s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:43   3909s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.160, MEM:6028.1M, EPOCH TIME: 1746606523.308788
[05/07 01:28:43   3909s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6028.1M, EPOCH TIME: 1746606523.309075
[05/07 01:28:43   3909s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:6028.1M, EPOCH TIME: 1746606523.309774
[05/07 01:28:43   3909s] 
[05/07 01:28:43   3909s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6028.1M, EPOCH TIME: 1746606523.348868
[05/07 01:28:43   3909s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.002, MEM:6028.1M, EPOCH TIME: 1746606523.350522
[05/07 01:28:43   3909s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.268, MEM:6028.1M, EPOCH TIME: 1746606523.350799
[05/07 01:28:43   3909s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:28:43   3910s] 
[05/07 01:28:43   3910s] *** Finish Physical Update (cpu=0:00:07.2 real=0:00:03.0 mem=6028.4M) ***
[05/07 01:28:43   3910s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:28:43   3910s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 39071
[05/07 01:28:43   3910s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.22
[05/07 01:28:43   3910s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:25.2/0:00:09.2 (2.7), totSession cpu/real = 1:05:11.3/0:25:14.0 (2.6), mem = 6028.4M
[05/07 01:28:43   3910s] 
[05/07 01:28:43   3910s] =============================================================================================
[05/07 01:28:43   3910s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 23.10-p003_1
[05/07 01:28:43   3910s] =============================================================================================
[05/07 01:28:43   3910s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:28:43   3910s] ---------------------------------------------------------------------------------------------
[05/07 01:28:43   3910s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.7
[05/07 01:28:43   3910s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:43   3910s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:28:43   3910s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.5    1.4
[05/07 01:28:43   3910s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:28:43   3910s] [ OptimizationStep       ]      1   0:00:01.4  (  14.8 % )     0:00:05.1 /  0:00:17.0    3.3
[05/07 01:28:43   3910s] [ OptSingleIteration     ]      6   0:00:00.4  (   4.5 % )     0:00:03.8 /  0:00:15.6    4.1
[05/07 01:28:43   3910s] [ OptGetWeight           ]    304   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[05/07 01:28:43   3910s] [ OptEval                ]    304   0:00:02.1  (  23.3 % )     0:00:02.1 /  0:00:13.2    6.2
[05/07 01:28:43   3910s] [ OptCommit              ]    304   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 01:28:43   3910s] [ PostCommitDelayUpdate  ]    304   0:00:00.1  (   0.9 % )     0:00:00.8 /  0:00:01.2    1.5
[05/07 01:28:43   3910s] [ IncrDelayCalc          ]     55   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:01.1    1.6
[05/07 01:28:43   3910s] [ RefinePlace            ]      1   0:00:03.2  (  35.0 % )     0:00:03.3 /  0:00:07.2    2.2
[05/07 01:28:43   3910s] [ TimingUpdate           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[05/07 01:28:43   3910s] [ IncrTimingUpdate       ]     17   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:00.7    2.0
[05/07 01:28:43   3910s] [ MISC                   ]          0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.3    1.5
[05/07 01:28:43   3910s] ---------------------------------------------------------------------------------------------
[05/07 01:28:43   3910s]  AreaOpt #3 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:25.2    2.7
[05/07 01:28:43   3910s] ---------------------------------------------------------------------------------------------
[05/07 01:28:43   3910s] 
[05/07 01:28:43   3910s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 39071
[05/07 01:28:43   3910s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5900.3M, EPOCH TIME: 1746606523.640597
[05/07 01:28:43   3910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:28:43   3910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:43   3910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:43   3910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:43   3910s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.460, REAL:0.119, MEM:5444.1M, EPOCH TIME: 1746606523.759649
[05/07 01:28:43   3910s] End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:09, mem=5444.05M, totSessionCpu=1:05:12).
[05/07 01:28:43   3910s] Begin: Collecting metrics
[05/07 01:28:44   3910s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 | 0:00:10  |        5444 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:28:44   3911s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4054.8M, current mem=3970.3M)

[05/07 01:28:44   3911s] End: Collecting metrics
[05/07 01:28:44   3911s] *** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:05:12.1/0:25:14.5 (2.6), mem = 5444.1M
[05/07 01:28:44   3911s] Starting local wire reclaim
[05/07 01:28:44   3911s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5444.1M, EPOCH TIME: 1746606524.197961
[05/07 01:28:44   3911s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5444.1M, EPOCH TIME: 1746606524.198086
[05/07 01:28:44   3911s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5444.1M, EPOCH TIME: 1746606524.198170
[05/07 01:28:44   3911s] Processing tracks to init pin-track alignment.
[05/07 01:28:44   3911s] z: 2, totalTracks: 1
[05/07 01:28:44   3911s] z: 4, totalTracks: 1
[05/07 01:28:44   3911s] z: 6, totalTracks: 1
[05/07 01:28:44   3911s] z: 8, totalTracks: 1
[05/07 01:28:44   3911s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:28:44   3911s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:28:44   3911s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5444.1M, EPOCH TIME: 1746606524.248014
[05/07 01:28:44   3911s] Info: 97 insts are soft-fixed.
[05/07 01:28:44   3911s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:44   3911s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:28:44   3911s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:28:44   3911s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:44   3911s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:28:44   3911s] Info: 97 insts are soft-fixed.
[05/07 01:28:44   3911s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.160, REAL:0.135, MEM:5444.1M, EPOCH TIME: 1746606524.382936
[05/07 01:28:44   3911s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5444.1M, EPOCH TIME: 1746606524.383135
[05/07 01:28:44   3911s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:5444.1M, EPOCH TIME: 1746606524.383758
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5444.1MB).
[05/07 01:28:44   3911s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.218, MEM:5444.1M, EPOCH TIME: 1746606524.416260
[05/07 01:28:44   3911s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.250, REAL:0.218, MEM:5444.1M, EPOCH TIME: 1746606524.416312
[05/07 01:28:44   3911s] TDRefine: refinePlace mode is spiral
[05/07 01:28:44   3911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.17
[05/07 01:28:44   3911s] OPERPROF:   Starting Refine-Place at level 2, MEM:5444.1M, EPOCH TIME: 1746606524.423175
[05/07 01:28:44   3911s] *** Starting refinePlace (1:05:12 mem=5444.1M) ***
[05/07 01:28:44   3911s] Total net bbox length = 8.487e+05 (5.092e+05 3.395e+05) (ext = 9.235e+03)
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:28:44   3911s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:28:44   3911s] Info: 97 insts are soft-fixed.
[05/07 01:28:44   3911s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s]  === Spiral for Logical I: (movable: 35) ===
[05/07 01:28:44   3911s] 
[05/07 01:28:44   3911s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:28:44   3911s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:28:44   3911s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:5412.0M, EPOCH TIME: 1746606524.553082
[05/07 01:28:44   3911s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.010, REAL:0.002, MEM:5412.0M, EPOCH TIME: 1746606524.554633
[05/07 01:28:44   3911s] Set min layer with default ( 2 )
[05/07 01:28:44   3911s] Set max layer with default ( 127 )
[05/07 01:28:44   3911s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:28:44   3911s] Min route layer (adjusted) = 2
[05/07 01:28:44   3911s] Max route layer (adjusted) = 10
[05/07 01:28:44   3911s] Set min layer with default ( 2 )
[05/07 01:28:44   3911s] Set max layer with default ( 127 )
[05/07 01:28:44   3911s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:28:44   3911s] Min route layer (adjusted) = 2
[05/07 01:28:44   3911s] Max route layer (adjusted) = 10
[05/07 01:28:44   3911s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:5412.0M, EPOCH TIME: 1746606524.568455
[05/07 01:28:44   3911s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:5412.0M, EPOCH TIME: 1746606524.569911
[05/07 01:28:44   3911s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5412.0M, EPOCH TIME: 1746606524.570036
[05/07 01:28:44   3911s] Starting refinePlace ...
[05/07 01:28:44   3911s] Set min layer with default ( 2 )
[05/07 01:28:44   3911s] Set max layer with default ( 127 )
[05/07 01:28:44   3911s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:28:44   3911s] Min route layer (adjusted) = 2
[05/07 01:28:44   3911s] Max route layer (adjusted) = 10
[05/07 01:28:44   3911s] One DDP V2 for no tweak run.
[05/07 01:28:44   3911s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5412.0M, EPOCH TIME: 1746606524.598070
[05/07 01:28:44   3911s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:5442.7M, EPOCH TIME: 1746606524.756891
[05/07 01:28:44   3911s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:5442.7M, EPOCH TIME: 1746606524.760900
[05/07 01:28:44   3911s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:5442.7M, EPOCH TIME: 1746606524.761028
[05/07 01:28:44   3911s] MP  (36373): mp bf =1.050. U=0.600.
[05/07 01:28:44   3911s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.030, REAL:0.031, MEM:5442.7M, EPOCH TIME: 1746606524.787910
[05/07 01:28:44   3911s] [Pin padding] pin density ratio 0.45
[05/07 01:28:44   3911s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:5442.7M, EPOCH TIME: 1746606524.795144
[05/07 01:28:44   3911s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:5442.7M, EPOCH TIME: 1746606524.795269
[05/07 01:28:44   3911s] OPERPROF:             Starting InitSKP at level 7, MEM:5442.7M, EPOCH TIME: 1746606524.795820
[05/07 01:28:44   3911s] no activity file in design. spp won't run.
[05/07 01:28:44   3911s] no activity file in design. spp won't run.
[05/07 01:28:47   3916s] *** Finished SKP initialization (cpu=0:00:04.8, real=0:00:03.0)***
[05/07 01:28:47   3916s] OPERPROF:             Finished InitSKP at level 7, CPU:4.760, REAL:2.405, MEM:5579.6M, EPOCH TIME: 1746606527.201205
[05/07 01:28:47   3916s] Wait...
[05/07 01:28:47   3917s] Timing cost in AAE based: 49977.1167784080753336
[05/07 01:28:47   3917s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:5.920, REAL:3.067, MEM:5654.8M, EPOCH TIME: 1746606527.861872
[05/07 01:28:47   3917s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:5.920, REAL:3.074, MEM:5654.8M, EPOCH TIME: 1746606527.869429
[05/07 01:28:47   3917s] SKP cleared!
[05/07 01:28:47   3917s] AAE Timing clean up.
[05/07 01:28:47   3917s] Tweakage: fix icg 1, fix clk 0.
[05/07 01:28:47   3917s] Tweakage: density cost 1, scale 0.4.
[05/07 01:28:47   3917s] Tweakage: activity cost 0, scale 1.0.
[05/07 01:28:47   3917s] Tweakage: timing cost on, scale 1.0.
[05/07 01:28:47   3917s] Tweakage: congestion cost on, scale 1.0.
[05/07 01:28:47   3917s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5678.8M, EPOCH TIME: 1746606527.915200
[05/07 01:28:47   3917s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:5678.8M, EPOCH TIME: 1746606527.989786
[05/07 01:28:49   3919s] Tweakage swap 1218 pairs.
[05/07 01:28:50   3921s] Tweakage swap 1084 pairs.
[05/07 01:28:51   3923s] Tweakage swap 882 pairs.
[05/07 01:28:52   3925s] Tweakage swap 859 pairs.
[05/07 01:28:53   3927s] Tweakage swap 303 pairs.
[05/07 01:28:54   3929s] Tweakage swap 232 pairs.
[05/07 01:28:55   3930s] Tweakage swap 168 pairs.
[05/07 01:28:57   3932s] Tweakage swap 199 pairs.
[05/07 01:28:58   3934s] Tweakage swap 80 pairs.
[05/07 01:28:59   3935s] Tweakage swap 52 pairs.
[05/07 01:29:00   3937s] Tweakage swap 30 pairs.
[05/07 01:29:01   3939s] Tweakage swap 40 pairs.
[05/07 01:29:02   3941s] Tweakage swap 382 pairs.
[05/07 01:29:03   3943s] Tweakage swap 314 pairs.
[05/07 01:29:04   3945s] Tweakage swap 236 pairs.
[05/07 01:29:05   3946s] Tweakage swap 253 pairs.
[05/07 01:29:06   3947s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:06   3947s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:06   3947s] High layer ICDP is OFF.
[05/07 01:29:06   3947s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:06   3947s] Starting Early Global Route supply map. mem = 5696.9M
[05/07 01:29:06   3947s] (I)      Initializing eGR engine (regular)
[05/07 01:29:06   3947s] Set min layer with default ( 2 )
[05/07 01:29:06   3947s] Set max layer with default ( 127 )
[05/07 01:29:06   3947s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:29:06   3947s] Min route layer (adjusted) = 2
[05/07 01:29:06   3947s] Max route layer (adjusted) = 10
[05/07 01:29:06   3947s] (I)      clean place blk overflow:
[05/07 01:29:06   3947s] (I)      H : enabled 1.00 0
[05/07 01:29:06   3947s] (I)      V : enabled 1.00 0
[05/07 01:29:06   3947s] (I)      Initializing eGR engine (regular)
[05/07 01:29:06   3947s] Set min layer with default ( 2 )
[05/07 01:29:06   3947s] Set max layer with default ( 127 )
[05/07 01:29:06   3947s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:29:06   3947s] Min route layer (adjusted) = 2
[05/07 01:29:06   3947s] Max route layer (adjusted) = 10
[05/07 01:29:06   3947s] (I)      clean place blk overflow:
[05/07 01:29:06   3947s] (I)      H : enabled 1.00 0
[05/07 01:29:06   3947s] (I)      V : enabled 1.00 0
[05/07 01:29:06   3947s] (I)      Started Early Global Route kernel ( Curr Mem: 5.33 MB )
[05/07 01:29:06   3947s] (I)      Running eGR Regular flow
[05/07 01:29:06   3947s] (I)      # wire layers (front) : 11
[05/07 01:29:06   3947s] (I)      # wire layers (back)  : 0
[05/07 01:29:06   3947s] (I)      min wire layer : 1
[05/07 01:29:06   3947s] (I)      max wire layer : 10
[05/07 01:29:06   3947s] (I)      # cut layers (front) : 10
[05/07 01:29:06   3947s] (I)      # cut layers (back)  : 0
[05/07 01:29:06   3947s] (I)      min cut layer : 1
[05/07 01:29:06   3947s] (I)      max cut layer : 9
[05/07 01:29:06   3947s] (I)      =================================== Layers ===================================
[05/07 01:29:06   3947s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:29:06   3947s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:29:06   3947s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:29:06   3947s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:29:06   3947s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:29:06   3947s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:29:06   3947s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:29:06   3947s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:29:06   3947s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:29:06   3947s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:29:06   3947s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:29:06   3947s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:29:06   3947s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:29:06   3947s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:29:06   3947s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:29:06   3947s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:29:06   3947s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:29:06   3947s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:29:06   3948s] Finished Early Global Route supply map. mem = 5661.6M
[05/07 01:29:06   3948s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:07   3949s] icdp demand smooth ratio : 0.785943
[05/07 01:29:07   3949s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:07   3951s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:07   3951s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:07   3951s] High layer ICDP is OFF.
[05/07 01:29:07   3951s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:07   3951s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:08   3952s] icdp demand smooth ratio : 0.783383
[05/07 01:29:08   3952s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:09   3954s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:09   3954s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:09   3955s] High layer ICDP is OFF.
[05/07 01:29:09   3955s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:09   3955s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:09   3955s] icdp demand smooth ratio : 0.782223
[05/07 01:29:09   3955s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:10   3957s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:10   3957s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:10   3958s] High layer ICDP is OFF.
[05/07 01:29:10   3958s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:10   3958s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:10   3958s] icdp demand smooth ratio : 0.781567
[05/07 01:29:10   3958s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:12   3962s] Tweakage swap 129 pairs.
[05/07 01:29:12   3963s] Tweakage swap 103 pairs.
[05/07 01:29:14   3965s] Tweakage swap 89 pairs.
[05/07 01:29:14   3966s] Tweakage swap 71 pairs.
[05/07 01:29:15   3967s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:15   3967s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:15   3967s] High layer ICDP is OFF.
[05/07 01:29:15   3967s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:15   3967s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:15   3968s] icdp demand smooth ratio : 0.780842
[05/07 01:29:15   3968s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:16   3970s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:16   3970s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:16   3970s] High layer ICDP is OFF.
[05/07 01:29:16   3970s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:16   3970s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:16   3971s] icdp demand smooth ratio : 0.780674
[05/07 01:29:16   3971s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:17   3972s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:17   3972s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:17   3973s] High layer ICDP is OFF.
[05/07 01:29:17   3973s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:17   3973s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:17   3974s] icdp demand smooth ratio : 0.780549
[05/07 01:29:17   3974s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:17   3975s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:17   3975s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:18   3975s] High layer ICDP is OFF.
[05/07 01:29:18   3975s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:18   3976s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:18   3976s] icdp demand smooth ratio : 0.780476
[05/07 01:29:18   3976s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:19   3979s] Tweakage swap 36 pairs.
[05/07 01:29:20   3981s] Tweakage swap 32 pairs.
[05/07 01:29:21   3982s] Tweakage swap 14 pairs.
[05/07 01:29:22   3984s] Tweakage swap 9 pairs.
[05/07 01:29:22   3984s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:22   3985s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:23   3985s] High layer ICDP is OFF.
[05/07 01:29:23   3985s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:23   3985s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:23   3986s] icdp demand smooth ratio : 0.780368
[05/07 01:29:23   3986s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:23   3987s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:23   3988s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:24   3988s] High layer ICDP is OFF.
[05/07 01:29:24   3988s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:24   3988s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:24   3989s] icdp demand smooth ratio : 0.780327
[05/07 01:29:24   3989s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:24   3990s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:24   3990s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:25   3991s] High layer ICDP is OFF.
[05/07 01:29:25   3991s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:25   3991s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:25   3992s] icdp demand smooth ratio : 0.780299
[05/07 01:29:25   3992s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:25   3993s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:25   3993s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:25   3994s] High layer ICDP is OFF.
[05/07 01:29:25   3994s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:25   3994s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:26   3994s] icdp demand smooth ratio : 0.780279
[05/07 01:29:26   3995s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:26   3996s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:78.190, REAL:38.654, MEM:5677.5M, EPOCH TIME: 1746606566.643862
[05/07 01:29:26   3996s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:5677.5M, EPOCH TIME: 1746606566.686588
[05/07 01:29:26   3996s] Tweakage swap 151 pairs.
[05/07 01:29:26   3996s] Tweakage swap 83 pairs.
[05/07 01:29:27   3996s] Tweakage swap 18 pairs.
[05/07 01:29:27   3996s] Tweakage swap 21 pairs.
[05/07 01:29:27   3996s] Tweakage swap 5 pairs.
[05/07 01:29:27   3996s] Tweakage swap 1 pairs.
[05/07 01:29:27   3997s] Tweakage swap 1 pairs.
[05/07 01:29:27   3997s] Tweakage swap 0 pairs.
[05/07 01:29:27   3997s] Tweakage swap 0 pairs.
[05/07 01:29:27   3997s] Tweakage swap 0 pairs.
[05/07 01:29:28   3997s] Tweakage swap 0 pairs.
[05/07 01:29:28   3997s] Tweakage swap 0 pairs.
[05/07 01:29:28   3998s] Tweakage swap 55 pairs.
[05/07 01:29:28   3998s] Tweakage swap 33 pairs.
[05/07 01:29:28   3998s] Tweakage swap 5 pairs.
[05/07 01:29:28   3998s] Tweakage swap 6 pairs.
[05/07 01:29:28   3999s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:28   3999s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:29   3999s] High layer ICDP is OFF.
[05/07 01:29:29   3999s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:29   3999s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:29   4000s] icdp demand smooth ratio : 0.780191
[05/07 01:29:29   4000s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:29   4000s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:29   4001s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:29   4001s] High layer ICDP is OFF.
[05/07 01:29:29   4001s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:29   4001s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:29   4002s] icdp demand smooth ratio : 0.780033
[05/07 01:29:29   4002s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:29   4002s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:29   4002s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:29   4003s] High layer ICDP is OFF.
[05/07 01:29:29   4003s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:29   4003s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:30   4003s] icdp demand smooth ratio : 0.779986
[05/07 01:29:30   4004s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:30   4004s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:30   4004s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:30   4004s] High layer ICDP is OFF.
[05/07 01:29:30   4004s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:30   4005s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:30   4005s] icdp demand smooth ratio : 0.779977
[05/07 01:29:30   4005s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:30   4006s] Tweakage swap 15 pairs.
[05/07 01:29:30   4006s] Tweakage swap 13 pairs.
[05/07 01:29:30   4006s] Tweakage swap 1 pairs.
[05/07 01:29:31   4006s] Tweakage swap 2 pairs.
[05/07 01:29:31   4007s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:31   4007s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:31   4007s] High layer ICDP is OFF.
[05/07 01:29:31   4007s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:31   4007s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:31   4008s] icdp demand smooth ratio : 0.779951
[05/07 01:29:31   4008s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:31   4009s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:31   4009s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:31   4009s] High layer ICDP is OFF.
[05/07 01:29:31   4009s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:31   4009s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:31   4010s] icdp demand smooth ratio : 0.779929
[05/07 01:29:31   4010s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:31   4010s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:32   4011s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:32   4011s] High layer ICDP is OFF.
[05/07 01:29:32   4011s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:32   4011s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:32   4012s] icdp demand smooth ratio : 0.779922
[05/07 01:29:32   4012s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:32   4012s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:32   4012s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:32   4013s] High layer ICDP is OFF.
[05/07 01:29:32   4013s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:32   4013s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:32   4013s] icdp demand smooth ratio : 0.779926
[05/07 01:29:32   4013s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:32   4014s] Tweakage swap 5 pairs.
[05/07 01:29:32   4014s] Tweakage swap 1 pairs.
[05/07 01:29:33   4014s] Tweakage swap 1 pairs.
[05/07 01:29:33   4014s] Tweakage swap 0 pairs.
[05/07 01:29:33   4015s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:33   4015s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:33   4015s] High layer ICDP is OFF.
[05/07 01:29:33   4015s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:33   4015s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:33   4016s] icdp demand smooth ratio : 0.779921
[05/07 01:29:33   4016s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:33   4017s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:33   4017s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:33   4017s] High layer ICDP is OFF.
[05/07 01:29:33   4017s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:33   4017s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:33   4018s] icdp demand smooth ratio : 0.779910
[05/07 01:29:33   4018s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:34   4019s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:34   4019s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:34   4019s] High layer ICDP is OFF.
[05/07 01:29:34   4019s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:34   4019s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:34   4020s] icdp demand smooth ratio : 0.779909
[05/07 01:29:34   4020s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:34   4020s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/07 01:29:34   4020s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/07 01:29:34   4021s] High layer ICDP is OFF.
[05/07 01:29:34   4021s] icdpInitRowCol for ORCA_TOP: nrRow 88 -> 88, nrCol 146 -> 146
[05/07 01:29:34   4021s] icdp deduct supply (H , V) = 20 , 20
[05/07 01:29:34   4022s] icdp demand smooth ratio : 0.779906
[05/07 01:29:34   4022s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/07 01:29:34   4022s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:26.080, REAL:8.109, MEM:5677.5M, EPOCH TIME: 1746606574.795681
[05/07 01:29:34   4022s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:104.380, REAL:46.882, MEM:5677.5M, EPOCH TIME: 1746606574.796726
[05/07 01:29:34   4022s] Call icdpEval cleanup ...
[05/07 01:29:34   4022s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:110.630, REAL:50.230, MEM:5549.5M, EPOCH TIME: 1746606574.828481
[05/07 01:29:34   4022s] Move report: Congestion aware Tweak moves 17387 insts, mean move: 2.56 um, max move: 33.44 um 
[05/07 01:29:34   4022s] 	Max move on inst (FE_OFC6841_scan_enable): (788.58, 384.56) --> (785.23, 414.66)
[05/07 01:29:34   4022s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:51, real=0:00:50.0, mem=5549.5mb) @(1:05:13 - 1:07:03).
[05/07 01:29:34   4022s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:29:34   4022s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:29:34   4022s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:29:34   4022s] 
[05/07 01:29:34   4022s]  === Spiral for Logical I: (movable: 2106) ===
[05/07 01:29:34   4022s] 
[05/07 01:29:34   4022s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:29:35   4022s] 
[05/07 01:29:35   4022s]  === Spiral for Logical I: (movable: 142) ===
[05/07 01:29:35   4022s] 
[05/07 01:29:35   4022s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:29:35   4022s] 
[05/07 01:29:35   4022s]  === Spiral for Logical I: (movable: 36373) ===
[05/07 01:29:35   4022s] 
[05/07 01:29:35   4022s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:29:37   4028s] 
[05/07 01:29:37   4028s]  Info: 0 filler has been deleted!
[05/07 01:29:37   4028s] Move report: legalization moves 30 insts, mean move: 0.22 um, max move: 1.52 um spiral
[05/07 01:29:37   4028s] 	Max move on inst (I_RISC_CORE/FE_OFC2982_n353_1): (409.79, 178.90) --> (408.27, 178.90)
[05/07 01:29:37   4028s] [CPU] RefinePlace/Spiral (cpu=0:00:03.5, real=0:00:01.0)
[05/07 01:29:37   4028s] [CPU] RefinePlace/Commit (cpu=0:00:02.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:29:37   4028s] [CPU] RefinePlace/Legalization (cpu=0:00:06.6, real=0:00:03.0, mem=5517.5MB) @(1:07:03 - 1:07:10).
[05/07 01:29:37   4028s] Move report: Detail placement moves 17382 insts, mean move: 2.56 um, max move: 33.44 um 
[05/07 01:29:37   4028s] 	Max move on inst (FE_OFC6841_scan_enable): (788.58, 384.56) --> (785.23, 414.66)
[05/07 01:29:37   4028s] 	Runtime: CPU: 0:01:57 REAL: 0:00:53.0 MEM: 5517.5MB
[05/07 01:29:37   4028s] Statistics of distance of Instance movement in refine placement:
[05/07 01:29:37   4028s]   maximum (X+Y) =        33.44 um
[05/07 01:29:37   4028s]   inst (FE_OFC6841_scan_enable) with max move: (788.576, 384.56) -> (785.232, 414.656)
[05/07 01:29:37   4028s]   mean    (X+Y) =         2.56 um
[05/07 01:29:37   4028s] Total instances flipped for legalization: 49
[05/07 01:29:37   4028s] Summary Report:
[05/07 01:29:37   4028s] Instances move: 17382 (out of 38718 movable)
[05/07 01:29:37   4028s] Instances flipped: 49
[05/07 01:29:37   4028s] Mean displacement: 2.56 um
[05/07 01:29:37   4028s] Max displacement: 33.44 um (Instance: FE_OFC6841_scan_enable) (788.576, 384.56) -> (785.232, 414.656)
[05/07 01:29:37   4028s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
[05/07 01:29:37   4028s] 	Violation at original loc: Overlapping with other instance
[05/07 01:29:37   4028s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:29:37   4028s] Total instances moved : 17382
[05/07 01:29:37   4028s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:117.360, REAL:52.502, MEM:5517.5M, EPOCH TIME: 1746606577.072005
[05/07 01:29:37   4028s] Total net bbox length = 8.358e+05 (5.017e+05 3.341e+05) (ext = 9.212e+03)
[05/07 01:29:37   4028s] Runtime: CPU: 0:01:58 REAL: 0:00:53.0 MEM: 5517.5MB
[05/07 01:29:37   4028s] [CPU] RefinePlace/total (cpu=0:01:58, real=0:00:53.0, mem=5517.5MB) @(1:05:12 - 1:07:10).
[05/07 01:29:37   4028s] *** Finished refinePlace (1:07:10 mem=5517.5M) ***
[05/07 01:29:37   4028s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.17
[05/07 01:29:37   4028s] OPERPROF:   Finished Refine-Place at level 2, CPU:117.540, REAL:52.682, MEM:5517.5M, EPOCH TIME: 1746606577.105025
[05/07 01:29:37   4028s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5517.5M, EPOCH TIME: 1746606577.105137
[05/07 01:29:37   4028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41171).
[05/07 01:29:37   4028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:37   4029s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:37   4029s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:37   4029s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.530, REAL:0.152, MEM:5446.5M, EPOCH TIME: 1746606577.257399
[05/07 01:29:37   4029s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:118.330, REAL:53.060, MEM:5446.5M, EPOCH TIME: 1746606577.257636
[05/07 01:29:37   4029s] *** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:01:58.3/0:00:53.1 (2.2), totSession cpu/real = 1:07:10.5/0:26:07.6 (2.6), mem = 5446.5M
[05/07 01:29:37   4029s] 
[05/07 01:29:37   4029s] =============================================================================================
[05/07 01:29:37   4029s]  Step TAT Report : LocalWireReclaim #1 / ccopt_design #1                        23.10-p003_1
[05/07 01:29:37   4029s] =============================================================================================
[05/07 01:29:37   4029s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:29:37   4029s] ---------------------------------------------------------------------------------------------
[05/07 01:29:37   4029s] [ RefinePlace            ]      1   0:00:52.7  (  99.2 % )     0:00:52.7 /  0:01:57.5    2.2
[05/07 01:29:37   4029s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.1
[05/07 01:29:37   4029s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:29:37   4029s] [ MISC                   ]          0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.6    3.1
[05/07 01:29:37   4029s] ---------------------------------------------------------------------------------------------
[05/07 01:29:37   4029s]  LocalWireReclaim #1 TOTAL          0:00:53.1  ( 100.0 % )     0:00:53.1 /  0:01:58.3    2.2
[05/07 01:29:37   4029s] ---------------------------------------------------------------------------------------------
[05/07 01:29:37   4029s] 
[05/07 01:29:37   4029s] Begin: Collecting metrics
[05/07 01:29:37   4029s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:53  |        5446 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:29:37   4029s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4162.5M, current mem=3967.8M)

[05/07 01:29:37   4029s] End: Collecting metrics
[05/07 01:29:38   4030s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:29:38   4030s] #################################################################################
[05/07 01:29:38   4030s] # Design Stage: PreRoute
[05/07 01:29:38   4030s] # Design Name: ORCA_TOP
[05/07 01:29:38   4030s] # Design Mode: 28nm
[05/07 01:29:38   4030s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:29:38   4030s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:29:38   4030s] # Signoff Settings: SI Off 
[05/07 01:29:38   4030s] #################################################################################
[05/07 01:29:39   4034s] Topological Sorting (REAL = 0:00:00.0, MEM = 5290.9M, InitMEM = 5290.9M)
[05/07 01:29:40   4038s] Calculate delays in BcWc mode...
[05/07 01:29:40   4038s] Calculate delays in BcWc mode...
[05/07 01:29:40   4038s] Start delay calculation (fullDC) (8 T). (MEM=3929.5)
[05/07 01:29:40   4038s] End AAE Lib Interpolated Model. (MEM=5302.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:29:42   4053s] Total number of fetched objects 48156
[05/07 01:29:42   4053s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[05/07 01:29:42   4053s] End delay calculation. (MEM=3944.78 CPU=0:00:11.4 REAL=0:00:01.0)
[05/07 01:29:42   4053s] End delay calculation (fullDC). (MEM=3944.78 CPU=0:00:15.7 REAL=0:00:02.0)
[05/07 01:29:42   4053s] *** CDM Built up (cpu=0:00:23.6  real=0:00:04.0  mem= 5707.0M) ***
[05/07 01:29:44   4059s] eGR doReRoute: optGuide
[05/07 01:29:44   4059s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5707.0M, EPOCH TIME: 1746606584.173053
[05/07 01:29:44   4059s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:44   4059s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:44   4059s] Cell ORCA_TOP LLGs are deleted
[05/07 01:29:44   4059s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:44   4059s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:44   4059s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.010, MEM:5247.6M, EPOCH TIME: 1746606584.183546
[05/07 01:29:44   4059s] {MMLU 0 317 41633}
[05/07 01:29:44   4059s] [oiLAM] Zs 10, 11
[05/07 01:29:44   4059s] ### Creating LA Mngr. totSessionCpu=1:07:40 mem=5247.6M
[05/07 01:29:44   4059s] ### Creating LA Mngr, finished. totSessionCpu=1:07:40 mem=5247.6M
[05/07 01:29:44   4059s] Running pre-eGR process
[05/07 01:29:44   4059s] Set min layer with default ( 2 )
[05/07 01:29:44   4059s] Set max layer with default ( 127 )
[05/07 01:29:44   4059s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:29:44   4059s] Min route layer (adjusted) = 2
[05/07 01:29:44   4059s] Max route layer (adjusted) = 10
[05/07 01:29:44   4059s] Set min layer with default ( 2 )
[05/07 01:29:44   4059s] Set max layer with default ( 127 )
[05/07 01:29:44   4059s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:29:44   4059s] Min route layer (adjusted) = 2
[05/07 01:29:44   4059s] Max route layer (adjusted) = 10
[05/07 01:29:44   4059s] (I)      Started Import and model ( Curr Mem: 4.89 MB )
[05/07 01:29:44   4059s] (I)      == Non-default Options ==
[05/07 01:29:44   4059s] (I)      Maximum routing layer                              : 10
[05/07 01:29:44   4059s] (I)      Top routing layer                                  : 10
[05/07 01:29:44   4059s] (I)      Number of threads                                  : 8
[05/07 01:29:44   4059s] (I)      Route tie net to shape                             : auto
[05/07 01:29:44   4059s] (I)      Method to set GCell size                           : row
[05/07 01:29:44   4059s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:29:44   4059s] (I)      Counted 71407 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:29:44   4059s] (I)      ============== Pin Summary ==============
[05/07 01:29:44   4059s] (I)      +-------+--------+---------+------------+
[05/07 01:29:44   4059s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:29:44   4059s] (I)      +-------+--------+---------+------------+
[05/07 01:29:44   4059s] (I)      |     1 | 158317 |  100.00 |        Pin |
[05/07 01:29:44   4059s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:29:44   4059s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:29:44   4059s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:29:44   4059s] (I)      +-------+--------+---------+------------+
[05/07 01:29:44   4059s] (I)      Use row-based GCell size
[05/07 01:29:44   4059s] (I)      Use row-based GCell align
[05/07 01:29:44   4059s] (I)      layer 0 area = 10000
[05/07 01:29:44   4059s] (I)      layer 1 area = 16000
[05/07 01:29:44   4059s] (I)      layer 2 area = 16000
[05/07 01:29:44   4059s] (I)      layer 3 area = 16000
[05/07 01:29:44   4059s] (I)      layer 4 area = 16000
[05/07 01:29:44   4059s] (I)      layer 5 area = 16000
[05/07 01:29:44   4059s] (I)      layer 6 area = 16000
[05/07 01:29:44   4059s] (I)      layer 7 area = 16000
[05/07 01:29:44   4059s] (I)      layer 8 area = 55000
[05/07 01:29:44   4059s] (I)      layer 9 area = 4000000
[05/07 01:29:44   4059s] (I)      GCell unit size   : 1672
[05/07 01:29:44   4059s] (I)      GCell multiplier  : 1
[05/07 01:29:44   4059s] (I)      GCell row height  : 1672
[05/07 01:29:44   4059s] (I)      Actual row height : 1672
[05/07 01:29:44   4059s] (I)      GCell align ref   : 10032 10032
[05/07 01:29:44   4059s] [NR-eGR] Track table information for default rule: 
[05/07 01:29:44   4059s] [NR-eGR] M1 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M2 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M3 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M4 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M5 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M6 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M7 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M8 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] M9 has single uniform track structure
[05/07 01:29:44   4059s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:29:44   4059s] (I)      ============== Default via ===============
[05/07 01:29:44   4059s] (I)      +---+------------------+-----------------+
[05/07 01:29:44   4059s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:29:44   4059s] (I)      +---+------------------+-----------------+
[05/07 01:29:44   4059s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:29:44   4059s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:29:44   4059s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:29:44   4059s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:29:44   4059s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:29:44   4059s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:29:44   4059s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:29:44   4059s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:29:44   4059s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:29:44   4059s] (I)      +---+------------------+-----------------+
[05/07 01:29:44   4059s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:29:44   4059s] [NR-eGR] Read 108201 PG shapes
[05/07 01:29:44   4059s] [NR-eGR] Read 0 clock shapes
[05/07 01:29:44   4059s] [NR-eGR] Read 0 other shapes
[05/07 01:29:44   4059s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:29:44   4059s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:29:44   4059s] [NR-eGR] #PG Blockages       : 108201
[05/07 01:29:44   4059s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:29:44   4059s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:29:44   4059s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:29:44   4059s] [NR-eGR] #Other Blockages    : 0
[05/07 01:29:44   4059s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:29:44   4059s] (I)      Custom ignore net properties:
[05/07 01:29:44   4059s] (I)      1 : NotLegal
[05/07 01:29:44   4059s] (I)      Default ignore net properties:
[05/07 01:29:44   4059s] (I)      1 : Special
[05/07 01:29:44   4059s] (I)      2 : Analog
[05/07 01:29:44   4059s] (I)      3 : Fixed
[05/07 01:29:44   4059s] (I)      4 : Skipped
[05/07 01:29:44   4059s] (I)      5 : MixedSignal
[05/07 01:29:44   4059s] (I)      Prerouted net properties:
[05/07 01:29:44   4059s] (I)      1 : NotLegal
[05/07 01:29:44   4059s] (I)      2 : Special
[05/07 01:29:44   4059s] (I)      3 : Analog
[05/07 01:29:44   4059s] (I)      4 : Fixed
[05/07 01:29:44   4059s] (I)      5 : Skipped
[05/07 01:29:44   4059s] (I)      6 : MixedSignal
[05/07 01:29:44   4059s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:29:44   4059s] [NR-eGR] #prerouted nets         : 305
[05/07 01:29:44   4059s] [NR-eGR] #prerouted special nets : 0
[05/07 01:29:44   4059s] [NR-eGR] #prerouted wires        : 12994
[05/07 01:29:44   4059s] [NR-eGR] Read 41606 nets ( ignored 305 )
[05/07 01:29:44   4059s] (I)        Front-side 41606 ( ignored 305 )
[05/07 01:29:44   4059s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:29:44   4059s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:29:45   4059s] (I)      Reading macro buffers
[05/07 01:29:45   4059s] (I)      Number of macros with buffers: 0
[05/07 01:29:45   4059s] (I)      early_global_route_priority property id does not exist.
[05/07 01:29:45   4059s] (I)      Read Num Blocks=131221  Num Prerouted Wires=12994  Num CS=0
[05/07 01:29:45   4059s] (I)      Layer 1 (V) : #blockages 30179 : #preroutes 5960
[05/07 01:29:45   4059s] (I)      Layer 2 (H) : #blockages 29970 : #preroutes 4721
[05/07 01:29:45   4060s] (I)      Layer 3 (V) : #blockages 21914 : #preroutes 1270
[05/07 01:29:45   4060s] (I)      Layer 4 (H) : #blockages 22619 : #preroutes 584
[05/07 01:29:45   4060s] (I)      Layer 5 (V) : #blockages 15159 : #preroutes 258
[05/07 01:29:45   4060s] (I)      Layer 6 (H) : #blockages 10481 : #preroutes 162
[05/07 01:29:45   4060s] (I)      Layer 7 (V) : #blockages 899 : #preroutes 36
[05/07 01:29:45   4060s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 3
[05/07 01:29:45   4060s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:29:45   4060s] (I)      Number of ignored nets                =    305
[05/07 01:29:45   4060s] (I)      Number of connected nets              =      0
[05/07 01:29:45   4060s] (I)      Number of fixed nets                  =    305.  Ignored: Yes
[05/07 01:29:45   4060s] (I)      Number of clock nets                  =    306.  Ignored: No
[05/07 01:29:45   4060s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:29:45   4060s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:29:45   4060s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:29:45   4060s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:29:45   4060s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:29:45   4060s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/07 01:29:45   4060s] (I)      Ndr track 0 does not exist
[05/07 01:29:45   4060s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:29:45   4060s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:29:45   4060s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:29:45   4060s] (I)      Site width          :   152  (dbu)
[05/07 01:29:45   4060s] (I)      Row height          :  1672  (dbu)
[05/07 01:29:45   4060s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:29:45   4060s] (I)      GCell width         :  1672  (dbu)
[05/07 01:29:45   4060s] (I)      GCell height        :  1672  (dbu)
[05/07 01:29:45   4060s] (I)      Grid                :   588   356    10
[05/07 01:29:45   4060s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:29:45   4060s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:29:45   4060s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:29:45   4060s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:29:45   4060s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:29:45   4060s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:29:45   4060s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:29:45   4060s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:29:45   4060s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:29:45   4060s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:29:45   4060s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:29:45   4060s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:29:45   4060s] (I)      --------------------------------------------------------
[05/07 01:29:45   4060s] 
[05/07 01:29:45   4060s] [NR-eGR] ============ Routing rule table ============
[05/07 01:29:45   4060s] [NR-eGR] Rule id: 0  Nets: 41301
[05/07 01:29:45   4060s] [NR-eGR] ========================================
[05/07 01:29:45   4060s] [NR-eGR] 
[05/07 01:29:45   4060s] (I)      ======== NDR :  =========
[05/07 01:29:45   4060s] (I)      +--------------+--------+
[05/07 01:29:45   4060s] (I)      |           ID |      0 |
[05/07 01:29:45   4060s] (I)      |         Name |        |
[05/07 01:29:45   4060s] (I)      |      Default |    yes |
[05/07 01:29:45   4060s] (I)      |  Clk Special |     no |
[05/07 01:29:45   4060s] (I)      | Hard spacing |     no |
[05/07 01:29:45   4060s] (I)      |    NDR track | (none) |
[05/07 01:29:45   4060s] (I)      |      NDR via | (none) |
[05/07 01:29:45   4060s] (I)      |  Extra space |      0 |
[05/07 01:29:45   4060s] (I)      |      Shields |      0 |
[05/07 01:29:45   4060s] (I)      |   Demand (H) |      1 |
[05/07 01:29:45   4060s] (I)      |   Demand (V) |      1 |
[05/07 01:29:45   4060s] (I)      |        #Nets |  41301 |
[05/07 01:29:45   4060s] (I)      +--------------+--------+
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      ======== NDR :  =========
[05/07 01:29:45   4060s] (I)      +--------------+--------+
[05/07 01:29:45   4060s] (I)      |           ID |      1 |
[05/07 01:29:45   4060s] (I)      |         Name |        |
[05/07 01:29:45   4060s] (I)      |      Default |     no |
[05/07 01:29:45   4060s] (I)      |  Clk Special |     no |
[05/07 01:29:45   4060s] (I)      | Hard spacing |     no |
[05/07 01:29:45   4060s] (I)      |    NDR track | (none) |
[05/07 01:29:45   4060s] (I)      |      NDR via | (none) |
[05/07 01:29:45   4060s] (I)      |  Extra space |      1 |
[05/07 01:29:45   4060s] (I)      |      Shields |      0 |
[05/07 01:29:45   4060s] (I)      |   Demand (H) |      2 |
[05/07 01:29:45   4060s] (I)      |   Demand (V) |      2 |
[05/07 01:29:45   4060s] (I)      |        #Nets |      0 |
[05/07 01:29:45   4060s] (I)      +--------------+--------+
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      ======== NDR :  =========
[05/07 01:29:45   4060s] (I)      +--------------+--------+
[05/07 01:29:45   4060s] (I)      |           ID |      2 |
[05/07 01:29:45   4060s] (I)      |         Name |        |
[05/07 01:29:45   4060s] (I)      |      Default |     no |
[05/07 01:29:45   4060s] (I)      |  Clk Special |     no |
[05/07 01:29:45   4060s] (I)      | Hard spacing |     no |
[05/07 01:29:45   4060s] (I)      |    NDR track | (none) |
[05/07 01:29:45   4060s] (I)      |      NDR via | (none) |
[05/07 01:29:45   4060s] (I)      |  Extra space |      0 |
[05/07 01:29:45   4060s] (I)      |      Shields |      2 |
[05/07 01:29:45   4060s] (I)      |   Demand (H) |      3 |
[05/07 01:29:45   4060s] (I)      |   Demand (V) |      3 |
[05/07 01:29:45   4060s] (I)      |        #Nets |      0 |
[05/07 01:29:45   4060s] (I)      +--------------+--------+
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:29:45   4060s] (I)      +--------------+----------+
[05/07 01:29:45   4060s] (I)      |           ID |        3 |
[05/07 01:29:45   4060s] (I)      |         Name | CTS_RULE |
[05/07 01:29:45   4060s] (I)      |      Default |       no |
[05/07 01:29:45   4060s] (I)      |  Clk Special |       no |
[05/07 01:29:45   4060s] (I)      | Hard spacing |       no |
[05/07 01:29:45   4060s] (I)      |    NDR track |   (none) |
[05/07 01:29:45   4060s] (I)      |      NDR via |   (none) |
[05/07 01:29:45   4060s] (I)      |  Extra space |        0 |
[05/07 01:29:45   4060s] (I)      |      Shields |        0 |
[05/07 01:29:45   4060s] (I)      |   Demand (H) |        3 |
[05/07 01:29:45   4060s] (I)      |   Demand (V) |        3 |
[05/07 01:29:45   4060s] (I)      |        #Nets |        0 |
[05/07 01:29:45   4060s] (I)      +--------------+----------+
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:29:45   4060s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:29:45   4060s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:29:45   4060s] (I)      =============== Blocked Tracks ===============
[05/07 01:29:45   4060s] (I)      +-------+---------+----------+---------------+
[05/07 01:29:45   4060s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:29:45   4060s] (I)      +-------+---------+----------+---------------+
[05/07 01:29:45   4060s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:29:45   4060s] (I)      |     2 | 2300828 |   999360 |        43.43% |
[05/07 01:29:45   4060s] (I)      |     3 | 1148364 |   478882 |        41.70% |
[05/07 01:29:45   4060s] (I)      |     4 | 1150592 |   500402 |        43.49% |
[05/07 01:29:45   4060s] (I)      |     5 |  573888 |   253185 |        44.12% |
[05/07 01:29:45   4060s] (I)      |     6 |  574940 |    24759 |         4.31% |
[05/07 01:29:45   4060s] (I)      |     7 |  286944 |    30487 |        10.62% |
[05/07 01:29:45   4060s] (I)      |     8 |  287292 |    24762 |         8.62% |
[05/07 01:29:45   4060s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:29:45   4060s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:29:45   4060s] (I)      +-------+---------+----------+---------------+
[05/07 01:29:45   4060s] (I)      Finished Import and model ( CPU: 0.59 sec, Real: 0.58 sec, Curr Mem: 4.95 MB )
[05/07 01:29:45   4060s] (I)      Delete wires for 41301 nets (async)
[05/07 01:29:45   4060s] (I)      Reset routing kernel
[05/07 01:29:45   4060s] (I)      Started Global Routing ( Curr Mem: 4.95 MB )
[05/07 01:29:45   4060s] (I)      totalPins=156175  totalGlobalPin=151621 (97.08%)
[05/07 01:29:45   4060s] (I)      ================= Net Group Info =================
[05/07 01:29:45   4060s] (I)      +----+----------------+--------------+-----------+
[05/07 01:29:45   4060s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:29:45   4060s] (I)      +----+----------------+--------------+-----------+
[05/07 01:29:45   4060s] (I)      |  1 |              0 |        M5(5) |     M6(6) |
[05/07 01:29:45   4060s] (I)      |  2 |          41301 |        M2(2) |  MRDL(10) |
[05/07 01:29:45   4060s] (I)      +----+----------------+--------------+-----------+
[05/07 01:29:45   4060s] (I)      total 2D Cap : 4290847 = (1397756 H, 2893091 V)
[05/07 01:29:45   4060s] (I)      total 2D Demand : 36497 = (15280 H, 21217 V)
[05/07 01:29:45   4060s] (I)      #blocked GCells = 0
[05/07 01:29:45   4060s] (I)      #regions = 1
[05/07 01:29:45   4060s] (I)      Adjusted 0 GCells for pin access
[05/07 01:29:45   4060s] [NR-eGR] Layer group 1: route 41301 net(s) in layer range [2, 10]
[05/07 01:29:45   4060s] (I)      
[05/07 01:29:45   4060s] (I)      ============  Phase 1a Route ============
[05/07 01:29:45   4061s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:29:45   4061s] (I)      Usage: 528153 = (311171 H, 216982 V) = (22.26% H, 7.50% V) = (5.203e+05um H, 3.628e+05um V)
[05/07 01:29:45   4061s] (I)      
[05/07 01:29:45   4061s] (I)      ============  Phase 1b Route ============
[05/07 01:29:45   4062s] (I)      Usage: 528384 = (311213 H, 217171 V) = (22.27% H, 7.51% V) = (5.203e+05um H, 3.631e+05um V)
[05/07 01:29:45   4062s] (I)      Overflow of layer group 1: 1.74% H + 0.03% V. EstWL: 8.834580e+05um
[05/07 01:29:45   4062s] (I)      Congestion metric : 3.27%H 0.07%V, 3.34%HV
[05/07 01:29:45   4062s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:29:46   4062s] (I)      
[05/07 01:29:46   4062s] (I)      ============  Phase 1c Route ============
[05/07 01:29:46   4062s] (I)      Level2 Grid: 118 x 72
[05/07 01:29:46   4062s] (I)      Usage: 528649 = (311230 H, 217419 V) = (22.27% H, 7.52% V) = (5.204e+05um H, 3.635e+05um V)
[05/07 01:29:46   4062s] (I)      
[05/07 01:29:46   4062s] (I)      ============  Phase 1d Route ============
[05/07 01:29:46   4063s] (I)      Usage: 530048 = (311276 H, 218772 V) = (22.27% H, 7.56% V) = (5.205e+05um H, 3.658e+05um V)
[05/07 01:29:46   4063s] (I)      
[05/07 01:29:46   4063s] (I)      ============  Phase 1e Route ============
[05/07 01:29:46   4063s] (I)      Usage: 530048 = (311276 H, 218772 V) = (22.27% H, 7.56% V) = (5.205e+05um H, 3.658e+05um V)
[05/07 01:29:46   4063s] [NR-eGR] Early Global Route overflow of layer group 1: 0.48% H + 0.02% V. EstWL: 8.862403e+05um
[05/07 01:29:46   4063s] (I)      
[05/07 01:29:46   4063s] (I)      ============  Phase 1l Route ============
[05/07 01:29:46   4064s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:29:46   4064s] (I)      Layer  2:    1346681    172231       280      905861     1390279    (39.45%) 
[05/07 01:29:46   4064s] (I)      Layer  3:     675404    219392      1896      458188      691158    (39.87%) 
[05/07 01:29:46   4064s] (I)      Layer  4:     662383     87969        47      454872      693198    (39.62%) 
[05/07 01:29:46   4064s] (I)      Layer  5:     324650     82525       423      225712      348961    (39.28%) 
[05/07 01:29:46   4064s] (I)      Layer  6:     553529     27189        50           0      574035    ( 0.00%) 
[05/07 01:29:46   4064s] (I)      Layer  7:     256362     37803      1043       15958      271378    ( 5.55%) 
[05/07 01:29:46   4064s] (I)      Layer  8:     261851      2529         0       23423      263594    ( 8.16%) 
[05/07 01:29:46   4064s] (I)      Layer  9:     143228      3333        28       45199       98469    (31.46%) 
[05/07 01:29:46   4064s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:29:46   4064s] (I)      Total:       4295443    632971      3767     2176438     4355599    (33.32%) 
[05/07 01:29:46   4064s] (I)      
[05/07 01:29:46   4064s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:29:46   4064s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:29:46   4064s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:29:46   4064s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:29:46   4064s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:29:46   4064s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:29:46   4064s] [NR-eGR]      M2 ( 2)       172( 0.14%)        15( 0.01%)   ( 0.15%) 
[05/07 01:29:46   4064s] [NR-eGR]      M3 ( 3)      1414( 1.13%)        69( 0.05%)   ( 1.18%) 
[05/07 01:29:46   4064s] [NR-eGR]      M4 ( 4)        41( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/07 01:29:46   4064s] [NR-eGR]      M5 ( 5)       402( 0.32%)         2( 0.00%)   ( 0.32%) 
[05/07 01:29:46   4064s] [NR-eGR]      M6 ( 6)        33( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/07 01:29:46   4064s] [NR-eGR]      M7 ( 7)       793( 0.40%)        62( 0.03%)   ( 0.43%) 
[05/07 01:29:46   4064s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:29:46   4064s] [NR-eGR]      M9 ( 9)        28( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/07 01:29:46   4064s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:29:46   4064s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:29:46   4064s] [NR-eGR]        Total      2883( 0.22%)       150( 0.01%)   ( 0.23%) 
[05/07 01:29:46   4064s] [NR-eGR] 
[05/07 01:29:46   4064s] (I)      Finished Global Routing ( CPU: 4.84 sec, Real: 1.69 sec, Curr Mem: 4.97 MB )
[05/07 01:29:46   4064s] (I)      Updating congestion map
[05/07 01:29:46   4064s] (I)      total 2D Cap : 4313294 = (1405439 H, 2907855 V)
[05/07 01:29:46   4065s] [NR-eGR] Overflow after Early Global Route 0.43% H + 0.00% V
[05/07 01:29:46   4065s] (I)      Running track assignment and export wires
[05/07 01:29:46   4065s] (I)      ============= Track Assignment ============
[05/07 01:29:46   4065s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.96 MB )
[05/07 01:29:46   4065s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:29:46   4065s] (I)      Run Multi-thread track assignment
[05/07 01:29:47   4067s] (I)      Finished Track Assignment (8T) ( CPU: 2.01 sec, Real: 0.31 sec, Curr Mem: 5.02 MB )
[05/07 01:29:47   4067s] (I)      Started Export ( Curr Mem: 5.02 MB )
[05/07 01:29:47   4068s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:29:47   4068s] [NR-eGR] Total eGR-routed clock nets wire length: 9um, number of vias: 8
[05/07 01:29:47   4068s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:29:48   4068s] [NR-eGR]               Length (um)    Vias 
[05/07 01:29:48   4068s] [NR-eGR] ----------------------------------
[05/07 01:29:48   4068s] [NR-eGR]  M1    (1H)             6  160118 
[05/07 01:29:48   4068s] [NR-eGR]  M2    (2V)        226112  209310 
[05/07 01:29:48   4068s] [NR-eGR]  M3    (3H)        346433   64742 
[05/07 01:29:48   4068s] [NR-eGR]  M4    (4V)        136641   14660 
[05/07 01:29:48   4068s] [NR-eGR]  M5    (5H)        136084    4141 
[05/07 01:29:48   4068s] [NR-eGR]  M6    (6V)         44180    2190 
[05/07 01:29:48   4068s] [NR-eGR]  M7    (7H)         63348     368 
[05/07 01:29:48   4068s] [NR-eGR]  M8    (8V)          4253     109 
[05/07 01:29:48   4068s] [NR-eGR]  M9    (9H)          5611       0 
[05/07 01:29:48   4068s] [NR-eGR]  MRDL  (10V)            0       0 
[05/07 01:29:48   4068s] [NR-eGR] ----------------------------------
[05/07 01:29:48   4068s] [NR-eGR]        Total       962667  455638 
[05/07 01:29:48   4068s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:29:48   4068s] [NR-eGR] Total half perimeter of net bounding box: 835827um
[05/07 01:29:48   4068s] [NR-eGR] Total length: 962667um, number of vias: 455638
[05/07 01:29:48   4068s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:29:48   4068s] (I)      == Layer wire length by net rule ==
[05/07 01:29:48   4068s] (I)                     Default  CTS_RULE 
[05/07 01:29:48   4068s] (I)      ---------------------------------
[05/07 01:29:48   4068s] (I)       M1    (1H)        6um       0um 
[05/07 01:29:48   4068s] (I)       M2    (2V)   226099um      13um 
[05/07 01:29:48   4068s] (I)       M3    (3H)   346432um       1um 
[05/07 01:29:48   4068s] (I)       M4    (4V)   136640um       1um 
[05/07 01:29:48   4068s] (I)       M5    (5H)   136083um       1um 
[05/07 01:29:48   4068s] (I)       M6    (6V)    44173um       7um 
[05/07 01:29:48   4068s] (I)       M7    (7H)    62026um    1321um 
[05/07 01:29:48   4068s] (I)       M8    (8V)     3479um     775um 
[05/07 01:29:48   4068s] (I)       M9    (9H)     5611um       0um 
[05/07 01:29:48   4068s] (I)       MRDL  (10V)       0um       0um 
[05/07 01:29:48   4068s] (I)      ---------------------------------
[05/07 01:29:48   4068s] (I)             Total  960549um    2119um 
[05/07 01:29:48   4068s] (I)      == Layer via count by net rule ==
[05/07 01:29:48   4068s] (I)                    Default  CTS_RULE 
[05/07 01:29:48   4068s] (I)      --------------------------------
[05/07 01:29:48   4068s] (I)       M1    (1H)    160090        28 
[05/07 01:29:48   4068s] (I)       M2    (2V)    209282        28 
[05/07 01:29:48   4068s] (I)       M3    (3H)     64714        28 
[05/07 01:29:48   4068s] (I)       M4    (4V)     14632        28 
[05/07 01:29:48   4068s] (I)       M5    (5H)      4113        28 
[05/07 01:29:48   4068s] (I)       M6    (6V)      2161        29 
[05/07 01:29:48   4068s] (I)       M7    (7H)       330        38 
[05/07 01:29:48   4068s] (I)       M8    (8V)       109         0 
[05/07 01:29:48   4068s] (I)       M9    (9H)         0         0 
[05/07 01:29:48   4068s] (I)       MRDL  (10V)        0         0 
[05/07 01:29:48   4068s] (I)      --------------------------------
[05/07 01:29:48   4068s] (I)             Total   455431       207 
[05/07 01:29:48   4069s] (I)      Finished Export ( CPU: 2.46 sec, Real: 1.42 sec, Curr Mem: 4.88 MB )
[05/07 01:29:48   4069s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:29:48   4069s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.03 sec, Real: 4.11 sec, Curr Mem: 4.87 MB )
[05/07 01:29:48   4069s] [NR-eGR] Finished Early Global Route ( CPU: 10.08 sec, Real: 4.16 sec, Curr Mem: 4.80 MB )
[05/07 01:29:48   4069s] (I)      =========================================== Runtime Summary ===========================================
[05/07 01:29:48   4069s] (I)       Step                                                 %        Start       Finish      Real        CPU 
[05/07 01:29:48   4069s] (I)      -------------------------------------------------------------------------------------------------------
[05/07 01:29:48   4069s] (I)       Early Global Route                             100.00%  1187.45 sec  1191.61 sec  4.16 sec  10.08 sec 
[05/07 01:29:48   4069s] (I)       +-Early Global Route kernel                     99.00%  1187.46 sec  1191.58 sec  4.11 sec  10.03 sec 
[05/07 01:29:48   4069s] (I)       | +-Import and model                            13.86%  1187.46 sec  1188.04 sec  0.58 sec   0.59 sec 
[05/07 01:29:48   4069s] (I)       | | +-Create place DB                            5.76%  1187.46 sec  1187.70 sec  0.24 sec   0.23 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Import place data                        5.75%  1187.46 sec  1187.70 sec  0.24 sec   0.23 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Read instances and placement           1.33%  1187.46 sec  1187.52 sec  0.06 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Read nets                              4.31%  1187.52 sec  1187.70 sec  0.18 sec   0.17 sec 
[05/07 01:29:48   4069s] (I)       | | +-Create route DB                            6.64%  1187.70 sec  1187.98 sec  0.28 sec   0.29 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Import route data (8T)                   6.62%  1187.70 sec  1187.98 sec  0.28 sec   0.29 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.11%  1187.74 sec  1187.78 sec  0.05 sec   0.06 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read routing blockages               0.00%  1187.74 sec  1187.74 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read instance blockages              0.37%  1187.74 sec  1187.75 sec  0.02 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read PG blockages                    0.64%  1187.75 sec  1187.78 sec  0.03 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)       | | | | | | +-Allocate memory for PG via list    0.13%  1187.75 sec  1187.76 sec  0.01 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read clock blockages                 0.00%  1187.78 sec  1187.78 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read other blockages                 0.00%  1187.78 sec  1187.78 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read halo blockages                  0.03%  1187.78 sec  1187.78 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1187.78 sec  1187.78 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Read blackboxes                        0.00%  1187.78 sec  1187.78 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Read prerouted                         1.03%  1187.78 sec  1187.83 sec  0.04 sec   0.04 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Read nets                              0.73%  1187.83 sec  1187.86 sec  0.03 sec   0.03 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Set up via pillars                     0.04%  1187.87 sec  1187.87 sec  0.00 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Initialize 3D grid graph               0.24%  1187.87 sec  1187.88 sec  0.01 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Model blockage capacity                2.27%  1187.88 sec  1187.98 sec  0.09 sec   0.09 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Initialize 3D capacity               2.01%  1187.88 sec  1187.97 sec  0.08 sec   0.08 sec 
[05/07 01:29:48   4069s] (I)       | | +-Read aux data                              0.00%  1187.98 sec  1187.98 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | +-Others data preparation                    0.00%  1187.98 sec  1187.98 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | +-Create route kernel                        1.02%  1187.98 sec  1188.02 sec  0.04 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)       | +-Global Routing                              40.59%  1188.05 sec  1189.73 sec  1.69 sec   4.84 sec 
[05/07 01:29:48   4069s] (I)       | | +-Initialization                             0.66%  1188.05 sec  1188.07 sec  0.03 sec   0.02 sec 
[05/07 01:29:48   4069s] (I)       | | +-Net group 1                               37.55%  1188.08 sec  1189.64 sec  1.56 sec   4.72 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Generate topology (8T)                   1.83%  1188.08 sec  1188.16 sec  0.08 sec   0.18 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Phase 1a                                 9.23%  1188.25 sec  1188.63 sec  0.38 sec   1.34 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Pattern routing (8T)                   6.63%  1188.25 sec  1188.53 sec  0.28 sec   1.24 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.54%  1188.53 sec  1188.59 sec  0.06 sec   0.06 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Add via demand to 2D                   0.88%  1188.60 sec  1188.63 sec  0.04 sec   0.04 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Phase 1b                                 5.98%  1188.63 sec  1188.88 sec  0.25 sec   0.49 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Monotonic routing (8T)                 2.67%  1188.63 sec  1188.74 sec  0.11 sec   0.35 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Phase 1c                                 1.69%  1188.88 sec  1188.95 sec  0.07 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Two level Routing                      1.68%  1188.88 sec  1188.95 sec  0.07 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Two Level Routing (Regular)          1.47%  1188.89 sec  1188.95 sec  0.06 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Two Level Routing (Strong)           0.12%  1188.95 sec  1188.95 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Phase 1d                                 6.78%  1188.95 sec  1189.23 sec  0.28 sec   1.16 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Detoured routing (8T)                  6.74%  1188.95 sec  1189.23 sec  0.28 sec   1.16 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Phase 1e                                 1.17%  1189.24 sec  1189.28 sec  0.05 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Route legalization                     1.09%  1189.24 sec  1189.28 sec  0.05 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)       | | | | | +-Legalize Blockage Violations         1.07%  1189.24 sec  1189.28 sec  0.04 sec   0.04 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Phase 1l                                 8.52%  1189.29 sec  1189.64 sec  0.35 sec   1.33 sec 
[05/07 01:29:48   4069s] (I)       | | | | +-Layer assignment (8T)                  7.95%  1189.31 sec  1189.64 sec  0.33 sec   1.31 sec 
[05/07 01:29:48   4069s] (I)       | +-Export cong map                              1.53%  1189.73 sec  1189.80 sec  0.06 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)       | | +-Export 2D cong map                         0.20%  1189.79 sec  1189.80 sec  0.01 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)       | +-Extract Global 3D Wires                      0.72%  1189.80 sec  1189.83 sec  0.03 sec   0.03 sec 
[05/07 01:29:48   4069s] (I)       | +-Track Assignment (8T)                        7.45%  1189.83 sec  1190.14 sec  0.31 sec   2.01 sec 
[05/07 01:29:48   4069s] (I)       | | +-Initialization                             0.16%  1189.83 sec  1189.84 sec  0.01 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | | +-Track Assignment Kernel                    7.17%  1189.84 sec  1190.14 sec  0.30 sec   2.01 sec 
[05/07 01:29:48   4069s] (I)       | | +-Free Memory                                0.00%  1190.14 sec  1190.14 sec  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)       | +-Export                                      34.08%  1190.14 sec  1191.56 sec  1.42 sec   2.46 sec 
[05/07 01:29:48   4069s] (I)       | | +-Export DB wires                           12.59%  1190.14 sec  1190.67 sec  0.52 sec   1.24 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Export all nets (8T)                    11.38%  1190.15 sec  1190.62 sec  0.47 sec   0.95 sec 
[05/07 01:29:48   4069s] (I)       | | | +-Set wire vias (8T)                       0.89%  1190.62 sec  1190.66 sec  0.04 sec   0.27 sec 
[05/07 01:29:48   4069s] (I)       | | +-Report wirelength                          7.81%  1190.67 sec  1190.99 sec  0.32 sec   0.32 sec 
[05/07 01:29:48   4069s] (I)       | | +-Update net boxes                           1.84%  1190.99 sec  1191.07 sec  0.08 sec   0.40 sec 
[05/07 01:29:48   4069s] (I)       | | +-Update timing                             11.36%  1191.07 sec  1191.54 sec  0.47 sec   0.47 sec 
[05/07 01:29:48   4069s] (I)       | +-Postprocess design                           0.43%  1191.56 sec  1191.58 sec  0.02 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)      ======================== Summary by functions ========================
[05/07 01:29:48   4069s] (I)       Lv  Step                                      %      Real        CPU 
[05/07 01:29:48   4069s] (I)      ----------------------------------------------------------------------
[05/07 01:29:48   4069s] (I)        0  Early Global Route                  100.00%  4.16 sec  10.08 sec 
[05/07 01:29:48   4069s] (I)        1  Early Global Route kernel            99.00%  4.11 sec  10.03 sec 
[05/07 01:29:48   4069s] (I)        2  Global Routing                       40.59%  1.69 sec   4.84 sec 
[05/07 01:29:48   4069s] (I)        2  Export                               34.08%  1.42 sec   2.46 sec 
[05/07 01:29:48   4069s] (I)        2  Import and model                     13.86%  0.58 sec   0.59 sec 
[05/07 01:29:48   4069s] (I)        2  Track Assignment (8T)                 7.45%  0.31 sec   2.01 sec 
[05/07 01:29:48   4069s] (I)        2  Export cong map                       1.53%  0.06 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)        2  Extract Global 3D Wires               0.72%  0.03 sec   0.03 sec 
[05/07 01:29:48   4069s] (I)        2  Postprocess design                    0.43%  0.02 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)        3  Net group 1                          37.55%  1.56 sec   4.72 sec 
[05/07 01:29:48   4069s] (I)        3  Export DB wires                      12.59%  0.52 sec   1.24 sec 
[05/07 01:29:48   4069s] (I)        3  Update timing                        11.36%  0.47 sec   0.47 sec 
[05/07 01:29:48   4069s] (I)        3  Report wirelength                     7.81%  0.32 sec   0.32 sec 
[05/07 01:29:48   4069s] (I)        3  Track Assignment Kernel               7.17%  0.30 sec   2.01 sec 
[05/07 01:29:48   4069s] (I)        3  Create route DB                       6.64%  0.28 sec   0.29 sec 
[05/07 01:29:48   4069s] (I)        3  Create place DB                       5.76%  0.24 sec   0.23 sec 
[05/07 01:29:48   4069s] (I)        3  Update net boxes                      1.84%  0.08 sec   0.40 sec 
[05/07 01:29:48   4069s] (I)        3  Create route kernel                   1.02%  0.04 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)        3  Initialization                        0.82%  0.03 sec   0.02 sec 
[05/07 01:29:48   4069s] (I)        3  Export 2D cong map                    0.20%  0.01 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)        3  Free Memory                           0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        3  Others data preparation               0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        3  Read aux data                         0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        4  Export all nets (8T)                 11.38%  0.47 sec   0.95 sec 
[05/07 01:29:48   4069s] (I)        4  Phase 1a                              9.23%  0.38 sec   1.34 sec 
[05/07 01:29:48   4069s] (I)        4  Phase 1l                              8.52%  0.35 sec   1.33 sec 
[05/07 01:29:48   4069s] (I)        4  Phase 1d                              6.78%  0.28 sec   1.16 sec 
[05/07 01:29:48   4069s] (I)        4  Import route data (8T)                6.62%  0.28 sec   0.29 sec 
[05/07 01:29:48   4069s] (I)        4  Phase 1b                              5.98%  0.25 sec   0.49 sec 
[05/07 01:29:48   4069s] (I)        4  Import place data                     5.75%  0.24 sec   0.23 sec 
[05/07 01:29:48   4069s] (I)        4  Generate topology (8T)                1.83%  0.08 sec   0.18 sec 
[05/07 01:29:48   4069s] (I)        4  Phase 1c                              1.69%  0.07 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)        4  Phase 1e                              1.17%  0.05 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)        4  Set wire vias (8T)                    0.89%  0.04 sec   0.27 sec 
[05/07 01:29:48   4069s] (I)        5  Layer assignment (8T)                 7.95%  0.33 sec   1.31 sec 
[05/07 01:29:48   4069s] (I)        5  Detoured routing (8T)                 6.74%  0.28 sec   1.16 sec 
[05/07 01:29:48   4069s] (I)        5  Pattern routing (8T)                  6.63%  0.28 sec   1.24 sec 
[05/07 01:29:48   4069s] (I)        5  Read nets                             5.04%  0.21 sec   0.20 sec 
[05/07 01:29:48   4069s] (I)        5  Monotonic routing (8T)                2.67%  0.11 sec   0.35 sec 
[05/07 01:29:48   4069s] (I)        5  Model blockage capacity               2.27%  0.09 sec   0.09 sec 
[05/07 01:29:48   4069s] (I)        5  Two level Routing                     1.68%  0.07 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)        5  Pattern Routing Avoiding Blockages    1.54%  0.06 sec   0.06 sec 
[05/07 01:29:48   4069s] (I)        5  Read instances and placement          1.33%  0.06 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)        5  Read blockages ( Layer 2-10 )         1.11%  0.05 sec   0.06 sec 
[05/07 01:29:48   4069s] (I)        5  Route legalization                    1.09%  0.05 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)        5  Read prerouted                        1.03%  0.04 sec   0.04 sec 
[05/07 01:29:48   4069s] (I)        5  Add via demand to 2D                  0.88%  0.04 sec   0.04 sec 
[05/07 01:29:48   4069s] (I)        5  Initialize 3D grid graph              0.24%  0.01 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)        5  Set up via pillars                    0.04%  0.00 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)        5  Read blackboxes                       0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        6  Initialize 3D capacity                2.01%  0.08 sec   0.08 sec 
[05/07 01:29:48   4069s] (I)        6  Two Level Routing (Regular)           1.47%  0.06 sec   0.07 sec 
[05/07 01:29:48   4069s] (I)        6  Legalize Blockage Violations          1.07%  0.04 sec   0.04 sec 
[05/07 01:29:48   4069s] (I)        6  Read PG blockages                     0.64%  0.03 sec   0.05 sec 
[05/07 01:29:48   4069s] (I)        6  Read instance blockages               0.37%  0.02 sec   0.01 sec 
[05/07 01:29:48   4069s] (I)        6  Two Level Routing (Strong)            0.12%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        6  Read halo blockages                   0.03%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        6  Read clock blockages                  0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        6  Read other blockages                  0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        6  Read routing blockages                0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec   0.00 sec 
[05/07 01:29:48   4069s] (I)        7  Allocate memory for PG via list       0.13%  0.01 sec   0.01 sec 
[05/07 01:29:48   4069s] Running post-eGR process
[05/07 01:29:48   4069s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:29:48   4069s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:29:48   4069s] Extraction called for design 'ORCA_TOP' of instances=39071 and nets=42789 using extraction engine 'preRoute' .
[05/07 01:29:48   4069s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:29:48   4069s] RC Extraction called in multi-corner(2) mode.
[05/07 01:29:48   4069s] RCMode: PreRoute
[05/07 01:29:48   4069s]       RC Corner Indexes            0       1   
[05/07 01:29:48   4069s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:29:48   4069s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:29:48   4069s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:29:48   4069s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:29:48   4069s] Shrink Factor                : 1.00000
[05/07 01:29:48   4069s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:29:48   4069s] Using capacitance table file ...
[05/07 01:29:48   4069s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:29:48   4069s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:29:48   4069s] eee: pegSigSF=1.070000
[05/07 01:29:48   4069s] Initializing multi-corner capacitance tables ... 
[05/07 01:29:49   4070s] Initializing multi-corner resistance tables ...
[05/07 01:29:49   4070s] eee: Grid unit RC data computation started
[05/07 01:29:49   4070s] eee: Grid unit RC data computation completed
[05/07 01:29:49   4070s] eee: l=1 avDens=0.126192 usedTrk=14259.838753 availTrk=113001.190168 sigTrk=14259.838753
[05/07 01:29:49   4070s] eee: l=2 avDens=0.123762 usedTrk=13611.695276 availTrk=109983.045807 sigTrk=13611.695276
[05/07 01:29:49   4070s] eee: l=3 avDens=0.378158 usedTrk=20787.655742 availTrk=54970.824500 sigTrk=20787.655742
[05/07 01:29:49   4070s] eee: l=4 avDens=0.180261 usedTrk=10045.439760 availTrk=55727.240904 sigTrk=10045.439760
[05/07 01:29:49   4070s] eee: l=5 avDens=0.368729 usedTrk=10676.053764 availTrk=28953.665505 sigTrk=10676.053764
[05/07 01:29:49   4070s] eee: l=6 avDens=0.115541 usedTrk=6021.134809 availTrk=52112.500000 sigTrk=6021.134809
[05/07 01:29:49   4070s] eee: l=7 avDens=0.321774 usedTrk=8946.110224 availTrk=27802.500000 sigTrk=8972.902392
[05/07 01:29:49   4070s] eee: l=8 avDens=0.076011 usedTrk=1114.131461 availTrk=14657.500000 sigTrk=1114.131461
[05/07 01:29:49   4070s] eee: l=9 avDens=0.106822 usedTrk=335.620334 availTrk=3141.875000 sigTrk=335.620334
[05/07 01:29:49   4070s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:29:49   4070s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:29:49   4070s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:29:49   4070s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.358976 uaWl=1.000000 uaWlH=0.396800 aWlH=0.000000 lMod=0 pMax=0.886600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:29:49   4070s] eee: NetCapCache creation started. (Current Mem: 5224.730M) 
[05/07 01:29:49   4070s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 5224.730M) 
[05/07 01:29:49   4070s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:29:49   4070s] eee: Metal Layers Info:
[05/07 01:29:49   4070s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:29:49   4070s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:29:49   4070s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:29:49   4070s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:29:49   4070s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:29:49   4070s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:29:49   4070s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:29:49   4070s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:29:49   4070s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:29:49   4070s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:29:49   4070s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:29:49   4070s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:29:49   4070s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:29:49   4070s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:29:49   4070s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:29:50   4070s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 5224.730M)
[05/07 01:29:51   4072s] Compute RC Scale Done ...
[05/07 01:29:51   4072s] OPERPROF: Starting HotSpotCal at level 1, MEM:5253.8M, EPOCH TIME: 1746606591.525993
[05/07 01:29:51   4072s] [hotspot] +------------+---------------+---------------+
[05/07 01:29:51   4072s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:29:51   4072s] [hotspot] +------------+---------------+---------------+
[05/07 01:29:51   4072s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 01:29:51   4072s] [hotspot] +------------+---------------+---------------+
[05/07 01:29:51   4072s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 01:29:51   4072s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 01:29:51   4072s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.018, MEM:5253.8M, EPOCH TIME: 1746606591.544487
[05/07 01:29:51   4072s] Begin: Collecting metrics
[05/07 01:29:51   4072s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:29:51   4072s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3967.8M, current mem=3777.9M)

[05/07 01:29:51   4072s] End: Collecting metrics
[05/07 01:29:51   4072s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[05/07 01:29:51   4072s] Begin: GigaOpt Route Type Constraints Refinement
[05/07 01:29:51   4072s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:07:53.7/0:26:22.2 (2.6), mem = 5224.8M
[05/07 01:29:51   4072s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.23
[05/07 01:29:51   4072s] ### Creating RouteCongInterface, started
[05/07 01:29:52   4073s] 
[05/07 01:29:52   4073s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:29:52   4073s] 
[05/07 01:29:52   4073s] #optDebug: {0, 1.000}
[05/07 01:29:52   4073s] ### Creating RouteCongInterface, finished
[05/07 01:29:52   4073s] Updated routing constraints on 0 nets.
[05/07 01:29:52   4073s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.23
[05/07 01:29:52   4073s] Bottom Preferred Layer:
[05/07 01:29:52   4073s] +-----------+------------+------------+----------+
[05/07 01:29:52   4073s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:29:52   4073s] +-----------+------------+------------+----------+
[05/07 01:29:52   4073s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:29:52   4073s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:29:52   4073s] +-----------+------------+------------+----------+
[05/07 01:29:52   4073s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:29:52   4073s] +-----------+------------+------------+----------+
[05/07 01:29:52   4073s] Via Pillar Rule:
[05/07 01:29:52   4073s]     None
[05/07 01:29:52   4073s] Finished writing unified metrics of routing constraints.
[05/07 01:29:52   4073s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.6), totSession cpu/real = 1:07:54.5/0:26:22.7 (2.6), mem = 5224.8M
[05/07 01:29:52   4073s] 
[05/07 01:29:52   4073s] =============================================================================================
[05/07 01:29:52   4073s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     23.10-p003_1
[05/07 01:29:52   4073s] =============================================================================================
[05/07 01:29:52   4073s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:29:52   4073s] ---------------------------------------------------------------------------------------------
[05/07 01:29:52   4073s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  92.9 % )     0:00:00.5 /  0:00:00.6    1.3
[05/07 01:29:52   4073s] [ MISC                   ]          0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.2    5.0
[05/07 01:29:52   4073s] ---------------------------------------------------------------------------------------------
[05/07 01:29:52   4073s]  CongRefineRouteType #2 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.8    1.6
[05/07 01:29:52   4073s] ---------------------------------------------------------------------------------------------
[05/07 01:29:52   4073s] 
[05/07 01:29:52   4073s] End: GigaOpt Route Type Constraints Refinement
[05/07 01:29:52   4073s] Begin: Collecting metrics
[05/07 01:29:52   4073s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5225 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:29:52   4073s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3779.4M, current mem=3779.4M)

[05/07 01:29:52   4073s] End: Collecting metrics
[05/07 01:29:52   4073s] skip EGR on cluster skew clock nets.
[05/07 01:29:52   4073s] Starting delay calculation for Setup views
[05/07 01:29:52   4073s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:29:52   4074s] #################################################################################
[05/07 01:29:52   4074s] # Design Stage: PreRoute
[05/07 01:29:52   4074s] # Design Name: ORCA_TOP
[05/07 01:29:52   4074s] # Design Mode: 28nm
[05/07 01:29:52   4074s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:29:52   4074s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:29:52   4074s] # Signoff Settings: SI Off 
[05/07 01:29:52   4074s] #################################################################################
[05/07 01:29:54   4078s] Topological Sorting (REAL = 0:00:00.0, MEM = 5262.5M, InitMEM = 5262.5M)
[05/07 01:29:55   4082s] Calculate delays in BcWc mode...
[05/07 01:29:55   4082s] Calculate delays in BcWc mode...
[05/07 01:29:55   4082s] Start delay calculation (fullDC) (8 T). (MEM=3911.89)
[05/07 01:29:55   4083s] End AAE Lib Interpolated Model. (MEM=5279.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:29:57   4098s] Total number of fetched objects 48156
[05/07 01:29:58   4098s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[05/07 01:29:58   4098s] End delay calculation. (MEM=3942.01 CPU=0:00:11.9 REAL=0:00:02.0)
[05/07 01:29:58   4098s] End delay calculation (fullDC). (MEM=3942.01 CPU=0:00:16.1 REAL=0:00:03.0)
[05/07 01:29:58   4098s] *** CDM Built up (cpu=0:00:24.8  real=0:00:06.0  mem= 5716.8M) ***
[05/07 01:29:58   4102s] *** Done Building Timing Graph (cpu=0:00:28.4 real=0:00:06.0 totSessionCpu=1:08:23 mem=5716.8M)
[05/07 01:29:59   4104s] Begin: GigaOpt postEco DRV Optimization
[05/07 01:29:59   4104s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[05/07 01:29:59   4104s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:25.1/0:26:29.6 (2.6), mem = 5716.8M
[05/07 01:29:59   4104s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:29:59   4104s] *info: 7 skip_routing nets excluded.
[05/07 01:29:59   4104s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:29:59   4104s] *info: Marking 98 level shifter instances dont touch
[05/07 01:29:59   4104s] *info: Marking 0 isolation instances dont touch
[05/07 01:29:59   4104s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:29:59   4104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.24
[05/07 01:29:59   4104s] 
[05/07 01:29:59   4104s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:29:59   4104s] Cell ORCA_TOP LLGs are deleted
[05/07 01:29:59   4104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:59   4104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:59   4104s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5716.8M, EPOCH TIME: 1746606599.840593
[05/07 01:29:59   4104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:59   4104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:29:59   4104s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5716.8M, EPOCH TIME: 1746606599.842967
[05/07 01:29:59   4104s] Max number of tech site patterns supported in site array is 256.
[05/07 01:29:59   4104s] Core basic site is unit
[05/07 01:29:59   4104s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:29:59   4104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:29:59   4104s] Fast DP-INIT is on for default
[05/07 01:29:59   4104s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:29:59   4104s] SiteArray: use 1,466,368 bytes
[05/07 01:29:59   4104s] SiteArray: current memory after site array memory allocation 5750.2M
[05/07 01:29:59   4104s] SiteArray: FP blocked sites are writable
[05/07 01:29:59   4104s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5750.2M, EPOCH TIME: 1746606599.955891
[05/07 01:29:59   4104s] Process 1340 wires and vias for routing blockage analysis
[05/07 01:29:59   4104s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.030, REAL:0.020, MEM:5750.2M, EPOCH TIME: 1746606599.975407
[05/07 01:30:00   4105s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:30:00   4105s] Atter site array init, number of instance map data is 0.
[05/07 01:30:00   4105s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.360, REAL:0.208, MEM:5750.2M, EPOCH TIME: 1746606600.050770
[05/07 01:30:00   4105s] 
[05/07 01:30:00   4105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:00   4105s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:00   4105s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.420, REAL:0.276, MEM:5750.2M, EPOCH TIME: 1746606600.116212
[05/07 01:30:00   4105s] 
[05/07 01:30:00   4105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:30:00   4105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:00   4105s] [oiPhyDebug] optDemand 375945071848.00, spDemand 143683360128.00.
[05/07 01:30:00   4105s] [LDM::Info] TotalInstCnt at InitDesignMc1: 39071
[05/07 01:30:00   4105s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:30:00   4105s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:08:26 mem=5750.2M
[05/07 01:30:00   4105s] OPERPROF: Starting DPlace-Init at level 1, MEM:5750.2M, EPOCH TIME: 1746606600.180709
[05/07 01:30:00   4105s] Processing tracks to init pin-track alignment.
[05/07 01:30:00   4105s] z: 2, totalTracks: 1
[05/07 01:30:00   4105s] z: 4, totalTracks: 1
[05/07 01:30:00   4105s] z: 6, totalTracks: 1
[05/07 01:30:00   4105s] z: 8, totalTracks: 1
[05/07 01:30:00   4105s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:30:00   4105s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:30:00   4105s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5750.2M, EPOCH TIME: 1746606600.228412
[05/07 01:30:00   4105s] Info: 97 insts are soft-fixed.
[05/07 01:30:00   4105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:00   4105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:00   4105s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:30:00   4105s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:30:00   4105s] 
[05/07 01:30:00   4105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:00   4105s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:00   4105s] 
[05/07 01:30:00   4105s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:30:00   4105s] Info: 97 insts are soft-fixed.
[05/07 01:30:00   4105s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.151, MEM:5750.2M, EPOCH TIME: 1746606600.379232
[05/07 01:30:00   4105s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5750.2M, EPOCH TIME: 1746606600.379468
[05/07 01:30:00   4105s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5750.2M, EPOCH TIME: 1746606600.380083
[05/07 01:30:00   4105s] 
[05/07 01:30:00   4105s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5750.2MB).
[05/07 01:30:00   4105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.246, MEM:5750.2M, EPOCH TIME: 1746606600.426350
[05/07 01:30:00   4105s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:30:00   4106s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 39071
[05/07 01:30:00   4106s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:08:28 mem=5750.5M
[05/07 01:30:00   4106s] ### Creating RouteCongInterface, started
[05/07 01:30:01   4107s] 
[05/07 01:30:01   4107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/07 01:30:01   4107s] 
[05/07 01:30:01   4107s] #optDebug: {0, 1.000}
[05/07 01:30:01   4107s] ### Creating RouteCongInterface, finished
[05/07 01:30:01   4107s] {MG  {9 0 19.6 1.78572} }
[05/07 01:30:01   4107s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:30:01   4108s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:30:01   4109s] AoF 960.4870um
[05/07 01:30:02   4109s] [GPS-DRV] Optimizer inputs ============================= 
[05/07 01:30:02   4109s] [GPS-DRV] drvFixingStage: Small Scale
[05/07 01:30:02   4109s] [GPS-DRV] costLowerBound: 0.1
[05/07 01:30:02   4109s] [GPS-DRV] setupTNSCost  : 1
[05/07 01:30:02   4109s] [GPS-DRV] maxIter       : 3
[05/07 01:30:02   4109s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/07 01:30:02   4109s] [GPS-DRV] Optimizer parameters ============================= 
[05/07 01:30:02   4109s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/07 01:30:02   4109s] [GPS-DRV] maxDensity (design): 0.95
[05/07 01:30:02   4109s] [GPS-DRV] maxLocalDensity: 0.98
[05/07 01:30:02   4109s] [GPS-DRV] MaxBufDistForPlaceBlk: 334um
[05/07 01:30:02   4109s] [GPS-DRV] Dflt RT Characteristic Length 391.811um AoF 960.487um x 1
[05/07 01:30:02   4109s] [GPS-DRV] isCPECostingOn: false
[05/07 01:30:02   4109s] [GPS-DRV] All active and enabled setup views
[05/07 01:30:02   4109s] [GPS-DRV]     test_worst_scenario
[05/07 01:30:02   4109s] [GPS-DRV]     func_worst_scenario
[05/07 01:30:02   4109s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:30:02   4109s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/07 01:30:02   4109s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/07 01:30:02   4109s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/07 01:30:02   4109s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/07 01:30:02   4109s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5878.5M, EPOCH TIME: 1746606602.061570
[05/07 01:30:02   4109s] Found 1 hard placement blockage before merging.
[05/07 01:30:02   4109s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:30:02   4109s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:30:02   4109s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:30:02   4109s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:30:02   4109s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.010, REAL:0.001, MEM:5878.5M, EPOCH TIME: 1746606602.063021
[05/07 01:30:02   4109s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/07 01:30:02   4109s] [GPS-DRV] ROI - unit(Area: 1.27072e+06; LeakageP: 1.0383e-11; DynamicP: 1.27072e+06)DBU
[05/07 01:30:02   4110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:30:02   4110s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 01:30:02   4110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:30:02   4110s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 01:30:02   4110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:30:02   4111s] Info: violation cost 12.239755 (cap = 10.639122, tran = 1.600634, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:30:02   4111s] |    15|    15|    -0.05|   109|   218|    -0.02|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.10%|          |         |
[05/07 01:30:04   4117s] Info: violation cost 0.392093 (cap = 0.392093, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:30:04   4117s] |     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|      48|       0|      76| 42.15%| 0:00:02.0|  6005.9M|
[05/07 01:30:04   4117s] Info: violation cost 0.392093 (cap = 0.392093, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 01:30:04   4118s] |     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.15%| 0:00:00.0|  6005.9M|
[05/07 01:30:04   4118s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 01:30:04   4118s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:30:04   4118s] 
[05/07 01:30:04   4118s] ###############################################################################
[05/07 01:30:04   4118s] #
[05/07 01:30:04   4118s] #  Large fanout net report:  
[05/07 01:30:04   4118s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 01:30:04   4118s] #     - current density: 42.15
[05/07 01:30:04   4118s] #
[05/07 01:30:04   4118s] #  List of high fanout nets:
[05/07 01:30:04   4118s] #
[05/07 01:30:04   4118s] ###############################################################################
[05/07 01:30:04   4118s] Bottom Preferred Layer:
[05/07 01:30:04   4118s] +-----------+------------+------------+----------+
[05/07 01:30:04   4118s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:30:04   4118s] +-----------+------------+------------+----------+
[05/07 01:30:04   4118s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:30:04   4118s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:30:04   4118s] +-----------+------------+------------+----------+
[05/07 01:30:04   4118s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:30:04   4118s] +-----------+------------+------------+----------+
[05/07 01:30:04   4118s] Via Pillar Rule:
[05/07 01:30:04   4118s]     None
[05/07 01:30:04   4118s] Finished writing unified metrics of routing constraints.
[05/07 01:30:04   4118s] 
[05/07 01:30:04   4118s] 
[05/07 01:30:04   4118s] =======================================================================
[05/07 01:30:04   4118s]                 Reasons for remaining drv violations
[05/07 01:30:04   4118s] =======================================================================
[05/07 01:30:04   4118s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/07 01:30:04   4118s] 
[05/07 01:30:04   4118s] 
[05/07 01:30:04   4118s] *** Finish DRV Fixing (cpu=0:00:08.8 real=0:00:02.0 mem=6005.9M) ***
[05/07 01:30:04   4118s] 
[05/07 01:30:04   4118s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:30:04   4118s] Total-nets :: 41647, Stn-nets :: 25, ratio :: 0.0600283 %, Total-len 960587, Stn-len 2152.69
[05/07 01:30:04   4118s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 39119
[05/07 01:30:04   4118s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5877.9M, EPOCH TIME: 1746606604.937542
[05/07 01:30:04   4118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43166).
[05/07 01:30:04   4118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:05   4119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:05   4119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:05   4119s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.530, REAL:0.168, MEM:5395.6M, EPOCH TIME: 1746606605.105085
[05/07 01:30:05   4119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.24
[05/07 01:30:05   4119s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:15.2/0:00:05.9 (2.6), totSession cpu/real = 1:08:40.3/0:26:35.5 (2.6), mem = 5395.6M
[05/07 01:30:05   4119s] 
[05/07 01:30:05   4119s] =============================================================================================
[05/07 01:30:05   4119s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  23.10-p003_1
[05/07 01:30:05   4119s] =============================================================================================
[05/07 01:30:05   4119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:30:05   4119s] ---------------------------------------------------------------------------------------------
[05/07 01:30:05   4119s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.4
[05/07 01:30:05   4119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:05   4119s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.4 % )     0:00:00.6 /  0:00:01.4    2.5
[05/07 01:30:05   4119s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:30:05   4119s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:00.7    1.3
[05/07 01:30:05   4119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:05   4119s] [ OptimizationStep       ]      1   0:00:00.4  (   6.7 % )     0:00:02.4 /  0:00:08.4    3.5
[05/07 01:30:05   4119s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:01.5 /  0:00:05.2    3.5
[05/07 01:30:05   4119s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:05   4119s] [ OptEval                ]      4   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:02.0    6.1
[05/07 01:30:05   4119s] [ OptCommit              ]      4   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 01:30:05   4119s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   0.9 % )     0:00:00.5 /  0:00:01.9    3.6
[05/07 01:30:05   4119s] [ IncrDelayCalc          ]     21   0:00:00.5  (   8.0 % )     0:00:00.5 /  0:00:01.8    3.8
[05/07 01:30:05   4119s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:01.5    6.5
[05/07 01:30:05   4119s] [ DrvComputeSummary      ]      3   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:01.2    4.9
[05/07 01:30:05   4119s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:30:05   4119s] [ IncrTimingUpdate       ]      4   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:01.2    2.3
[05/07 01:30:05   4119s] [ MISC                   ]          0:00:02.1  (  36.3 % )     0:00:02.1 /  0:00:04.4    2.1
[05/07 01:30:05   4119s] ---------------------------------------------------------------------------------------------
[05/07 01:30:05   4119s]  DrvOpt #4 TOTAL                    0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:15.2    2.6
[05/07 01:30:05   4119s] ---------------------------------------------------------------------------------------------
[05/07 01:30:05   4119s] 
[05/07 01:30:05   4119s] Begin: Collecting metrics
[05/07 01:30:05   4119s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5225 |      |     |
| drv_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:06  |        5396 |    0 |   4 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:30:05   4119s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4022.0M, current mem=4021.8M)

[05/07 01:30:05   4119s] End: Collecting metrics
[05/07 01:30:05   4119s] End: GigaOpt postEco DRV Optimization
[05/07 01:30:05   4119s] GigaOpt: WNS changes after postEco optimization: -0.177 -> -0.177 (bump = 0.0)
[05/07 01:30:05   4119s] GigaOpt: Skipping nonLegal postEco optimization
[05/07 01:30:05   4120s] Design TNS changes after trial route: -0.337 -> -0.337
[05/07 01:30:05   4120s] Begin: GigaOpt TNS non-legal recovery
[05/07 01:30:05   4120s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[05/07 01:30:05   4120s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:30:05   4120s] *info: 7 skip_routing nets excluded.
[05/07 01:30:06   4120s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:30:06   4120s] *info: Marking 98 level shifter instances dont touch
[05/07 01:30:06   4120s] *info: Marking 0 isolation instances dont touch
[05/07 01:30:06   4120s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:30:06   4120s] *** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:41.4/0:26:36.5 (2.6), mem = 5395.6M
[05/07 01:30:06   4120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.25
[05/07 01:30:06   4120s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:30:06   4120s] 
[05/07 01:30:06   4120s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:30:06   4120s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5395.6M, EPOCH TIME: 1746606606.355140
[05/07 01:30:06   4120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:06   4120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:06   4120s] 
[05/07 01:30:06   4120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:06   4120s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:06   4120s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.131, MEM:5395.6M, EPOCH TIME: 1746606606.486081
[05/07 01:30:06   4120s] 
[05/07 01:30:06   4120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:30:06   4120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:06   4120s] [oiPhyDebug] optDemand 376092983656.00, spDemand 143831271936.00.
[05/07 01:30:06   4120s] [LDM::Info] TotalInstCnt at InitDesignMc1: 39119
[05/07 01:30:06   4120s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[05/07 01:30:06   4120s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:08:42 mem=5395.6M
[05/07 01:30:06   4120s] OPERPROF: Starting DPlace-Init at level 1, MEM:5395.6M, EPOCH TIME: 1746606606.540166
[05/07 01:30:06   4120s] Processing tracks to init pin-track alignment.
[05/07 01:30:06   4120s] z: 2, totalTracks: 1
[05/07 01:30:06   4120s] z: 4, totalTracks: 1
[05/07 01:30:06   4120s] z: 6, totalTracks: 1
[05/07 01:30:06   4120s] z: 8, totalTracks: 1
[05/07 01:30:06   4120s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:30:06   4120s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:30:06   4120s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5395.6M, EPOCH TIME: 1746606606.585620
[05/07 01:30:06   4120s] Info: 97 insts are soft-fixed.
[05/07 01:30:06   4120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:06   4120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:06   4120s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:30:06   4120s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:30:06   4120s] 
[05/07 01:30:06   4120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:06   4120s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:06   4120s] 
[05/07 01:30:06   4120s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:30:06   4121s] Info: 97 insts are soft-fixed.
[05/07 01:30:06   4121s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.139, MEM:5395.6M, EPOCH TIME: 1746606606.724619
[05/07 01:30:06   4121s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5395.6M, EPOCH TIME: 1746606606.724843
[05/07 01:30:06   4121s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5395.6M, EPOCH TIME: 1746606606.725432
[05/07 01:30:06   4121s] 
[05/07 01:30:06   4121s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5395.6MB).
[05/07 01:30:06   4121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.227, MEM:5395.6M, EPOCH TIME: 1746606606.767112
[05/07 01:30:06   4121s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:30:07   4122s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 39119
[05/07 01:30:07   4122s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:08:43 mem=5395.9M
[05/07 01:30:07   4122s] ### Creating RouteCongInterface, started
[05/07 01:30:07   4122s] 
[05/07 01:30:07   4122s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/07 01:30:07   4122s] 
[05/07 01:30:07   4122s] #optDebug: {0, 1.000}
[05/07 01:30:07   4122s] ### Creating RouteCongInterface, finished
[05/07 01:30:07   4122s] {MG  {9 0 19.6 1.78572} }
[05/07 01:30:07   4122s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:08   4123s] *info: 7 don't touch nets excluded
[05/07 01:30:08   4123s] *info: 305 clock nets excluded
[05/07 01:30:08   4123s] *info: Marking 98 level shifter instances dont touch
[05/07 01:30:08   4123s] *info: Marking 0 isolation instances dont touch
[05/07 01:30:08   4123s] *info: 7 skip_routing nets excluded.
[05/07 01:30:08   4123s] *info: 1126 no-driver nets excluded.
[05/07 01:30:08   4123s] *info: 305 nets with fixed/cover wires excluded.
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:30:08   4123s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:30:08   4123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9825.4
[05/07 01:30:08   4123s] PathGroup :  in2out  TargetSlack : 0 
[05/07 01:30:08   4123s] PathGroup :  in2reg  TargetSlack : 0 
[05/07 01:30:08   4123s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/07 01:30:08   4123s] PathGroup :  reg2out  TargetSlack : 0 
[05/07 01:30:08   4123s] PathGroup :  reg2reg  TargetSlack : 0 
[05/07 01:30:08   4123s] ** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -0.337 Density 42.15
[05/07 01:30:08   4123s] Optimizer TNS Opt
[05/07 01:30:08   4123s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

[05/07 01:30:08   4123s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:19
[05/07 01:30:08   4124s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5787.6M, EPOCH TIME: 1746606608.880148
[05/07 01:30:08   4124s] Found 1 hard placement blockage before merging.
[05/07 01:30:08   4124s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:30:08   4124s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:30:08   4124s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:30:08   4124s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:30:08   4124s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.003, MEM:5787.6M, EPOCH TIME: 1746606608.882955
[05/07 01:30:09   4124s] Active Path Group: reg2cgate  
[05/07 01:30:09   4124s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:30:09   4124s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:30:09   4124s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:30:09   4124s] |  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5787.6M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:30:09   4125s] |  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5829.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:30:09   4125s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:30:09   4125s] 
[05/07 01:30:09   4125s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5829.3M) ***
[05/07 01:30:09   4125s] 
[05/07 01:30:09   4125s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=5829.3M) ***
[05/07 01:30:09   4125s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:30:09   4125s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

[05/07 01:30:09   4125s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:20
[05/07 01:30:09   4125s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

[05/07 01:30:09   4125s] Bottom Preferred Layer:
[05/07 01:30:09   4125s] +-----------+------------+------------+----------+
[05/07 01:30:09   4125s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:30:09   4125s] +-----------+------------+------------+----------+
[05/07 01:30:09   4125s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:30:09   4125s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:30:09   4125s] +-----------+------------+------------+----------+
[05/07 01:30:09   4125s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:30:09   4125s] +-----------+------------+------------+----------+
[05/07 01:30:09   4125s] Via Pillar Rule:
[05/07 01:30:09   4125s]     None
[05/07 01:30:09   4125s] Finished writing unified metrics of routing constraints.
[05/07 01:30:09   4125s] 
[05/07 01:30:09   4125s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=5829.3M) ***
[05/07 01:30:09   4125s] 
[05/07 01:30:09   4125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9825.4
[05/07 01:30:09   4125s] Total-nets :: 41647, Stn-nets :: 25, ratio :: 0.0600283 %, Total-len 960587, Stn-len 2152.69
[05/07 01:30:09   4125s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 39119
[05/07 01:30:09   4125s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5701.3M, EPOCH TIME: 1746606609.809830
[05/07 01:30:09   4125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43166).
[05/07 01:30:09   4125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:09   4126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:09   4126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:09   4126s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.160, MEM:5403.0M, EPOCH TIME: 1746606609.969465
[05/07 01:30:09   4126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.25
[05/07 01:30:09   4126s] *** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.8/0:00:03.8 (1.5), totSession cpu/real = 1:08:47.2/0:26:40.3 (2.6), mem = 5403.0M
[05/07 01:30:09   4126s] 
[05/07 01:30:09   4126s] =============================================================================================
[05/07 01:30:09   4126s]  Step TAT Report : TnsOpt #2 / ccopt_design #1                                  23.10-p003_1
[05/07 01:30:09   4126s] =============================================================================================
[05/07 01:30:09   4126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:30:09   4126s] ---------------------------------------------------------------------------------------------
[05/07 01:30:09   4126s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.7
[05/07 01:30:09   4126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.8 % )     0:00:00.5 /  0:00:01.2    2.5
[05/07 01:30:09   4126s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:30:09   4126s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  12.2 % )     0:00:00.5 /  0:00:00.6    1.3
[05/07 01:30:09   4126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ TransformInit          ]      1   0:00:01.1  (  27.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 01:30:09   4126s] [ OptimizationStep       ]      1   0:00:00.2  (   5.7 % )     0:00:00.3 /  0:00:00.4    1.3
[05/07 01:30:09   4126s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.6
[05/07 01:30:09   4126s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    4.6
[05/07 01:30:09   4126s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/07 01:30:09   4126s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:09   4126s] [ DetailPlaceInit        ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.3    1.1
[05/07 01:30:09   4126s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.4
[05/07 01:30:09   4126s] [ MISC                   ]          0:00:01.3  (  33.4 % )     0:00:01.3 /  0:00:02.3    1.9
[05/07 01:30:09   4126s] ---------------------------------------------------------------------------------------------
[05/07 01:30:09   4126s]  TnsOpt #2 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:05.8    1.5
[05/07 01:30:09   4126s] ---------------------------------------------------------------------------------------------
[05/07 01:30:09   4126s] 
[05/07 01:30:09   4126s] Begin: Collecting metrics
[05/07 01:30:09   4126s] 
	GigaOpt Setup Optimization summary:
[05/07 01:30:09   4126s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 | 0:00:03  |        5788 |
	| end_setup_fixing |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 | 0:00:01  |        5829 |
	 ------------------------------------------------------------------------------------------------------- 
[05/07 01:30:09   4126s] 
[05/07 01:30:10   4126s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5225 |      |     |
| drv_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:06  |        5396 |    0 |   4 |
| tns_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:05  |        5829 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:30:10   4126s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4119.3M, current mem=4035.2M)

[05/07 01:30:10   4126s] End: Collecting metrics
[05/07 01:30:10   4126s] End: GigaOpt TNS non-legal recovery
[05/07 01:30:10   4126s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/07 01:30:10   4126s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[05/07 01:30:10   4126s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:30:10   4126s] *info: 7 skip_routing nets excluded.
[05/07 01:30:10   4126s] Info: 305 nets with fixed/cover wires excluded.
[05/07 01:30:10   4126s] *info: Marking 98 level shifter instances dont touch
[05/07 01:30:10   4126s] *info: Marking 0 isolation instances dont touch
[05/07 01:30:10   4126s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:30:10   4126s] *** TnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:47.9/0:26:41.0 (2.6), mem = 5403.0M
[05/07 01:30:10   4126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.26
[05/07 01:30:10   4127s] 
[05/07 01:30:10   4127s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:30:10   4127s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5403.0M, EPOCH TIME: 1746606610.859252
[05/07 01:30:10   4127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:10   4127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:10   4127s] 
[05/07 01:30:10   4127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:10   4127s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:10   4127s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.136, MEM:5403.0M, EPOCH TIME: 1746606610.994796
[05/07 01:30:11   4127s] 
[05/07 01:30:11   4127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:30:11   4127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:11   4127s] [oiPhyDebug] optDemand 376092983656.00, spDemand 143831271936.00.
[05/07 01:30:11   4127s] [LDM::Info] TotalInstCnt at InitDesignMc1: 39119
[05/07 01:30:11   4127s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[05/07 01:30:11   4127s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:08:48 mem=5403.0M
[05/07 01:30:11   4127s] OPERPROF: Starting DPlace-Init at level 1, MEM:5403.0M, EPOCH TIME: 1746606611.047549
[05/07 01:30:11   4127s] Processing tracks to init pin-track alignment.
[05/07 01:30:11   4127s] z: 2, totalTracks: 1
[05/07 01:30:11   4127s] z: 4, totalTracks: 1
[05/07 01:30:11   4127s] z: 6, totalTracks: 1
[05/07 01:30:11   4127s] z: 8, totalTracks: 1
[05/07 01:30:11   4127s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:30:11   4127s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:30:11   4127s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5403.0M, EPOCH TIME: 1746606611.092205
[05/07 01:30:11   4127s] Info: 97 insts are soft-fixed.
[05/07 01:30:11   4127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:11   4127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:11   4127s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:30:11   4127s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:30:11   4127s] 
[05/07 01:30:11   4127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:11   4127s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:11   4127s] 
[05/07 01:30:11   4127s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:30:11   4127s] Info: 97 insts are soft-fixed.
[05/07 01:30:11   4127s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.134, MEM:5403.0M, EPOCH TIME: 1746606611.226329
[05/07 01:30:11   4127s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5403.0M, EPOCH TIME: 1746606611.226541
[05/07 01:30:11   4127s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5403.0M, EPOCH TIME: 1746606611.226998
[05/07 01:30:11   4127s] 
[05/07 01:30:11   4127s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5403.0MB).
[05/07 01:30:11   4127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.214, MEM:5403.0M, EPOCH TIME: 1746606611.262001
[05/07 01:30:11   4127s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:30:11   4128s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 39119
[05/07 01:30:11   4128s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:08:50 mem=5403.3M
[05/07 01:30:11   4128s] ### Creating RouteCongInterface, started
[05/07 01:30:11   4129s] 
[05/07 01:30:11   4129s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/07 01:30:11   4129s] 
[05/07 01:30:11   4129s] #optDebug: {0, 1.000}
[05/07 01:30:11   4129s] ### Creating RouteCongInterface, finished
[05/07 01:30:11   4129s] {MG  {9 0 19.6 1.78572} }
[05/07 01:30:12   4129s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:12   4129s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:12   4129s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:12   4129s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/07 01:30:12   4129s] *info: 7 don't touch nets excluded
[05/07 01:30:12   4129s] *info: 305 clock nets excluded
[05/07 01:30:12   4129s] *info: Marking 98 level shifter instances dont touch
[05/07 01:30:12   4129s] *info: Marking 0 isolation instances dont touch
[05/07 01:30:12   4129s] *info: 7 skip_routing nets excluded.
[05/07 01:30:12   4129s] *info: 1126 no-driver nets excluded.
[05/07 01:30:12   4129s] *info: 305 nets with fixed/cover wires excluded.
[05/07 01:30:12   4130s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:30:12   4130s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/07 01:30:12   4130s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:30:12   4130s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:30:12   4130s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/07 01:30:12   4130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9825.5
[05/07 01:30:12   4130s] PathGroup :  in2out  TargetSlack : 0 
[05/07 01:30:12   4130s] PathGroup :  in2reg  TargetSlack : 0 
[05/07 01:30:12   4130s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/07 01:30:12   4130s] PathGroup :  reg2out  TargetSlack : 0 
[05/07 01:30:12   4130s] PathGroup :  reg2reg  TargetSlack : 0 
[05/07 01:30:13   4130s] ** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -0.337 Density 42.15
[05/07 01:30:13   4130s] Optimizer TNS Opt
[05/07 01:30:13   4130s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

[05/07 01:30:13   4130s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:24
[05/07 01:30:13   4130s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5795.0M, EPOCH TIME: 1746606613.273289
[05/07 01:30:13   4130s] Found 1 hard placement blockage before merging.
[05/07 01:30:13   4130s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:30:13   4130s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:30:13   4130s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:30:13   4130s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:30:13   4130s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.010, REAL:0.002, MEM:5795.0M, EPOCH TIME: 1746606613.275582
[05/07 01:30:13   4131s] Active Path Group: reg2cgate  
[05/07 01:30:13   4131s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:30:13   4131s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/07 01:30:13   4131s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:30:13   4131s] |  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5795.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:30:13   4131s] |  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5795.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/07 01:30:13   4131s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/07 01:30:13   4131s] 
[05/07 01:30:13   4131s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5795.0M) ***
[05/07 01:30:13   4131s] 
[05/07 01:30:13   4131s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5795.0M) ***
[05/07 01:30:13   4131s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:30:13   4131s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

[05/07 01:30:13   4131s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:24
[05/07 01:30:13   4131s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

[05/07 01:30:13   4131s] Bottom Preferred Layer:
[05/07 01:30:13   4131s] +-----------+------------+------------+----------+
[05/07 01:30:13   4131s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:30:13   4131s] +-----------+------------+------------+----------+
[05/07 01:30:13   4131s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:30:13   4131s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:30:13   4131s] +-----------+------------+------------+----------+
[05/07 01:30:13   4131s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:30:13   4131s] +-----------+------------+------------+----------+
[05/07 01:30:13   4131s] Via Pillar Rule:
[05/07 01:30:13   4131s]     None
[05/07 01:30:13   4131s] Finished writing unified metrics of routing constraints.
[05/07 01:30:13   4131s] 
[05/07 01:30:13   4131s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=5795.0M) ***
[05/07 01:30:13   4131s] 
[05/07 01:30:13   4131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9825.5
[05/07 01:30:14   4131s] Total-nets :: 41647, Stn-nets :: 25, ratio :: 0.0600283 %, Total-len 960587, Stn-len 2152.69
[05/07 01:30:14   4132s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 39119
[05/07 01:30:14   4132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5667.0M, EPOCH TIME: 1746606614.164875
[05/07 01:30:14   4132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43166).
[05/07 01:30:14   4132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:14   4132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:14   4132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:14   4132s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.490, REAL:0.137, MEM:5403.7M, EPOCH TIME: 1746606614.301809
[05/07 01:30:14   4132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.26
[05/07 01:30:14   4132s] *** TnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:05.6/0:00:03.6 (1.6), totSession cpu/real = 1:08:53.6/0:26:44.7 (2.6), mem = 5403.7M
[05/07 01:30:14   4132s] 
[05/07 01:30:14   4132s] =============================================================================================
[05/07 01:30:14   4132s]  Step TAT Report : TnsOpt #3 / ccopt_design #1                                  23.10-p003_1
[05/07 01:30:14   4132s] =============================================================================================
[05/07 01:30:14   4132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:30:14   4132s] ---------------------------------------------------------------------------------------------
[05/07 01:30:14   4132s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.2    1.5
[05/07 01:30:14   4132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.8 % )     0:00:00.5 /  0:00:01.2    2.7
[05/07 01:30:14   4132s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:30:14   4132s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  11.6 % )     0:00:00.4 /  0:00:00.6    1.3
[05/07 01:30:14   4132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ TransformInit          ]      1   0:00:01.0  (  27.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 01:30:14   4132s] [ OptimizationStep       ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 01:30:14   4132s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 01:30:14   4132s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:14   4132s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 01:30:14   4132s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 01:30:14   4132s] [ MISC                   ]          0:00:01.3  (  34.7 % )     0:00:01.3 /  0:00:02.3    1.8
[05/07 01:30:14   4132s] ---------------------------------------------------------------------------------------------
[05/07 01:30:14   4132s]  TnsOpt #3 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:05.6    1.6
[05/07 01:30:14   4132s] ---------------------------------------------------------------------------------------------
[05/07 01:30:14   4132s] 
[05/07 01:30:14   4132s] Begin: Collecting metrics
[05/07 01:30:14   4132s] 
	GigaOpt Setup Optimization summary:
[05/07 01:30:14   4132s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 | 0:00:03  |        5795 |
	| end_setup_fixing |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 | 0:00:00  |        5795 |
	 ------------------------------------------------------------------------------------------------------- 
[05/07 01:30:14   4132s] 
[05/07 01:30:14   4132s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5225 |      |     |
| drv_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:06  |        5396 |    0 |   4 |
| tns_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:05  |        5829 |      |     |
| tns_eco_fixing_2        |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:03  |        5795 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:30:14   4132s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4094.8M, current mem=4045.3M)

[05/07 01:30:14   4132s] End: Collecting metrics
[05/07 01:30:14   4132s] End: GigaOpt Optimization in post-eco TNS mode
[05/07 01:30:14   4132s] #optDebug: fT-D <X 1 0 0 0>
[05/07 01:30:14   4132s] Register exp ratio and priority group on 0 nets on 41681 nets : 
[05/07 01:30:15   4133s] 
[05/07 01:30:15   4133s] Active setup views:
[05/07 01:30:15   4133s]  func_worst_scenario
[05/07 01:30:15   4133s]   Dominating endpoints: 6359
[05/07 01:30:15   4133s]   Dominating TNS: -0.000
[05/07 01:30:15   4133s] 
[05/07 01:30:15   4133s]  test_worst_scenario
[05/07 01:30:15   4133s]   Dominating endpoints: 2953
[05/07 01:30:15   4133s]   Dominating TNS: -0.337
[05/07 01:30:15   4133s] 
[05/07 01:30:18   4143s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:30:18   4143s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:30:18   4143s] Extraction called for design 'ORCA_TOP' of instances=39119 and nets=42837 using extraction engine 'preRoute' .
[05/07 01:30:18   4143s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:30:18   4143s] RC Extraction called in multi-corner(2) mode.
[05/07 01:30:18   4143s] RCMode: PreRoute
[05/07 01:30:18   4143s]       RC Corner Indexes            0       1   
[05/07 01:30:18   4143s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:30:18   4143s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:30:18   4143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:30:18   4143s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:30:18   4143s] Shrink Factor                : 1.00000
[05/07 01:30:18   4143s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:30:18   4143s] Using capacitance table file ...
[05/07 01:30:18   4143s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/07 01:30:18   4143s] Grid density data update skipped
[05/07 01:30:18   4143s] eee: pegSigSF=1.070000
[05/07 01:30:18   4143s] Initializing multi-corner capacitance tables ... 
[05/07 01:30:18   4143s] Initializing multi-corner resistance tables ...
[05/07 01:30:18   4143s] eee: Grid unit RC data computation started
[05/07 01:30:18   4144s] eee: Grid unit RC data computation completed
[05/07 01:30:18   4144s] eee: l=1 avDens=0.126192 usedTrk=14259.838753 availTrk=113001.190168 sigTrk=14259.838753
[05/07 01:30:18   4144s] eee: l=2 avDens=0.123762 usedTrk=13611.695276 availTrk=109983.045807 sigTrk=13611.695276
[05/07 01:30:18   4144s] eee: l=3 avDens=0.378158 usedTrk=20787.655742 availTrk=54970.824500 sigTrk=20787.655742
[05/07 01:30:18   4144s] eee: l=4 avDens=0.180261 usedTrk=10045.439760 availTrk=55727.240904 sigTrk=10045.439760
[05/07 01:30:18   4144s] eee: l=5 avDens=0.368729 usedTrk=10676.053764 availTrk=28953.665505 sigTrk=10676.053764
[05/07 01:30:18   4144s] eee: l=6 avDens=0.115541 usedTrk=6021.134809 availTrk=52112.500000 sigTrk=6021.134809
[05/07 01:30:18   4144s] eee: l=7 avDens=0.321774 usedTrk=8946.110224 availTrk=27802.500000 sigTrk=8972.902392
[05/07 01:30:18   4144s] eee: l=8 avDens=0.076011 usedTrk=1114.131461 availTrk=14657.500000 sigTrk=1114.131461
[05/07 01:30:18   4144s] eee: l=9 avDens=0.106822 usedTrk=335.620334 availTrk=3141.875000 sigTrk=335.620334
[05/07 01:30:18   4144s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:30:18   4144s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:30:18   4144s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:30:18   4144s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.358976 uaWl=0.000000 uaWlH=0.396800 aWlH=0.000000 lMod=0 pMax=0.886600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:30:18   4144s] eee: NetCapCache creation started. (Current Mem: 5247.750M) 
[05/07 01:30:19   4144s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  Curr Mem: 5247.750M) 
[05/07 01:30:19   4144s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:30:19   4144s] eee: Metal Layers Info:
[05/07 01:30:19   4144s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:30:19   4144s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:30:19   4144s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:30:19   4144s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:30:19   4144s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:30:19   4144s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:30:19   4144s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:30:19   4144s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:30:19   4144s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:30:19   4144s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:30:19   4144s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:30:19   4144s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:30:19   4144s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:30:19   4144s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:30:19   4144s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:30:19   4144s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 5247.750M)
[05/07 01:30:19   4144s] Starting delay calculation for Setup views
[05/07 01:30:19   4144s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:30:19   4144s] #################################################################################
[05/07 01:30:19   4144s] # Design Stage: PreRoute
[05/07 01:30:19   4144s] # Design Name: ORCA_TOP
[05/07 01:30:19   4144s] # Design Mode: 28nm
[05/07 01:30:19   4144s] # Analysis Mode: MMMC Non-OCV 
[05/07 01:30:19   4144s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:30:19   4144s] # Signoff Settings: SI Off 
[05/07 01:30:19   4144s] #################################################################################
[05/07 01:30:21   4149s] Topological Sorting (REAL = 0:00:01.0, MEM = 5255.9M, InitMEM = 5255.9M)
[05/07 01:30:21   4153s] Calculate delays in BcWc mode...
[05/07 01:30:21   4153s] Calculate delays in BcWc mode...
[05/07 01:30:21   4153s] Start delay calculation (fullDC) (8 T). (MEM=3948.2)
[05/07 01:30:22   4153s] End AAE Lib Interpolated Model. (MEM=5272.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:30:24   4168s] Total number of fetched objects 48204
[05/07 01:30:24   4169s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/07 01:30:24   4169s] End delay calculation. (MEM=3976.25 CPU=0:00:11.8 REAL=0:00:01.0)
[05/07 01:30:24   4169s] End delay calculation (fullDC). (MEM=3976.25 CPU=0:00:16.1 REAL=0:00:03.0)
[05/07 01:30:24   4169s] *** CDM Built up (cpu=0:00:24.3  real=0:00:05.0  mem= 5710.5M) ***
[05/07 01:30:25   4173s] *** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:06.0 totSessionCpu=1:09:35 mem=5710.5M)
[05/07 01:30:25   4174s] OPTC: user 20.0
[05/07 01:30:26   4174s] Running pre-eGR process
[05/07 01:30:26   4174s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.94 MB )
[05/07 01:30:26   4174s] (I)      Initializing eGR engine (regular)
[05/07 01:30:26   4174s] Set min layer with default ( 2 )
[05/07 01:30:26   4174s] Set max layer with default ( 127 )
[05/07 01:30:26   4174s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:30:26   4174s] Min route layer (adjusted) = 2
[05/07 01:30:26   4174s] Max route layer (adjusted) = 10
[05/07 01:30:26   4174s] (I)      clean place blk overflow:
[05/07 01:30:26   4174s] (I)      H : enabled 1.00 0
[05/07 01:30:26   4174s] (I)      V : enabled 1.00 0
[05/07 01:30:26   4174s] (I)      Initializing eGR engine (regular)
[05/07 01:30:26   4174s] Set min layer with default ( 2 )
[05/07 01:30:26   4174s] Set max layer with default ( 127 )
[05/07 01:30:26   4174s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:30:26   4174s] Min route layer (adjusted) = 2
[05/07 01:30:26   4174s] Max route layer (adjusted) = 10
[05/07 01:30:26   4174s] (I)      clean place blk overflow:
[05/07 01:30:26   4174s] (I)      H : enabled 1.00 0
[05/07 01:30:26   4174s] (I)      V : enabled 1.00 0
[05/07 01:30:26   4174s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.94 MB )
[05/07 01:30:26   4174s] (I)      Running eGR Regular flow
[05/07 01:30:26   4174s] (I)      # wire layers (front) : 11
[05/07 01:30:26   4174s] (I)      # wire layers (back)  : 0
[05/07 01:30:26   4174s] (I)      min wire layer : 1
[05/07 01:30:26   4174s] (I)      max wire layer : 10
[05/07 01:30:26   4174s] (I)      # cut layers (front) : 10
[05/07 01:30:26   4174s] (I)      # cut layers (back)  : 0
[05/07 01:30:26   4174s] (I)      min cut layer : 1
[05/07 01:30:26   4174s] (I)      max cut layer : 9
[05/07 01:30:26   4174s] (I)      =================================== Layers ===================================
[05/07 01:30:26   4174s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:26   4174s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:30:26   4174s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:26   4174s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:30:26   4174s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:30:26   4174s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:30:26   4174s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:30:26   4174s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:30:26   4174s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:30:26   4174s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:30:26   4174s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:30:26   4174s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:30:26   4174s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:30:26   4174s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:30:26   4174s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:26   4174s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:30:26   4174s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:30:26   4174s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:26   4174s] (I)      Started Import and model ( Curr Mem: 4.94 MB )
[05/07 01:30:26   4175s] (I)      == Non-default Options ==
[05/07 01:30:26   4175s] (I)      Build term to term wires                           : false
[05/07 01:30:26   4175s] (I)      Maximum routing layer                              : 10
[05/07 01:30:26   4175s] (I)      Top routing layer                                  : 10
[05/07 01:30:26   4175s] (I)      Number of threads                                  : 8
[05/07 01:30:26   4175s] (I)      Route tie net to shape                             : auto
[05/07 01:30:26   4175s] (I)      Method to set GCell size                           : row
[05/07 01:30:26   4175s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:30:26   4175s] (I)      Counted 71407 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:30:26   4175s] (I)      ============== Pin Summary ==============
[05/07 01:30:26   4175s] (I)      +-------+--------+---------+------------+
[05/07 01:30:26   4175s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:30:26   4175s] (I)      +-------+--------+---------+------------+
[05/07 01:30:26   4175s] (I)      |     1 | 158413 |  100.00 |        Pin |
[05/07 01:30:26   4175s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:30:26   4175s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:30:26   4175s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:30:26   4175s] (I)      +-------+--------+---------+------------+
[05/07 01:30:26   4175s] (I)      Use row-based GCell size
[05/07 01:30:26   4175s] (I)      Use row-based GCell align
[05/07 01:30:26   4175s] (I)      layer 0 area = 10000
[05/07 01:30:26   4175s] (I)      layer 1 area = 16000
[05/07 01:30:26   4175s] (I)      layer 2 area = 16000
[05/07 01:30:26   4175s] (I)      layer 3 area = 16000
[05/07 01:30:26   4175s] (I)      layer 4 area = 16000
[05/07 01:30:26   4175s] (I)      layer 5 area = 16000
[05/07 01:30:26   4175s] (I)      layer 6 area = 16000
[05/07 01:30:26   4175s] (I)      layer 7 area = 16000
[05/07 01:30:26   4175s] (I)      layer 8 area = 55000
[05/07 01:30:26   4175s] (I)      layer 9 area = 4000000
[05/07 01:30:26   4175s] (I)      GCell unit size   : 1672
[05/07 01:30:26   4175s] (I)      GCell multiplier  : 1
[05/07 01:30:26   4175s] (I)      GCell row height  : 1672
[05/07 01:30:26   4175s] (I)      Actual row height : 1672
[05/07 01:30:26   4175s] (I)      GCell align ref   : 10032 10032
[05/07 01:30:26   4175s] [NR-eGR] Track table information for default rule: 
[05/07 01:30:26   4175s] [NR-eGR] M1 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M2 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M3 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M4 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M5 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M6 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M7 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M8 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] M9 has single uniform track structure
[05/07 01:30:26   4175s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:30:26   4175s] (I)      ============== Default via ===============
[05/07 01:30:26   4175s] (I)      +---+------------------+-----------------+
[05/07 01:30:26   4175s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:30:26   4175s] (I)      +---+------------------+-----------------+
[05/07 01:30:26   4175s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:30:26   4175s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:30:26   4175s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:30:26   4175s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:30:26   4175s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:30:26   4175s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:30:26   4175s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:30:26   4175s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:30:26   4175s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:30:26   4175s] (I)      +---+------------------+-----------------+
[05/07 01:30:26   4175s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:30:26   4175s] [NR-eGR] Read 108201 PG shapes
[05/07 01:30:26   4175s] [NR-eGR] Read 0 clock shapes
[05/07 01:30:26   4175s] [NR-eGR] Read 0 other shapes
[05/07 01:30:26   4175s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:30:26   4175s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:30:26   4175s] [NR-eGR] #PG Blockages       : 108201
[05/07 01:30:26   4175s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:30:26   4175s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:30:26   4175s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:30:26   4175s] [NR-eGR] #Other Blockages    : 0
[05/07 01:30:26   4175s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:30:26   4175s] (I)      Custom ignore net properties:
[05/07 01:30:26   4175s] (I)      1 : NotLegal
[05/07 01:30:26   4175s] (I)      Default ignore net properties:
[05/07 01:30:26   4175s] (I)      1 : Special
[05/07 01:30:26   4175s] (I)      2 : Analog
[05/07 01:30:26   4175s] (I)      3 : Fixed
[05/07 01:30:26   4175s] (I)      4 : Skipped
[05/07 01:30:26   4175s] (I)      5 : MixedSignal
[05/07 01:30:26   4175s] (I)      Prerouted net properties:
[05/07 01:30:26   4175s] (I)      1 : NotLegal
[05/07 01:30:26   4175s] (I)      2 : Special
[05/07 01:30:26   4175s] (I)      3 : Analog
[05/07 01:30:26   4175s] (I)      4 : Fixed
[05/07 01:30:26   4175s] (I)      5 : Skipped
[05/07 01:30:26   4175s] (I)      6 : MixedSignal
[05/07 01:30:26   4175s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:30:26   4175s] [NR-eGR] #prerouted nets         : 305
[05/07 01:30:26   4175s] [NR-eGR] #prerouted special nets : 0
[05/07 01:30:26   4175s] [NR-eGR] #prerouted wires        : 12994
[05/07 01:30:26   4175s] [NR-eGR] Read 41654 nets ( ignored 305 )
[05/07 01:30:26   4175s] (I)        Front-side 41654 ( ignored 305 )
[05/07 01:30:26   4175s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:30:26   4175s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:30:26   4175s] (I)      Reading macro buffers
[05/07 01:30:26   4175s] (I)      Number of macros with buffers: 0
[05/07 01:30:26   4175s] (I)      early_global_route_priority property id does not exist.
[05/07 01:30:26   4175s] (I)      Read Num Blocks=131221  Num Prerouted Wires=12994  Num CS=0
[05/07 01:30:26   4175s] (I)      Layer 1 (V) : #blockages 30179 : #preroutes 5960
[05/07 01:30:26   4175s] (I)      Layer 2 (H) : #blockages 29970 : #preroutes 4721
[05/07 01:30:26   4175s] (I)      Layer 3 (V) : #blockages 21914 : #preroutes 1270
[05/07 01:30:26   4175s] (I)      Layer 4 (H) : #blockages 22619 : #preroutes 584
[05/07 01:30:26   4175s] (I)      Layer 5 (V) : #blockages 15159 : #preroutes 258
[05/07 01:30:26   4175s] (I)      Layer 6 (H) : #blockages 10481 : #preroutes 162
[05/07 01:30:26   4175s] (I)      Layer 7 (V) : #blockages 899 : #preroutes 36
[05/07 01:30:26   4175s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 3
[05/07 01:30:26   4175s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:30:26   4175s] (I)      Number of ignored nets                =    305
[05/07 01:30:26   4175s] (I)      Number of connected nets              =      0
[05/07 01:30:26   4175s] (I)      Number of fixed nets                  =    305.  Ignored: Yes
[05/07 01:30:26   4175s] (I)      Number of clock nets                  =    306.  Ignored: No
[05/07 01:30:26   4175s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:30:26   4175s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:30:26   4175s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:30:26   4175s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:30:26   4175s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:30:26   4175s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/07 01:30:26   4175s] (I)      Ndr track 0 does not exist
[05/07 01:30:26   4175s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:30:26   4175s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:30:26   4175s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:30:26   4175s] (I)      Site width          :   152  (dbu)
[05/07 01:30:26   4175s] (I)      Row height          :  1672  (dbu)
[05/07 01:30:26   4175s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:30:26   4175s] (I)      GCell width         :  1672  (dbu)
[05/07 01:30:26   4175s] (I)      GCell height        :  1672  (dbu)
[05/07 01:30:26   4175s] (I)      Grid                :   588   356    10
[05/07 01:30:26   4175s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:30:26   4175s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:30:26   4175s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:30:26   4175s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:30:26   4175s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:30:26   4175s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:30:26   4175s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:30:26   4175s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:30:26   4175s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:30:26   4175s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:30:26   4175s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:30:26   4175s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:30:26   4175s] (I)      --------------------------------------------------------
[05/07 01:30:26   4175s] 
[05/07 01:30:26   4175s] [NR-eGR] ============ Routing rule table ============
[05/07 01:30:26   4175s] [NR-eGR] Rule id: 0  Nets: 41349
[05/07 01:30:26   4175s] [NR-eGR] ========================================
[05/07 01:30:26   4175s] [NR-eGR] 
[05/07 01:30:26   4175s] (I)      ======== NDR :  =========
[05/07 01:30:26   4175s] (I)      +--------------+--------+
[05/07 01:30:26   4175s] (I)      |           ID |      0 |
[05/07 01:30:26   4175s] (I)      |         Name |        |
[05/07 01:30:26   4175s] (I)      |      Default |    yes |
[05/07 01:30:26   4175s] (I)      |  Clk Special |     no |
[05/07 01:30:26   4175s] (I)      | Hard spacing |     no |
[05/07 01:30:26   4175s] (I)      |    NDR track | (none) |
[05/07 01:30:26   4175s] (I)      |      NDR via | (none) |
[05/07 01:30:26   4175s] (I)      |  Extra space |      0 |
[05/07 01:30:26   4175s] (I)      |      Shields |      0 |
[05/07 01:30:26   4175s] (I)      |   Demand (H) |      1 |
[05/07 01:30:26   4175s] (I)      |   Demand (V) |      1 |
[05/07 01:30:26   4175s] (I)      |        #Nets |  41349 |
[05/07 01:30:26   4175s] (I)      +--------------+--------+
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      ======== NDR :  =========
[05/07 01:30:26   4175s] (I)      +--------------+--------+
[05/07 01:30:26   4175s] (I)      |           ID |      1 |
[05/07 01:30:26   4175s] (I)      |         Name |        |
[05/07 01:30:26   4175s] (I)      |      Default |     no |
[05/07 01:30:26   4175s] (I)      |  Clk Special |     no |
[05/07 01:30:26   4175s] (I)      | Hard spacing |     no |
[05/07 01:30:26   4175s] (I)      |    NDR track | (none) |
[05/07 01:30:26   4175s] (I)      |      NDR via | (none) |
[05/07 01:30:26   4175s] (I)      |  Extra space |      1 |
[05/07 01:30:26   4175s] (I)      |      Shields |      0 |
[05/07 01:30:26   4175s] (I)      |   Demand (H) |      2 |
[05/07 01:30:26   4175s] (I)      |   Demand (V) |      2 |
[05/07 01:30:26   4175s] (I)      |        #Nets |      0 |
[05/07 01:30:26   4175s] (I)      +--------------+--------+
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      ======== NDR :  =========
[05/07 01:30:26   4175s] (I)      +--------------+--------+
[05/07 01:30:26   4175s] (I)      |           ID |      2 |
[05/07 01:30:26   4175s] (I)      |         Name |        |
[05/07 01:30:26   4175s] (I)      |      Default |     no |
[05/07 01:30:26   4175s] (I)      |  Clk Special |     no |
[05/07 01:30:26   4175s] (I)      | Hard spacing |     no |
[05/07 01:30:26   4175s] (I)      |    NDR track | (none) |
[05/07 01:30:26   4175s] (I)      |      NDR via | (none) |
[05/07 01:30:26   4175s] (I)      |  Extra space |      0 |
[05/07 01:30:26   4175s] (I)      |      Shields |      2 |
[05/07 01:30:26   4175s] (I)      |   Demand (H) |      3 |
[05/07 01:30:26   4175s] (I)      |   Demand (V) |      3 |
[05/07 01:30:26   4175s] (I)      |        #Nets |      0 |
[05/07 01:30:26   4175s] (I)      +--------------+--------+
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:30:26   4175s] (I)      +--------------+----------+
[05/07 01:30:26   4175s] (I)      |           ID |        3 |
[05/07 01:30:26   4175s] (I)      |         Name | CTS_RULE |
[05/07 01:30:26   4175s] (I)      |      Default |       no |
[05/07 01:30:26   4175s] (I)      |  Clk Special |       no |
[05/07 01:30:26   4175s] (I)      | Hard spacing |       no |
[05/07 01:30:26   4175s] (I)      |    NDR track |   (none) |
[05/07 01:30:26   4175s] (I)      |      NDR via |   (none) |
[05/07 01:30:26   4175s] (I)      |  Extra space |        0 |
[05/07 01:30:26   4175s] (I)      |      Shields |        0 |
[05/07 01:30:26   4175s] (I)      |   Demand (H) |        3 |
[05/07 01:30:26   4175s] (I)      |   Demand (V) |        3 |
[05/07 01:30:26   4175s] (I)      |        #Nets |        0 |
[05/07 01:30:26   4175s] (I)      +--------------+----------+
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:30:26   4175s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:30:26   4175s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:26   4175s] (I)      =============== Blocked Tracks ===============
[05/07 01:30:26   4175s] (I)      +-------+---------+----------+---------------+
[05/07 01:30:26   4175s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:30:26   4175s] (I)      +-------+---------+----------+---------------+
[05/07 01:30:26   4175s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:30:26   4175s] (I)      |     2 | 2300828 |   999360 |        43.43% |
[05/07 01:30:26   4175s] (I)      |     3 | 1148364 |   478882 |        41.70% |
[05/07 01:30:26   4175s] (I)      |     4 | 1150592 |   500402 |        43.49% |
[05/07 01:30:26   4175s] (I)      |     5 |  573888 |   253185 |        44.12% |
[05/07 01:30:26   4175s] (I)      |     6 |  574940 |    24759 |         4.31% |
[05/07 01:30:26   4175s] (I)      |     7 |  286944 |    30487 |        10.62% |
[05/07 01:30:26   4175s] (I)      |     8 |  287292 |    24762 |         8.62% |
[05/07 01:30:26   4175s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:30:26   4175s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:30:26   4175s] (I)      +-------+---------+----------+---------------+
[05/07 01:30:26   4175s] (I)      Finished Import and model ( CPU: 0.74 sec, Real: 0.73 sec, Curr Mem: 5.00 MB )
[05/07 01:30:26   4175s] (I)      Reset routing kernel
[05/07 01:30:26   4175s] (I)      Started Global Routing ( Curr Mem: 5.00 MB )
[05/07 01:30:26   4175s] (I)      totalPins=156271  totalGlobalPin=151692 (97.07%)
[05/07 01:30:26   4175s] (I)      ================= Net Group Info =================
[05/07 01:30:26   4175s] (I)      +----+----------------+--------------+-----------+
[05/07 01:30:26   4175s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:30:26   4175s] (I)      +----+----------------+--------------+-----------+
[05/07 01:30:26   4175s] (I)      |  1 |              0 |        M5(5) |     M6(6) |
[05/07 01:30:26   4175s] (I)      |  2 |          41349 |        M2(2) |  MRDL(10) |
[05/07 01:30:26   4175s] (I)      +----+----------------+--------------+-----------+
[05/07 01:30:26   4175s] (I)      total 2D Cap : 4290847 = (1397756 H, 2893091 V)
[05/07 01:30:26   4175s] (I)      total 2D Demand : 36521 = (15280 H, 21241 V)
[05/07 01:30:26   4175s] (I)      #blocked GCells = 0
[05/07 01:30:27   4175s] (I)      #regions = 1
[05/07 01:30:27   4175s] (I)      Adjusted 0 GCells for pin access
[05/07 01:30:27   4176s] [NR-eGR] Layer group 1: route 41349 net(s) in layer range [2, 10]
[05/07 01:30:27   4176s] (I)      
[05/07 01:30:27   4176s] (I)      ============  Phase 1a Route ============
[05/07 01:30:27   4177s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:30:27   4177s] (I)      Usage: 528232 = (311215 H, 217017 V) = (22.27% H, 7.50% V) = (5.204e+05um H, 3.629e+05um V)
[05/07 01:30:27   4177s] (I)      
[05/07 01:30:27   4177s] (I)      ============  Phase 1b Route ============
[05/07 01:30:27   4177s] (I)      Usage: 528465 = (311275 H, 217190 V) = (22.27% H, 7.51% V) = (5.205e+05um H, 3.631e+05um V)
[05/07 01:30:27   4177s] (I)      Overflow of layer group 1: 1.69% H + 0.03% V. EstWL: 8.835935e+05um
[05/07 01:30:27   4177s] (I)      Congestion metric : 3.19%H 0.07%V, 3.25%HV
[05/07 01:30:27   4177s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:30:27   4177s] (I)      
[05/07 01:30:27   4177s] (I)      ============  Phase 1c Route ============
[05/07 01:30:27   4177s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:27   4177s] (I)      Usage: 528721 = (311298 H, 217423 V) = (22.27% H, 7.52% V) = (5.205e+05um H, 3.635e+05um V)
[05/07 01:30:27   4177s] (I)      
[05/07 01:30:27   4177s] (I)      ============  Phase 1d Route ============
[05/07 01:30:27   4178s] (I)      Usage: 530214 = (311414 H, 218800 V) = (22.28% H, 7.56% V) = (5.207e+05um H, 3.658e+05um V)
[05/07 01:30:27   4178s] (I)      
[05/07 01:30:27   4178s] (I)      ============  Phase 1e Route ============
[05/07 01:30:27   4178s] (I)      Usage: 530214 = (311414 H, 218800 V) = (22.28% H, 7.56% V) = (5.207e+05um H, 3.658e+05um V)
[05/07 01:30:27   4178s] [NR-eGR] Early Global Route overflow of layer group 1: 0.46% H + 0.02% V. EstWL: 8.865178e+05um
[05/07 01:30:27   4178s] (I)      
[05/07 01:30:27   4178s] (I)      ============  Phase 1l Route ============
[05/07 01:30:28   4179s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:30:28   4179s] (I)      Layer  2:    1346681    172722       284      905861     1390279    (39.45%) 
[05/07 01:30:28   4179s] (I)      Layer  3:     675404    219366      1908      458188      691158    (39.87%) 
[05/07 01:30:28   4179s] (I)      Layer  4:     662383     87719        44      454872      693198    (39.62%) 
[05/07 01:30:28   4179s] (I)      Layer  5:     324650     82767       392      225712      348961    (39.28%) 
[05/07 01:30:28   4179s] (I)      Layer  6:     553529     27385        63           0      574035    ( 0.00%) 
[05/07 01:30:28   4179s] (I)      Layer  7:     256362     37816       982       15958      271378    ( 5.55%) 
[05/07 01:30:28   4179s] (I)      Layer  8:     261851      2225         2       23423      263594    ( 8.16%) 
[05/07 01:30:28   4179s] (I)      Layer  9:     143228      3188         8       45199       98469    (31.46%) 
[05/07 01:30:28   4179s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:30:28   4179s] (I)      Total:       4295443    633188      3683     2176438     4355599    (33.32%) 
[05/07 01:30:28   4180s] (I)      
[05/07 01:30:28   4180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:30:28   4180s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:30:28   4180s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:30:28   4180s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:30:28   4180s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:30:28   4180s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:28   4180s] [NR-eGR]      M2 ( 2)       171( 0.14%)        16( 0.01%)   ( 0.15%) 
[05/07 01:30:28   4180s] [NR-eGR]      M3 ( 3)      1426( 1.13%)        61( 0.05%)   ( 1.18%) 
[05/07 01:30:28   4180s] [NR-eGR]      M4 ( 4)        39( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/07 01:30:28   4180s] [NR-eGR]      M5 ( 5)       372( 0.29%)         2( 0.00%)   ( 0.29%) 
[05/07 01:30:28   4180s] [NR-eGR]      M6 ( 6)        41( 0.02%)         3( 0.00%)   ( 0.02%) 
[05/07 01:30:28   4180s] [NR-eGR]      M7 ( 7)       772( 0.39%)        49( 0.02%)   ( 0.42%) 
[05/07 01:30:28   4180s] [NR-eGR]      M8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:28   4180s] [NR-eGR]      M9 ( 9)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/07 01:30:28   4180s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:28   4180s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:30:28   4180s] [NR-eGR]        Total      2831( 0.21%)       131( 0.01%)   ( 0.22%) 
[05/07 01:30:28   4180s] [NR-eGR] 
[05/07 01:30:28   4180s] (I)      Finished Global Routing ( CPU: 4.28 sec, Real: 1.53 sec, Curr Mem: 5.01 MB )
[05/07 01:30:28   4180s] (I)      Updating congestion map
[05/07 01:30:28   4180s] (I)      total 2D Cap : 4313294 = (1405439 H, 2907855 V)
[05/07 01:30:28   4180s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.00% V
[05/07 01:30:28   4180s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 2.33 sec, Curr Mem: 5.00 MB )
[05/07 01:30:28   4180s] [NR-eGR] Finished Early Global Route ( CPU: 5.12 sec, Real: 2.35 sec, Curr Mem: 4.97 MB )
[05/07 01:30:28   4180s] (I)      ========================================== Runtime Summary ===========================================
[05/07 01:30:28   4180s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/07 01:30:28   4180s] (I)      ------------------------------------------------------------------------------------------------------
[05/07 01:30:28   4180s] (I)       Early Global Route                             100.00%  1228.97 sec  1231.33 sec  2.35 sec  5.11 sec 
[05/07 01:30:28   4180s] (I)       +-Early Global Route kernel                     99.07%  1228.98 sec  1231.31 sec  2.33 sec  5.10 sec 
[05/07 01:30:28   4180s] (I)       | +-Import and model                            30.92%  1228.99 sec  1229.72 sec  0.73 sec  0.74 sec 
[05/07 01:30:28   4180s] (I)       | | +-Create place DB                            9.84%  1228.99 sec  1229.22 sec  0.23 sec  0.23 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Import place data                        9.82%  1228.99 sec  1229.22 sec  0.23 sec  0.23 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Read instances and placement           2.09%  1228.99 sec  1229.04 sec  0.05 sec  0.04 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Read nets                              7.54%  1229.04 sec  1229.22 sec  0.18 sec  0.18 sec 
[05/07 01:30:28   4180s] (I)       | | +-Create route DB                           19.04%  1229.22 sec  1229.67 sec  0.45 sec  0.46 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Import route data (8T)                  19.00%  1229.22 sec  1229.67 sec  0.45 sec  0.46 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.93%  1229.26 sec  1229.30 sec  0.05 sec  0.06 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read routing blockages               0.00%  1229.26 sec  1229.26 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read instance blockages              0.66%  1229.26 sec  1229.27 sec  0.02 sec  0.02 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read PG blockages                    1.08%  1229.27 sec  1229.30 sec  0.03 sec  0.04 sec 
[05/07 01:30:28   4180s] (I)       | | | | | | +-Allocate memory for PG via list    0.23%  1229.27 sec  1229.28 sec  0.01 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read clock blockages                 0.00%  1229.30 sec  1229.30 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read other blockages                 0.00%  1229.30 sec  1229.30 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read halo blockages                  0.05%  1229.30 sec  1229.30 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1229.30 sec  1229.30 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Read blackboxes                        0.00%  1229.30 sec  1229.30 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Read prerouted                        10.06%  1229.30 sec  1229.54 sec  0.24 sec  0.24 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Read nets                              1.09%  1229.54 sec  1229.57 sec  0.03 sec  0.03 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Set up via pillars                     0.05%  1229.57 sec  1229.58 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Initialize 3D grid graph               0.42%  1229.58 sec  1229.59 sec  0.01 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Model blockage capacity                3.47%  1229.59 sec  1229.67 sec  0.08 sec  0.09 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Initialize 3D capacity               3.04%  1229.59 sec  1229.66 sec  0.07 sec  0.07 sec 
[05/07 01:30:28   4180s] (I)       | | +-Read aux data                              0.00%  1229.67 sec  1229.67 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | +-Others data preparation                    0.00%  1229.67 sec  1229.67 sec  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)       | | +-Create route kernel                        1.55%  1229.67 sec  1229.71 sec  0.04 sec  0.04 sec 
[05/07 01:30:28   4180s] (I)       | +-Global Routing                              64.98%  1229.72 sec  1231.25 sec  1.53 sec  4.28 sec 
[05/07 01:30:28   4180s] (I)       | | +-Initialization                             0.86%  1229.72 sec  1229.74 sec  0.02 sec  0.02 sec 
[05/07 01:30:28   4180s] (I)       | | +-Net group 1                               61.11%  1229.75 sec  1231.19 sec  1.44 sec  4.18 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Generate topology (8T)                   3.19%  1229.75 sec  1229.82 sec  0.08 sec  0.18 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Phase 1a                                14.44%  1229.91 sec  1230.25 sec  0.34 sec  1.17 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Pattern routing (8T)                  11.05%  1229.91 sec  1230.17 sec  0.26 sec  1.08 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.73%  1230.17 sec  1230.21 sec  0.04 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Add via demand to 2D                   1.44%  1230.22 sec  1230.25 sec  0.03 sec  0.03 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Phase 1b                                 8.44%  1230.25 sec  1230.45 sec  0.20 sec  0.37 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Monotonic routing (8T)                 3.64%  1230.25 sec  1230.34 sec  0.09 sec  0.26 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Phase 1c                                 2.82%  1230.45 sec  1230.52 sec  0.07 sec  0.07 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Two level Routing                      2.81%  1230.45 sec  1230.52 sec  0.07 sec  0.07 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Two Level Routing (Regular)          2.46%  1230.45 sec  1230.51 sec  0.06 sec  0.06 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Two Level Routing (Strong)           0.19%  1230.51 sec  1230.52 sec  0.00 sec  0.01 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Phase 1d                                11.06%  1230.52 sec  1230.78 sec  0.26 sec  1.00 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Detoured routing (8T)                 10.99%  1230.52 sec  1230.78 sec  0.26 sec  1.00 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Phase 1e                                 2.07%  1230.78 sec  1230.83 sec  0.05 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Route legalization                     1.94%  1230.78 sec  1230.82 sec  0.05 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)       | | | | | +-Legalize Blockage Violations         1.89%  1230.78 sec  1230.82 sec  0.04 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)       | | | +-Phase 1l                                15.11%  1230.83 sec  1231.19 sec  0.36 sec  1.25 sec 
[05/07 01:30:28   4180s] (I)       | | | | +-Layer assignment (8T)                 14.14%  1230.85 sec  1231.18 sec  0.33 sec  1.22 sec 
[05/07 01:30:28   4180s] (I)       | +-Export cong map                              2.55%  1231.25 sec  1231.31 sec  0.06 sec  0.06 sec 
[05/07 01:30:28   4180s] (I)       | | +-Export 2D cong map                         0.29%  1231.31 sec  1231.31 sec  0.01 sec  0.01 sec 
[05/07 01:30:28   4180s] (I)      ======================= Summary by functions ========================
[05/07 01:30:28   4180s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:30:28   4180s] (I)      ---------------------------------------------------------------------
[05/07 01:30:28   4180s] (I)        0  Early Global Route                  100.00%  2.35 sec  5.11 sec 
[05/07 01:30:28   4180s] (I)        1  Early Global Route kernel            99.07%  2.33 sec  5.10 sec 
[05/07 01:30:28   4180s] (I)        2  Global Routing                       64.98%  1.53 sec  4.28 sec 
[05/07 01:30:28   4180s] (I)        2  Import and model                     30.92%  0.73 sec  0.74 sec 
[05/07 01:30:28   4180s] (I)        2  Export cong map                       2.55%  0.06 sec  0.06 sec 
[05/07 01:30:28   4180s] (I)        3  Net group 1                          61.11%  1.44 sec  4.18 sec 
[05/07 01:30:28   4180s] (I)        3  Create route DB                      19.04%  0.45 sec  0.46 sec 
[05/07 01:30:28   4180s] (I)        3  Create place DB                       9.84%  0.23 sec  0.23 sec 
[05/07 01:30:28   4180s] (I)        3  Create route kernel                   1.55%  0.04 sec  0.04 sec 
[05/07 01:30:28   4180s] (I)        3  Initialization                        0.86%  0.02 sec  0.02 sec 
[05/07 01:30:28   4180s] (I)        3  Export 2D cong map                    0.29%  0.01 sec  0.01 sec 
[05/07 01:30:28   4180s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        4  Import route data (8T)               19.00%  0.45 sec  0.46 sec 
[05/07 01:30:28   4180s] (I)        4  Phase 1l                             15.11%  0.36 sec  1.25 sec 
[05/07 01:30:28   4180s] (I)        4  Phase 1a                             14.44%  0.34 sec  1.17 sec 
[05/07 01:30:28   4180s] (I)        4  Phase 1d                             11.06%  0.26 sec  1.00 sec 
[05/07 01:30:28   4180s] (I)        4  Import place data                     9.82%  0.23 sec  0.23 sec 
[05/07 01:30:28   4180s] (I)        4  Phase 1b                              8.44%  0.20 sec  0.37 sec 
[05/07 01:30:28   4180s] (I)        4  Generate topology (8T)                3.19%  0.08 sec  0.18 sec 
[05/07 01:30:28   4180s] (I)        4  Phase 1c                              2.82%  0.07 sec  0.07 sec 
[05/07 01:30:28   4180s] (I)        4  Phase 1e                              2.07%  0.05 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)        5  Layer assignment (8T)                14.14%  0.33 sec  1.22 sec 
[05/07 01:30:28   4180s] (I)        5  Pattern routing (8T)                 11.05%  0.26 sec  1.08 sec 
[05/07 01:30:28   4180s] (I)        5  Detoured routing (8T)                10.99%  0.26 sec  1.00 sec 
[05/07 01:30:28   4180s] (I)        5  Read prerouted                       10.06%  0.24 sec  0.24 sec 
[05/07 01:30:28   4180s] (I)        5  Read nets                             8.63%  0.20 sec  0.21 sec 
[05/07 01:30:28   4180s] (I)        5  Monotonic routing (8T)                3.64%  0.09 sec  0.26 sec 
[05/07 01:30:28   4180s] (I)        5  Model blockage capacity               3.47%  0.08 sec  0.09 sec 
[05/07 01:30:28   4180s] (I)        5  Two level Routing                     2.81%  0.07 sec  0.07 sec 
[05/07 01:30:28   4180s] (I)        5  Read instances and placement          2.09%  0.05 sec  0.04 sec 
[05/07 01:30:28   4180s] (I)        5  Route legalization                    1.94%  0.05 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)        5  Read blockages ( Layer 2-10 )         1.93%  0.05 sec  0.06 sec 
[05/07 01:30:28   4180s] (I)        5  Pattern Routing Avoiding Blockages    1.73%  0.04 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)        5  Add via demand to 2D                  1.44%  0.03 sec  0.03 sec 
[05/07 01:30:28   4180s] (I)        5  Initialize 3D grid graph              0.42%  0.01 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        5  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        6  Initialize 3D capacity                3.04%  0.07 sec  0.07 sec 
[05/07 01:30:28   4180s] (I)        6  Two Level Routing (Regular)           2.46%  0.06 sec  0.06 sec 
[05/07 01:30:28   4180s] (I)        6  Legalize Blockage Violations          1.89%  0.04 sec  0.05 sec 
[05/07 01:30:28   4180s] (I)        6  Read PG blockages                     1.08%  0.03 sec  0.04 sec 
[05/07 01:30:28   4180s] (I)        6  Read instance blockages               0.66%  0.02 sec  0.02 sec 
[05/07 01:30:28   4180s] (I)        6  Two Level Routing (Strong)            0.19%  0.00 sec  0.01 sec 
[05/07 01:30:28   4180s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:30:28   4180s] (I)        7  Allocate memory for PG via list       0.23%  0.01 sec  0.00 sec 
[05/07 01:30:28   4180s] Running post-eGR process
[05/07 01:30:28   4180s] OPERPROF: Starting HotSpotCal at level 1, MEM:5315.8M, EPOCH TIME: 1746606628.478398
[05/07 01:30:28   4180s] [hotspot] +------------+---------------+---------------+
[05/07 01:30:28   4180s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:30:28   4180s] [hotspot] +------------+---------------+---------------+
[05/07 01:30:28   4180s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 01:30:28   4180s] [hotspot] +------------+---------------+---------------+
[05/07 01:30:28   4180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 01:30:28   4180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 01:30:28   4180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.021, MEM:5315.8M, EPOCH TIME: 1746606628.498978
[05/07 01:30:28   4180s] [hotspot] Hotspot report including placement blocked areas
[05/07 01:30:28   4180s] OPERPROF: Starting HotSpotCal at level 1, MEM:5315.8M, EPOCH TIME: 1746606628.500334
[05/07 01:30:28   4180s] [hotspot] +------------+---------------+---------------+
[05/07 01:30:28   4180s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:30:28   4180s] [hotspot] +------------+---------------+---------------+
[05/07 01:30:28   4180s] [hotspot] | normalized |          2.62 |          5.51 |
[05/07 01:30:28   4180s] [hotspot] +------------+---------------+---------------+
[05/07 01:30:28   4180s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.62, normalized total congestion hotspot area = 5.51 (area is in unit of 4 std-cell row bins)
[05/07 01:30:28   4180s] [hotspot] max/total 2.62/5.51, big hotspot (>10) total 0.00
[05/07 01:30:28   4180s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:30:28   4180s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:30:28   4180s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:30:28   4180s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:30:28   4180s] [hotspot] |  1  |   214.02   387.90   240.77   414.66 |        2.36   | I_CONTEXT_MEM                 |
[05/07 01:30:28   4180s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:30:28   4180s] [hotspot] |  2  |   254.14   387.90   280.90   414.66 |        2.10   | I_CONTEXT_MEM                 |
[05/07 01:30:28   4180s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:30:28   4180s] [hotspot] |  3  |   374.53   387.90   401.28   414.66 |        0.79   | I_CONTEXT_MEM                 |
[05/07 01:30:28   4180s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:30:28   4180s] [hotspot] |  4  |   187.26   387.90   214.02   414.66 |        0.26   | I_CONTEXT_MEM                 |
[05/07 01:30:28   4180s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:30:28   4180s] Top 4 hotspots total area: 5.51
[05/07 01:30:28   4180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.045, MEM:5315.8M, EPOCH TIME: 1746606628.545728
[05/07 01:30:28   4180s] Reported timing to dir ./timingReports
[05/07 01:30:28   4180s] **optDesign ... cpu = 0:11:54, real = 0:05:02, mem = 3945.1M, totSessionCpu=1:09:41 **
[05/07 01:30:28   4180s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:30:28   4180s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5315.8M, EPOCH TIME: 1746606628.803855
[05/07 01:30:28   4180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:28   4180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:28   4180s] 
[05/07 01:30:28   4180s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:30:28   4180s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:30:28   4180s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.190, MEM:5315.8M, EPOCH TIME: 1746606628.994166
[05/07 01:30:29   4180s] 
[05/07 01:30:29   4180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:30:29   4180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:36   4196s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.337  |  0.058  | -0.337  |  0.826  |  0.085  |  0.673  |  0.894  |
|           TNS (ns):| -0.337  |  0.000  | -0.337  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.036%
Routing Overflow: 0.40% H and 0.00% V
------------------------------------------------------------------

[05/07 01:30:36   4196s] Begin: Collecting metrics
[05/07 01:30:36   4196s] **INFO: Starting Blocking QThread with 8 CPU
[05/07 01:30:36   4196s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/07 01:30:36   4196s] Multi-CPU acceleration using 8 CPU(s).
[05/07 01:30:36      0s] *** QThread MetricCollect [begin] (ccopt_design #1) : mem = 0.4M
[05/07 01:30:36      0s] Multithreaded Timing Analysis is initialized with 8 threads
[05/07 01:30:36      0s] 
[05/07 01:30:36      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3971.1M, current mem=3572.2M)
[05/07 01:30:36      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3603.1M, current mem=3572.9M)
[05/07 01:30:36      0s] *** QThread MetricCollect [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.4M
[05/07 01:30:36      0s] 
[05/07 01:30:36      0s] =============================================================================================
[05/07 01:30:36      0s]  Step TAT Report : QThreadWorker #1 / ccopt_design #1                           23.10-p003_1
[05/07 01:30:36      0s] =============================================================================================
[05/07 01:30:36      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:30:36      0s] ---------------------------------------------------------------------------------------------
[05/07 01:30:36      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/07 01:30:36      0s] ---------------------------------------------------------------------------------------------
[05/07 01:30:36      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/07 01:30:36      0s] ---------------------------------------------------------------------------------------------
[05/07 01:30:36      0s] 

[05/07 01:30:37   4196s]  
_______________________________________________________________________
[05/07 01:30:37   4196s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:30:37   4196s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/07 01:30:37   4196s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/07 01:30:37   4196s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/07 01:30:37   4196s] | initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
[05/07 01:30:37   4196s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
[05/07 01:30:37   4196s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
[05/07 01:30:37   4196s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
[05/07 01:30:37   4196s] | drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
[05/07 01:30:37   4196s] | global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
[05/07 01:30:37   4196s] | global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
[05/07 01:30:37   4196s] | area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
[05/07 01:30:37   4196s] | drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
[05/07 01:30:37   4196s] | wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
[05/07 01:30:37   4196s] | tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
[05/07 01:30:37   4196s] | area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
[05/07 01:30:37   4196s] | area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
[05/07 01:30:37   4196s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
[05/07 01:30:37   4196s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
[05/07 01:30:37   4196s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5225 |      |     |
[05/07 01:30:37   4196s] | drv_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:06  |        5396 |    0 |   4 |
[05/07 01:30:37   4196s] | tns_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:05  |        5829 |      |     |
[05/07 01:30:37   4196s] | tns_eco_fixing_2        |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:03  |        5795 |      |     |
[05/07 01:30:37   4196s] | final_summary           |    -0.337 |   -0.337 |           |       -0 |       42.04 |       2.62 |         5.51 | 0:00:11  |        5316 |    0 |   0 |
[05/07 01:30:37   4196s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:30:37   4196s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=3972.2M, current mem=3972.2M)

[05/07 01:30:37   4196s] End: Collecting metrics
[05/07 01:30:37   4196s] **optDesign ... cpu = 0:12:11, real = 0:05:11, mem = 3972.2M, totSessionCpu=1:09:58 **
[05/07 01:30:37   4196s] 
[05/07 01:30:37   4196s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:30:37   4196s] Deleting Lib Analyzer.
[05/07 01:30:37   4196s] 
[05/07 01:30:37   4196s] TimeStamp Deleting Cell Server End ...
[05/07 01:30:37   4196s] *** Finished optDesign ***
[05/07 01:30:37   4197s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:30:37   4197s] UM:*                                                                   final
[05/07 01:30:37   4197s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:30:37   4197s] UM:*                                                                   opt_design_postcts
[05/07 01:30:38   4197s] Info: final physical memory for 9 CRR processes is 919.79MB.
[05/07 01:30:40   4197s] Info: Summary of CRR changes:
[05/07 01:30:40   4197s]       - Timing transform commits:       0
[05/07 01:30:40   4197s] 
[05/07 01:30:40   4197s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:13:42 real=  0:06:10)
[05/07 01:30:40   4197s] 	OPT_RUNTIME:                ofo (count =  2): (cpu=0:00:34.1 real=0:00:16.8)
[05/07 01:30:40   4197s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:51 real=0:00:40.4)
[05/07 01:30:40   4197s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:25.1 real=0:00:27.7)
[05/07 01:30:40   4197s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:07.4 real=0:00:05.1)
[05/07 01:30:40   4197s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:59.1 real=0:00:22.0)
[05/07 01:30:40   4197s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:30:40   4197s] Info: Destroy the CCOpt slew target map.
[05/07 01:30:40   4197s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 01:30:40   4197s] clean pInstBBox. size 0
[05/07 01:30:40   4197s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/07 01:30:40   4197s] Set place::cacheFPlanSiteMark to 0
[05/07 01:30:40   4197s] Cell ORCA_TOP LLGs are deleted
[05/07 01:30:40   4197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:40   4197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:40   4197s] Info: pop threads available for lower-level modules during optimization.
[05/07 01:30:40   4197s] (ccopt_design): dumping clock statistics to metric
[05/07 01:30:40   4197s] Updating ideal nets and annotations...
[05/07 01:30:40   4197s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/07 01:30:40   4197s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:30:40   4197s] No differences between SDC and CTS ideal net status found.
[05/07 01:30:40   4197s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/07 01:30:40   4197s] End AAE Lib Interpolated Model. (MEM=5315.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.7 real=0:00:00.1)
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/07 01:30:40   4198s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/07 01:30:41   4199s] Clock DAG hash : 12105308672216209219 11710277364662686
[05/07 01:30:41   4199s] CTS services accumulated run-time stats :
[05/07 01:30:41   4199s]   delay calculator: calls=171563, total_wall_time=11.397s, mean_wall_time=0.066ms
[05/07 01:30:41   4199s]   legalizer: calls=386671, total_wall_time=3.511s, mean_wall_time=0.009ms
[05/07 01:30:41   4199s]   steiner router: calls=76354, total_wall_time=16.120s, mean_wall_time=0.211ms
[05/07 01:30:41   4199s] UM: Running design category ...
[05/07 01:30:41   4199s] Cell ORCA_TOP LLGs are deleted
[05/07 01:30:41   4199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:41   4199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:41   4199s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5903.3M, EPOCH TIME: 1746606641.070230
[05/07 01:30:41   4199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:41   4199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:41   4199s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5903.3M, EPOCH TIME: 1746606641.072687
[05/07 01:30:41   4199s] Max number of tech site patterns supported in site array is 256.
[05/07 01:30:41   4199s] Core basic site is unit
[05/07 01:30:41   4199s] After signature check, allow fast init is false, keep pre-filter is true.
[05/07 01:30:41   4199s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/07 01:30:41   4199s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:30:41   4199s] SiteArray: use 11,816,960 bytes
[05/07 01:30:41   4199s] SiteArray: current memory after site array memory allocation 5690.3M
[05/07 01:30:41   4199s] SiteArray: FP blocked sites are writable
[05/07 01:30:41   4199s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:30:41   4199s] SiteArray: use 1,466,368 bytes
[05/07 01:30:41   4199s] SiteArray: current memory after site array memory allocation 5691.7M
[05/07 01:30:41   4199s] SiteArray: FP blocked sites are writable
[05/07 01:30:41   4199s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5691.7M, EPOCH TIME: 1746606641.177397
[05/07 01:30:41   4199s] Process 71407 wires and vias for routing blockage analysis
[05/07 01:30:41   4199s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.210, REAL:0.040, MEM:5691.7M, EPOCH TIME: 1746606641.217319
[05/07 01:30:41   4199s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5691.7M, EPOCH TIME: 1746606641.217746
[05/07 01:30:41   4199s] Process 1340 wires and vias for routing blockage analysis
[05/07 01:30:41   4199s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.030, REAL:0.019, MEM:5691.7M, EPOCH TIME: 1746606641.236463
[05/07 01:30:41   4199s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:30:41   4199s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:30:41   4199s] Atter site array init, number of instance map data is 0.
[05/07 01:30:41   4199s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.550, REAL:0.244, MEM:5691.7M, EPOCH TIME: 1746606641.316352
[05/07 01:30:41   4199s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.580, REAL:0.273, MEM:5691.7M, EPOCH TIME: 1746606641.343523
[05/07 01:30:41   4199s] 
[05/07 01:30:41   4199s] Cell ORCA_TOP LLGs are deleted
[05/07 01:30:41   4199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2550).
[05/07 01:30:41   4199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:41   4199s] # Resetting pin-track-align track data.
[05/07 01:30:41   4199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:41   4199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:30:43   4202s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:30:43   4202s] UM:        1106.37            474         -0.337 ns         -0.337 ns  ccopt_design
[05/07 01:30:43   4202s] 
[05/07 01:30:43   4202s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:30:43   4202s] Severity  ID               Count  Summary                                  
[05/07 01:30:43   4202s] WARNING   IMPMSMV-1810      4294  Net %s, driver %s (cell %s) voltage %g d...
[05/07 01:30:43   4202s] WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
[05/07 01:30:43   4202s] WARNING   IMPSC-1001           4  Unable to trace scan chain "%s". Check t...
[05/07 01:30:43   4202s] WARNING   IMPSC-1138         268  In scan chain "%s" DEF ordered section, ...
[05/07 01:30:43   4202s] WARNING   IMPSC-1143           2  Unable to apply DEF ordered sections for...
[05/07 01:30:43   4202s] WARNING   IMPSC-1144           4  Scan chain "%s" was not traced through. ...
[05/07 01:30:43   4202s] WARNING   IMPSC-1117           2  Skip reordering scan chain "%s" because ...
[05/07 01:30:43   4202s] WARNING   IMPSC-1020           4  Instance's output pin "%s/%s" (Cell "%s"...
[05/07 01:30:43   4202s] WARNING   IMPOPT-3668          7  There are %d nets with MSV violations, t...
[05/07 01:30:43   4202s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-1059       10  Slackened off %s from %s to %s.          
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-2427       63  The target_max_trans %s is too high for ...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-5038        1  %d of %d net(s) are pre-routed or have t...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/07 01:30:43   4202s] WARNING   IMPCCOPT-1023        5  Did not meet the skew target of %s       
[05/07 01:30:43   4202s] WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
[05/07 01:30:43   4202s] WARNING   IMPPSP-1132          2  For techSite %s, have a total of %d rows...
[05/07 01:30:43   4202s] *** Message Summary: 4707 warning(s), 0 error(s)
[05/07 01:30:43   4202s] 
[05/07 01:30:43   4202s] *** ccopt_design #1 [finish] () : cpu/real = 0:18:26.2/0:07:54.5 (2.3), totSession cpu/real = 1:10:03.5/0:27:14.2 (2.6), mem = 5690.3M
[05/07 01:30:43   4202s] 
[05/07 01:30:43   4202s] =============================================================================================
[05/07 01:30:43   4202s]  Final TAT Report : ccopt_design #1                                             23.10-p003_1
[05/07 01:30:43   4202s] =============================================================================================
[05/07 01:30:43   4202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:30:43   4202s] ---------------------------------------------------------------------------------------------
[05/07 01:30:43   4202s] [ InitOpt                ]      1   0:00:29.7  (   6.3 % )     0:00:40.8 /  0:00:55.7    1.4
[05/07 01:30:43   4202s] [ WnsOpt                 ]      1   0:00:22.9  (   4.8 % )     0:00:27.0 /  0:00:24.4    0.9
[05/07 01:30:43   4202s] [ TnsOpt                 ]      3   0:00:11.8  (   2.5 % )     0:00:11.8 /  0:00:18.2    1.5
[05/07 01:30:43   4202s] [ GlobalOpt              ]      2   0:00:15.7  (   3.3 % )     0:00:15.7 /  0:00:33.1    2.1
[05/07 01:30:43   4202s] [ DrvOpt                 ]      4   0:00:19.0  (   4.0 % )     0:00:27.4 /  0:01:09.6    2.5
[05/07 01:30:43   4202s] [ SimplifyNetlist        ]      1   0:00:02.9  (   0.6 % )     0:00:02.9 /  0:00:04.4    1.5
[05/07 01:30:43   4202s] [ AreaOpt                ]      3   0:01:02.6  (  13.2 % )     0:01:05.9 /  0:03:48.4    3.5
[05/07 01:30:43   4202s] [ ViewPruning            ]     12   0:00:03.9  (   0.8 % )     0:00:05.5 /  0:00:16.7    3.0
[05/07 01:30:43   4202s] [ OptSummaryReport       ]      3   0:00:01.4  (   0.3 % )     0:00:19.5 /  0:01:01.7    3.2
[05/07 01:30:43   4202s] [ MetricReport           ]     20   0:00:07.5  (   1.6 % )     0:00:07.5 /  0:00:06.3    0.8
[05/07 01:30:43   4202s] [ DrvReport              ]      3   0:00:05.2  (   1.1 % )     0:00:05.2 /  0:00:08.2    1.6
[05/07 01:30:43   4202s] [ CongRefineRouteType    ]      2   0:00:01.8  (   0.4 % )     0:00:01.8 /  0:00:02.4    1.3
[05/07 01:30:43   4202s] [ LocalWireReclaim       ]      1   0:00:00.4  (   0.1 % )     0:00:53.1 /  0:01:58.3    2.2
[05/07 01:30:43   4202s] [ SlackTraversorInit     ]      7   0:00:00.6  (   0.1 % )     0:00:01.2 /  0:00:02.6    2.3
[05/07 01:30:43   4202s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 01:30:43   4202s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:43   4202s] [ PlacerInterfaceInit    ]      3   0:00:00.7  (   0.2 % )     0:00:01.4 /  0:00:03.6    2.6
[05/07 01:30:43   4202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:30:43   4202s] [ ReportCapViolation     ]      2   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:02.2    2.9
[05/07 01:30:43   4202s] [ IncrReplace            ]      1   0:00:04.0  (   0.9 % )     0:00:04.0 /  0:00:09.6    2.4
[05/07 01:30:43   4202s] [ RefinePlace            ]      9   0:01:16.5  (  16.1 % )     0:01:16.8 /  0:02:58.1    2.3
[05/07 01:30:43   4202s] [ DetailPlaceInit        ]      4   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:01.0    1.2
[05/07 01:30:43   4202s] [ CTS                    ]      1   0:01:46.7  (  22.5 % )     0:02:21.5 /  0:05:03.9    2.1
[05/07 01:30:43   4202s] [ EarlyGlobalRoute       ]      7   0:00:23.0  (   4.8 % )     0:00:23.0 /  0:00:49.1    2.1
[05/07 01:30:43   4202s] [ ExtractRC              ]      5   0:00:06.2  (   1.3 % )     0:00:06.2 /  0:00:06.2    1.0
[05/07 01:30:43   4202s] [ UpdateTimingGraph      ]      7   0:00:01.4  (   0.3 % )     0:00:25.9 /  0:01:53.7    4.4
[05/07 01:30:43   4202s] [ FullDelayCalc          ]      6   0:00:30.4  (   6.4 % )     0:00:30.4 /  0:02:27.0    4.8
[05/07 01:30:43   4202s] [ TimingUpdate           ]     46   0:00:16.4  (   3.5 % )     0:00:16.4 /  0:01:10.7    4.3
[05/07 01:30:43   4202s] [ TimingReport           ]      3   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:01.6    2.9
[05/07 01:30:43   4202s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:01.0    2.1
[05/07 01:30:43   4202s] [ IncrTimingUpdate       ]      7   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:02.0    3.7
[05/07 01:30:43   4202s] [ MISC                   ]          0:00:20.5  (   4.3 % )     0:00:20.5 /  0:00:25.3    1.2
[05/07 01:30:43   4202s] ---------------------------------------------------------------------------------------------
[05/07 01:30:43   4202s]  ccopt_design #1 TOTAL              0:07:54.5  ( 100.0 % )     0:07:54.5 /  0:18:26.2    2.3
[05/07 01:30:43   4202s] ---------------------------------------------------------------------------------------------
[05/07 01:30:43   4202s] 
[05/07 01:30:43   4202s] #% End ccopt_design (date=05/07 01:30:43, total cpu=0:18:26, real=0:07:54, peak res=4539.7M, current mem=3845.6M)
[05/07 01:30:43   4202s] <CMD> route_ccopt_clock_tree_nets
[05/07 01:30:45   4203s] Clock implementation routing...
[05/07 01:30:45   4203s]   Leaving CCOpt scope - Routing Tools...
[05/07 01:30:45   4203s] Net route status summary:
[05/07 01:30:45   4203s]   Clock:       317 (unrouted=11, trialRouted=1, noStatus=0, routed=0, fixed=305, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:30:45   4203s]   Non-clock: 42520 (unrouted=1172, trialRouted=41342, noStatus=6, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1172, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:30:45   4204s]   Routing using eGR in eGR->NR Step...
[05/07 01:30:45   4204s]     Early Global Route - eGR->Nr High Frequency step...
[05/07 01:30:45   4204s] (ccopt eGR): There are 310 nets to be routed. 0 nets have skip routing designation.
[05/07 01:30:45   4204s] (ccopt eGR): There are 310 nets for routing of which 299 have one or more fixed wires.
[05/07 01:30:45   4204s] (ccopt eGR): Start to route 310 all nets
[05/07 01:30:45   4204s] Running pre-eGR process
[05/07 01:30:45   4204s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.92 MB )
[05/07 01:30:45   4204s] (I)      Initializing eGR engine (clean)
[05/07 01:30:45   4204s] Set min layer with default ( 2 )
[05/07 01:30:45   4204s] Set max layer with default ( 127 )
[05/07 01:30:45   4204s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:30:45   4204s] Min route layer (adjusted) = 2
[05/07 01:30:45   4204s] Max route layer (adjusted) = 10
[05/07 01:30:45   4204s] (I)      clean place blk overflow:
[05/07 01:30:45   4204s] (I)      H : enabled 1.00 0
[05/07 01:30:45   4204s] (I)      V : enabled 1.00 0
[05/07 01:30:45   4204s] (I)      Initializing eGR engine (clean)
[05/07 01:30:45   4204s] Set min layer with default ( 2 )
[05/07 01:30:45   4204s] Set max layer with default ( 127 )
[05/07 01:30:45   4204s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:30:45   4204s] Min route layer (adjusted) = 2
[05/07 01:30:45   4204s] Max route layer (adjusted) = 10
[05/07 01:30:45   4204s] (I)      clean place blk overflow:
[05/07 01:30:45   4204s] (I)      H : enabled 1.00 0
[05/07 01:30:45   4204s] (I)      V : enabled 1.00 0
[05/07 01:30:45   4204s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.92 MB )
[05/07 01:30:45   4204s] (I)      Running eGR Cong Clean flow
[05/07 01:30:45   4204s] (I)      # wire layers (front) : 11
[05/07 01:30:45   4204s] (I)      # wire layers (back)  : 0
[05/07 01:30:45   4204s] (I)      min wire layer : 1
[05/07 01:30:45   4204s] (I)      max wire layer : 10
[05/07 01:30:45   4204s] (I)      # cut layers (front) : 10
[05/07 01:30:45   4204s] (I)      # cut layers (back)  : 0
[05/07 01:30:45   4204s] (I)      min cut layer : 1
[05/07 01:30:45   4204s] (I)      max cut layer : 9
[05/07 01:30:45   4204s] (I)      =================================== Layers ===================================
[05/07 01:30:45   4204s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:45   4204s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:30:45   4204s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:45   4204s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:30:45   4204s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:30:45   4204s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:30:45   4204s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:30:45   4204s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:30:45   4204s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:30:45   4204s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:30:45   4204s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:30:45   4204s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:30:45   4204s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:30:45   4204s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:30:45   4204s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:45   4204s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:30:45   4204s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:30:45   4204s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:30:45   4204s] (I)      Started Import and model ( Curr Mem: 4.92 MB )
[05/07 01:30:45   4204s] (I)      == Non-default Options ==
[05/07 01:30:45   4204s] (I)      Clean congestion better                            : true
[05/07 01:30:45   4204s] (I)      Estimate vias on DPT layer                         : true
[05/07 01:30:45   4204s] (I)      Rerouting rounds                                   : 10
[05/07 01:30:45   4204s] (I)      Clean congestion layer assignment rounds           : 3
[05/07 01:30:45   4204s] (I)      Layer constraints as soft constraints              : true
[05/07 01:30:45   4204s] (I)      Soft top layer                                     : true
[05/07 01:30:45   4204s] (I)      Skip prospective layer relax nets                  : true
[05/07 01:30:45   4204s] (I)      Better NDR handling                                : true
[05/07 01:30:45   4204s] (I)      Improved NDR modeling in LA                        : true
[05/07 01:30:45   4204s] (I)      Routing cost fix for NDR handling                  : true
[05/07 01:30:45   4204s] (I)      Block tracks for preroutes                         : true
[05/07 01:30:45   4204s] (I)      Assign IRoute by net group key                     : true
[05/07 01:30:45   4204s] (I)      Block unroutable channels                          : true
[05/07 01:30:45   4204s] (I)      Block unroutable channels 3D                       : true
[05/07 01:30:45   4204s] (I)      Bound layer relaxed segment wl                     : true
[05/07 01:30:45   4204s] (I)      Blocked pin reach length threshold                 : 2
[05/07 01:30:45   4204s] (I)      Check blockage within NDR space in TA              : true
[05/07 01:30:45   4204s] (I)      Skip must join for term with via pillar            : true
[05/07 01:30:45   4204s] (I)      Model find APA for IO pin                          : true
[05/07 01:30:45   4204s] (I)      On pin location for off pin term                   : true
[05/07 01:30:45   4204s] (I)      Handle EOL spacing                                 : true
[05/07 01:30:45   4204s] (I)      Merge PG vias by gap                               : true
[05/07 01:30:45   4204s] (I)      Maximum routing layer                              : 10
[05/07 01:30:45   4204s] (I)      Top routing layer                                  : 10
[05/07 01:30:45   4204s] (I)      Ignore routing layer                               : true
[05/07 01:30:45   4204s] (I)      Route selected nets only                           : true
[05/07 01:30:45   4204s] (I)      Refine MST                                         : true
[05/07 01:30:45   4204s] (I)      Honor PRL                                          : true
[05/07 01:30:45   4204s] (I)      Strong congestion aware                            : true
[05/07 01:30:45   4204s] (I)      Improved initial location for IRoutes              : true
[05/07 01:30:45   4204s] (I)      Multi panel TA                                     : true
[05/07 01:30:45   4204s] (I)      Penalize wire overlap                              : true
[05/07 01:30:45   4204s] (I)      Expand small instance blockage                     : true
[05/07 01:30:45   4204s] (I)      Reduce via in TA                                   : true
[05/07 01:30:45   4204s] (I)      SS-aware routing                                   : true
[05/07 01:30:45   4204s] (I)      Improve tree edge sharing                          : true
[05/07 01:30:45   4204s] (I)      Improve 2D via estimation                          : true
[05/07 01:30:45   4204s] (I)      Refine Steiner tree                                : true
[05/07 01:30:45   4204s] (I)      Build spine tree                                   : true
[05/07 01:30:45   4204s] (I)      Model pass through capacity                        : true
[05/07 01:30:45   4204s] (I)      Extend blockages by a half GCell                   : true
[05/07 01:30:45   4204s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/07 01:30:45   4204s] (I)      Consider pin shapes                                : true
[05/07 01:30:45   4204s] (I)      Consider pin shapes for all nodes                  : true
[05/07 01:30:45   4204s] (I)      Consider NR APA                                    : true
[05/07 01:30:45   4204s] (I)      Consider IO pin shape                              : true
[05/07 01:30:45   4204s] (I)      Fix pin connection bug                             : true
[05/07 01:30:45   4204s] (I)      Consider layer RC for local wires                  : true
[05/07 01:30:45   4204s] (I)      Honor layer constraint                             : true
[05/07 01:30:45   4204s] (I)      Route to clock mesh pin                            : true
[05/07 01:30:45   4204s] (I)      LA-aware pin escape length                         : 2
[05/07 01:30:45   4204s] (I)      Connect multiple ports                             : true
[05/07 01:30:45   4204s] (I)      Split for must join                                : true
[05/07 01:30:45   4204s] (I)      Number of threads                                  : 8
[05/07 01:30:45   4204s] (I)      Routing effort level                               : 10000
[05/07 01:30:45   4204s] (I)      Prefer layer length threshold                      : 8
[05/07 01:30:45   4204s] (I)      Overflow penalty cost                              : 10
[05/07 01:30:45   4204s] (I)      A-star cost                                        : 0.300000
[05/07 01:30:45   4204s] (I)      Misalignment cost                                  : 10.000000
[05/07 01:30:45   4204s] (I)      Threshold for short IRoute                         : 6
[05/07 01:30:45   4204s] (I)      Via cost during post routing                       : 1.000000
[05/07 01:30:45   4204s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/07 01:30:45   4204s] (I)      Source-to-sink ratio                               : 0.300000
[05/07 01:30:45   4204s] (I)      Scenic ratio bound                                 : 3.000000
[05/07 01:30:45   4204s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/07 01:30:45   4204s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/07 01:30:45   4204s] (I)      Layer demotion scenic scale                        : 1.000000
[05/07 01:30:45   4204s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/07 01:30:45   4204s] (I)      PG-aware similar topology routing                  : true
[05/07 01:30:45   4204s] (I)      Maze routing via cost fix                          : true
[05/07 01:30:45   4204s] (I)      Apply PRL on PG terms                              : true
[05/07 01:30:45   4204s] (I)      Apply PRL on obs objects                           : true
[05/07 01:30:45   4204s] (I)      Handle range-type spacing rules                    : true
[05/07 01:30:45   4204s] (I)      PG gap threshold multiplier                        : 10.000000
[05/07 01:30:45   4204s] (I)      Parallel spacing query fix                         : true
[05/07 01:30:45   4204s] (I)      Force source to root IR                            : true
[05/07 01:30:45   4204s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/07 01:30:45   4204s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/07 01:30:45   4204s] (I)      Route tie net to shape                             : auto
[05/07 01:30:45   4204s] (I)      Do not relax to DPT layer                          : true
[05/07 01:30:45   4204s] (I)      No DPT in post routing                             : true
[05/07 01:30:45   4204s] (I)      Modeling PG via merging fix                        : true
[05/07 01:30:45   4204s] (I)      Shield aware TA                                    : true
[05/07 01:30:45   4204s] (I)      Strong shield aware TA                             : true
[05/07 01:30:45   4204s] (I)      Overflow calculation fix in LA                     : true
[05/07 01:30:45   4204s] (I)      Post routing fix                                   : true
[05/07 01:30:45   4204s] (I)      Strong post routing                                : true
[05/07 01:30:45   4204s] (I)      Violation on path threshold                        : 1
[05/07 01:30:45   4204s] (I)      Pass through capacity modeling                     : true
[05/07 01:30:45   4204s] (I)      Read layer and via RC                              : true
[05/07 01:30:45   4204s] (I)      Select the non-relaxed segments in post routing stage : true
[05/07 01:30:45   4204s] (I)      Select term pin box for io pin                     : true
[05/07 01:30:45   4204s] (I)      Penalize NDR sharing                               : true
[05/07 01:30:45   4204s] (I)      Enable special modeling                            : false
[05/07 01:30:45   4204s] (I)      Keep fixed segments                                : true
[05/07 01:30:45   4204s] (I)      Reorder net groups by key                          : true
[05/07 01:30:45   4204s] (I)      Increase net scenic ratio                          : true
[05/07 01:30:45   4204s] (I)      Method to set GCell size                           : row
[05/07 01:30:45   4204s] (I)      Connect multiple ports and must join fix           : true
[05/07 01:30:45   4204s] (I)      Avoid high resistance layers                       : true
[05/07 01:30:45   4204s] (I)      Segment length threshold                           : 1
[05/07 01:30:45   4204s] (I)      Model find APA for IO pin fix                      : true
[05/07 01:30:45   4204s] (I)      Avoid connecting non-metal layers                  : true
[05/07 01:30:45   4204s] (I)      Use track pitch for NDR                            : true
[05/07 01:30:45   4204s] (I)      Decide max and min layer to relax with layer difference : true
[05/07 01:30:45   4204s] (I)      Handle non-default track width                     : false
[05/07 01:30:45   4204s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:30:45   4204s] (I)      Counted 63817 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:30:45   4204s] (I)      ============== Pin Summary ==============
[05/07 01:30:45   4204s] (I)      +-------+--------+---------+------------+
[05/07 01:30:45   4204s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:30:45   4204s] (I)      +-------+--------+---------+------------+
[05/07 01:30:45   4204s] (I)      |     1 | 158413 |  100.00 |        Pin |
[05/07 01:30:45   4204s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:30:45   4204s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:30:45   4204s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:30:45   4204s] (I)      +-------+--------+---------+------------+
[05/07 01:30:45   4204s] (I)      Use row-based GCell size
[05/07 01:30:45   4204s] (I)      Use row-based GCell align
[05/07 01:30:45   4204s] (I)      layer 0 area = 10000
[05/07 01:30:45   4204s] (I)      layer 1 area = 16000
[05/07 01:30:45   4204s] (I)      layer 2 area = 16000
[05/07 01:30:45   4204s] (I)      layer 3 area = 16000
[05/07 01:30:45   4204s] (I)      layer 4 area = 16000
[05/07 01:30:45   4204s] (I)      layer 5 area = 16000
[05/07 01:30:45   4204s] (I)      layer 6 area = 16000
[05/07 01:30:45   4204s] (I)      layer 7 area = 16000
[05/07 01:30:45   4204s] (I)      layer 8 area = 55000
[05/07 01:30:45   4204s] (I)      layer 9 area = 4000000
[05/07 01:30:45   4204s] (I)      GCell unit size   : 1672
[05/07 01:30:45   4204s] (I)      GCell multiplier  : 1
[05/07 01:30:45   4204s] (I)      GCell row height  : 1672
[05/07 01:30:45   4204s] (I)      Actual row height : 1672
[05/07 01:30:45   4204s] (I)      GCell align ref   : 10032 10032
[05/07 01:30:45   4204s] [NR-eGR] Track table information for default rule: 
[05/07 01:30:45   4204s] [NR-eGR] M1 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M2 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M3 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M4 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M5 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M6 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M7 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M8 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] M9 has single uniform track structure
[05/07 01:30:45   4204s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:30:45   4204s] (I)      ============== Default via ===============
[05/07 01:30:45   4204s] (I)      +---+------------------+-----------------+
[05/07 01:30:45   4204s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:30:45   4204s] (I)      +---+------------------+-----------------+
[05/07 01:30:45   4204s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:30:45   4204s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:30:45   4204s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:30:45   4204s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:30:45   4204s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:30:45   4204s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:30:45   4204s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:30:45   4204s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:30:45   4204s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:30:45   4204s] (I)      +---+------------------+-----------------+
[05/07 01:30:45   4204s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:30:45   4204s] [NR-eGR] Read 5206 PG shapes
[05/07 01:30:45   4204s] [NR-eGR] Read 0 clock shapes
[05/07 01:30:45   4204s] [NR-eGR] Read 0 other shapes
[05/07 01:30:45   4204s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:30:45   4204s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:30:45   4204s] [NR-eGR] #PG Blockages       : 5206
[05/07 01:30:45   4204s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:30:45   4204s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:30:45   4204s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:30:45   4204s] [NR-eGR] #Other Blockages    : 0
[05/07 01:30:45   4204s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:30:45   4204s] (I)      Custom ignore net properties:
[05/07 01:30:45   4204s] (I)      1 : NotLegal
[05/07 01:30:45   4204s] (I)      2 : NotSelected
[05/07 01:30:45   4204s] (I)      Default ignore net properties:
[05/07 01:30:45   4204s] (I)      1 : Special
[05/07 01:30:45   4204s] (I)      2 : Analog
[05/07 01:30:45   4204s] (I)      3 : Fixed
[05/07 01:30:45   4204s] (I)      4 : Skipped
[05/07 01:30:45   4204s] (I)      5 : MixedSignal
[05/07 01:30:45   4204s] (I)      Prerouted net properties:
[05/07 01:30:45   4204s] (I)      1 : NotLegal
[05/07 01:30:45   4204s] (I)      2 : Special
[05/07 01:30:45   4204s] (I)      3 : Analog
[05/07 01:30:45   4204s] (I)      4 : Fixed
[05/07 01:30:45   4204s] (I)      5 : Skipped
[05/07 01:30:45   4204s] (I)      6 : MixedSignal
[05/07 01:30:46   4204s] [NR-eGR] Early global route reroute 299 out of 41647 routable nets
[05/07 01:30:46   4204s] [NR-eGR] #prerouted nets         : 7
[05/07 01:30:46   4204s] [NR-eGR] #prerouted special nets : 0
[05/07 01:30:46   4204s] [NR-eGR] #prerouted wires        : 284
[05/07 01:30:46   4204s] [NR-eGR] Read 41654 nets ( ignored 41355 )
[05/07 01:30:46   4204s] (I)        Front-side 41654 ( ignored 41355 )
[05/07 01:30:46   4204s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:30:46   4204s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:30:46   4204s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/07 01:30:46   4204s] [NR-eGR] #via pillars        : 0
[05/07 01:30:46   4204s] [NR-eGR] #must join all port : 0
[05/07 01:30:46   4204s] [NR-eGR] #multiple ports     : 0
[05/07 01:30:46   4204s] [NR-eGR] #has must join      : 0
[05/07 01:30:46   4204s] (I)      Reading macro buffers
[05/07 01:30:46   4204s] (I)      Number of macros with buffers: 0
[05/07 01:30:46   4204s] (I)      ======= RC Report: Rule 0 ========
[05/07 01:30:46   4204s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:30:46   4204s] (I)      ----------------------------------
[05/07 01:30:46   4204s] (I)          M2         1.786        0.188 
[05/07 01:30:46   4204s] (I)          M3         1.786        0.131 
[05/07 01:30:46   4204s] (I)          M4         1.786        0.131 
[05/07 01:30:46   4204s] (I)          M5         1.786        0.108 
[05/07 01:30:46   4204s] (I)          M6         1.786        0.108 
[05/07 01:30:46   4204s] (I)          M7         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M8         1.786        0.091 
[05/07 01:30:46   4204s] (I)          M9         1.750        0.115 
[05/07 01:30:46   4204s] (I)        MRDL         0.175        0.125 
[05/07 01:30:46   4204s] (I)      ======= RC Report: Rule 1 ========
[05/07 01:30:46   4204s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:30:46   4204s] (I)      ----------------------------------
[05/07 01:30:46   4204s] (I)          M2         1.786        0.164 
[05/07 01:30:46   4204s] (I)          M3         1.786        0.109 
[05/07 01:30:46   4204s] (I)          M4         1.786        0.109 
[05/07 01:30:46   4204s] (I)          M5         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M6         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M7         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M8         1.786        0.091 
[05/07 01:30:46   4204s] (I)          M9         1.750        0.107 
[05/07 01:30:46   4204s] (I)        MRDL         0.175        0.122 
[05/07 01:30:46   4204s] (I)      ======= RC Report: Rule 2 ========
[05/07 01:30:46   4204s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:30:46   4204s] (I)      ----------------------------------
[05/07 01:30:46   4204s] (I)          M2         1.786        0.131 
[05/07 01:30:46   4204s] (I)          M3         1.786        0.104 
[05/07 01:30:46   4204s] (I)          M4         1.786        0.104 
[05/07 01:30:46   4204s] (I)          M5         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M6         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M7         1.786        0.089 
[05/07 01:30:46   4204s] (I)          M8         1.786        0.091 
[05/07 01:30:46   4204s] (I)          M9         1.750        0.107 
[05/07 01:30:46   4204s] (I)        MRDL         0.175        0.115 
[05/07 01:30:46   4204s] (I)      ====== RC Report: CTS_RULE =======
[05/07 01:30:46   4204s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/07 01:30:46   4204s] (I)      ----------------------------------
[05/07 01:30:46   4204s] (I)          M2         1.786        0.131 
[05/07 01:30:46   4204s] (I)          M3         0.893        0.151 
[05/07 01:30:46   4204s] (I)          M4         0.893        0.151 
[05/07 01:30:46   4204s] (I)          M5         0.893        0.123 
[05/07 01:30:46   4204s] (I)          M6         0.893        0.123 
[05/07 01:30:46   4204s] (I)          M7         0.893        0.110 
[05/07 01:30:46   4204s] (I)          M8         0.893        0.112 
[05/07 01:30:46   4204s] (I)          M9         1.750        0.115 
[05/07 01:30:46   4204s] (I)        MRDL         0.175        0.125 
[05/07 01:30:46   4204s] (I)      early_global_route_priority property id does not exist.
[05/07 01:30:46   4204s] (I)      Read Num Blocks=92600  Num Prerouted Wires=284  Num CS=0
[05/07 01:30:46   4204s] (I)      Layer 1 (V) : #blockages 24925 : #preroutes 59
[05/07 01:30:46   4204s] (I)      Layer 2 (H) : #blockages 17044 : #preroutes 32
[05/07 01:30:46   4205s] (I)      Layer 3 (V) : #blockages 16897 : #preroutes 33
[05/07 01:30:46   4205s] (I)      Layer 4 (H) : #blockages 15918 : #preroutes 30
[05/07 01:30:46   4205s] (I)      Layer 5 (V) : #blockages 8434 : #preroutes 40
[05/07 01:30:46   4205s] (I)      Layer 6 (H) : #blockages 8546 : #preroutes 67
[05/07 01:30:46   4205s] (I)      Layer 7 (V) : #blockages 836 : #preroutes 23
[05/07 01:30:46   4205s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/07 01:30:46   4205s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:30:46   4205s] (I)      Moved 49 terms for better access 
[05/07 01:30:46   4205s] (I)      Number of ignored nets                =  41355
[05/07 01:30:46   4205s] (I)      Number of connected nets              =      0
[05/07 01:30:46   4205s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[05/07 01:30:46   4205s] (I)      Number of clock nets                  =    306.  Ignored: No
[05/07 01:30:46   4205s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:30:46   4205s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:30:46   4205s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:30:46   4205s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:30:46   4205s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:30:46   4205s] [NR-eGR] There are 299 clock nets ( 299 with NDR ).
[05/07 01:30:46   4205s] (I)      Ndr track 0 does not exist
[05/07 01:30:46   4205s] (I)      Ndr track 0 does not exist
[05/07 01:30:46   4205s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:30:46   4205s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:30:46   4205s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:30:46   4205s] (I)      Site width          :   152  (dbu)
[05/07 01:30:46   4205s] (I)      Row height          :  1672  (dbu)
[05/07 01:30:46   4205s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:30:46   4205s] (I)      GCell width         :  1672  (dbu)
[05/07 01:30:46   4205s] (I)      GCell height        :  1672  (dbu)
[05/07 01:30:46   4205s] (I)      Grid                :   588   356    10
[05/07 01:30:46   4205s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:30:46   4205s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:30:46   4205s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:30:46   4205s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:30:46   4205s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:30:46   4205s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:30:46   4205s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:30:46   4205s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:30:46   4205s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:30:46   4205s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:30:46   4205s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:30:46   4205s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:30:46   4205s] (I)      --------------------------------------------------------
[05/07 01:30:46   4205s] 
[05/07 01:30:46   4205s] [NR-eGR] ============ Routing rule table ============
[05/07 01:30:46   4205s] [NR-eGR] Rule id: 1  Nets: 117
[05/07 01:30:46   4205s] [NR-eGR] Rule id: 2  Nets: 182
[05/07 01:30:46   4205s] [NR-eGR] ========================================
[05/07 01:30:46   4205s] [NR-eGR] 
[05/07 01:30:46   4205s] (I)      ======== NDR :  =========
[05/07 01:30:46   4205s] (I)      +--------------+--------+
[05/07 01:30:46   4205s] (I)      |           ID |      0 |
[05/07 01:30:46   4205s] (I)      |         Name |        |
[05/07 01:30:46   4205s] (I)      |      Default |    yes |
[05/07 01:30:46   4205s] (I)      |  Clk Special |     no |
[05/07 01:30:46   4205s] (I)      | Hard spacing |     no |
[05/07 01:30:46   4205s] (I)      |    NDR track | (none) |
[05/07 01:30:46   4205s] (I)      |      NDR via | (none) |
[05/07 01:30:46   4205s] (I)      |  Extra space |      0 |
[05/07 01:30:46   4205s] (I)      |      Shields |      0 |
[05/07 01:30:46   4205s] (I)      |   Demand (H) |      1 |
[05/07 01:30:46   4205s] (I)      |   Demand (V) |      1 |
[05/07 01:30:46   4205s] (I)      |        #Nets |      0 |
[05/07 01:30:46   4205s] (I)      +--------------+--------+
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      ======== NDR :  =========
[05/07 01:30:46   4205s] (I)      +--------------+--------+
[05/07 01:30:46   4205s] (I)      |           ID |      1 |
[05/07 01:30:46   4205s] (I)      |         Name |        |
[05/07 01:30:46   4205s] (I)      |      Default |     no |
[05/07 01:30:46   4205s] (I)      |  Clk Special |     no |
[05/07 01:30:46   4205s] (I)      | Hard spacing |     no |
[05/07 01:30:46   4205s] (I)      |    NDR track | (none) |
[05/07 01:30:46   4205s] (I)      |      NDR via | (none) |
[05/07 01:30:46   4205s] (I)      |  Extra space |      0 |
[05/07 01:30:46   4205s] (I)      |      Shields |      2 |
[05/07 01:30:46   4205s] (I)      |   Demand (H) |      3 |
[05/07 01:30:46   4205s] (I)      |   Demand (V) |      3 |
[05/07 01:30:46   4205s] (I)      |        #Nets |    117 |
[05/07 01:30:46   4205s] (I)      +--------------+--------+
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      ======== NDR :  =========
[05/07 01:30:46   4205s] (I)      +--------------+--------+
[05/07 01:30:46   4205s] (I)      |           ID |      2 |
[05/07 01:30:46   4205s] (I)      |         Name |        |
[05/07 01:30:46   4205s] (I)      |      Default |     no |
[05/07 01:30:46   4205s] (I)      |  Clk Special |     no |
[05/07 01:30:46   4205s] (I)      | Hard spacing |     no |
[05/07 01:30:46   4205s] (I)      |    NDR track | (none) |
[05/07 01:30:46   4205s] (I)      |      NDR via | (none) |
[05/07 01:30:46   4205s] (I)      |  Extra space |      1 |
[05/07 01:30:46   4205s] (I)      |      Shields |      0 |
[05/07 01:30:46   4205s] (I)      |   Demand (H) |      2 |
[05/07 01:30:46   4205s] (I)      |   Demand (V) |      2 |
[05/07 01:30:46   4205s] (I)      |        #Nets |    182 |
[05/07 01:30:46   4205s] (I)      +--------------+--------+
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:30:46   4205s] (I)      +--------------+----------+
[05/07 01:30:46   4205s] (I)      |           ID |        3 |
[05/07 01:30:46   4205s] (I)      |         Name | CTS_RULE |
[05/07 01:30:46   4205s] (I)      |      Default |       no |
[05/07 01:30:46   4205s] (I)      |  Clk Special |       no |
[05/07 01:30:46   4205s] (I)      | Hard spacing |       no |
[05/07 01:30:46   4205s] (I)      |    NDR track |   (none) |
[05/07 01:30:46   4205s] (I)      |      NDR via |   (none) |
[05/07 01:30:46   4205s] (I)      |  Extra space |        0 |
[05/07 01:30:46   4205s] (I)      |      Shields |        0 |
[05/07 01:30:46   4205s] (I)      |   Demand (H) |        3 |
[05/07 01:30:46   4205s] (I)      |   Demand (V) |        3 |
[05/07 01:30:46   4205s] (I)      |        #Nets |        0 |
[05/07 01:30:46   4205s] (I)      +--------------+----------+
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:30:46   4205s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:30:46   4205s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:30:46   4205s] (I)      =============== Blocked Tracks ===============
[05/07 01:30:46   4205s] (I)      +-------+---------+----------+---------------+
[05/07 01:30:46   4205s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:30:46   4205s] (I)      +-------+---------+----------+---------------+
[05/07 01:30:46   4205s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:30:46   4205s] (I)      |     2 | 2300828 |   986713 |        42.89% |
[05/07 01:30:46   4205s] (I)      |     3 | 1148364 |   468703 |        40.81% |
[05/07 01:30:46   4205s] (I)      |     4 | 1150592 |   493665 |        42.91% |
[05/07 01:30:46   4205s] (I)      |     5 |  573888 |   241522 |        42.09% |
[05/07 01:30:46   4205s] (I)      |     6 |  574940 |    20016 |         3.48% |
[05/07 01:30:46   4205s] (I)      |     7 |  286944 |    29696 |        10.35% |
[05/07 01:30:46   4205s] (I)      |     8 |  287292 |    24750 |         8.61% |
[05/07 01:30:46   4205s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:30:46   4205s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:30:46   4205s] (I)      +-------+---------+----------+---------------+
[05/07 01:30:46   4205s] (I)      Finished Import and model ( CPU: 0.90 sec, Real: 0.79 sec, Curr Mem: 4.95 MB )
[05/07 01:30:46   4205s] (I)      Delete wires for 299 nets (async)
[05/07 01:30:46   4205s] (I)      Reset routing kernel
[05/07 01:30:46   4205s] (I)      Started Global Routing ( Curr Mem: 4.95 MB )
[05/07 01:30:46   4205s] (I)      totalPins=4143  totalGlobalPin=4142 (99.98%)
[05/07 01:30:46   4205s] (I)      ================= Net Group Info =================
[05/07 01:30:46   4205s] (I)      +----+----------------+--------------+-----------+
[05/07 01:30:46   4205s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:30:46   4205s] (I)      +----+----------------+--------------+-----------+
[05/07 01:30:46   4205s] (I)      |  1 |            117 |        M5(5) |     M6(6) |
[05/07 01:30:46   4205s] (I)      |  2 |            182 |        M3(3) |     M4(4) |
[05/07 01:30:46   4205s] (I)      +----+----------------+--------------+-----------+
[05/07 01:30:46   4205s] (I)      total 2D Cap : 888357 = (333347 H, 555010 V)
[05/07 01:30:46   4205s] (I)      total 2D Demand : 64 = (28 H, 36 V)
[05/07 01:30:46   4205s] (I)      #blocked GCells = 1
[05/07 01:30:46   4205s] (I)      #regions = 11
[05/07 01:30:46   4205s] (I)      Adjusted 2 GCells for pin access
[05/07 01:30:46   4205s] [NR-eGR] Layer group 1: route 117 net(s) in layer range [5, 6]
[05/07 01:30:46   4205s] (I)      
[05/07 01:30:46   4205s] (I)      ============  Phase 1a Route ============
[05/07 01:30:46   4205s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/07 01:30:46   4205s] (I)      Usage: 7530 = (4582 H, 2948 V) = (1.37% H, 0.53% V) = (7.661e+03um H, 4.929e+03um V)
[05/07 01:30:46   4205s] (I)      
[05/07 01:30:46   4205s] (I)      ============  Phase 1b Route ============
[05/07 01:30:46   4205s] (I)      Usage: 7530 = (4582 H, 2948 V) = (1.37% H, 0.53% V) = (7.661e+03um H, 4.929e+03um V)
[05/07 01:30:46   4205s] (I)      Overflow of layer group 1: 0.19% H + 0.07% V. EstWL: 1.259016e+04um
[05/07 01:30:46   4205s] (I)      
[05/07 01:30:46   4205s] (I)      ============  Phase 1c Route ============
[05/07 01:30:46   4205s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:46   4205s] (I)      Usage: 7530 = (4582 H, 2948 V) = (1.37% H, 0.53% V) = (7.661e+03um H, 4.929e+03um V)
[05/07 01:30:46   4205s] (I)      
[05/07 01:30:46   4205s] (I)      ============  Phase 1d Route ============
[05/07 01:30:46   4205s] (I)      Usage: 7668 = (4611 H, 3057 V) = (1.38% H, 0.55% V) = (7.710e+03um H, 5.111e+03um V)
[05/07 01:30:46   4205s] (I)      
[05/07 01:30:46   4205s] (I)      ============  Phase 1e Route ============
[05/07 01:30:46   4205s] (I)      Usage: 7668 = (4611 H, 3057 V) = (1.38% H, 0.55% V) = (7.710e+03um H, 5.111e+03um V)
[05/07 01:30:46   4205s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.02% V. EstWL: 1.282090e+04um
[05/07 01:30:46   4205s] (I)      
[05/07 01:30:46   4205s] (I)      ============  Phase 1f Route ============
[05/07 01:30:46   4206s] (I)      Usage: 7749 = (4636 H, 3113 V) = (1.39% H, 0.56% V) = (7.751e+03um H, 5.205e+03um V)
[05/07 01:30:46   4206s] (I)      
[05/07 01:30:46   4206s] (I)      ============  Phase 1g Route ============
[05/07 01:30:46   4206s] (I)      Usage: 7371 = (4457 H, 2914 V) = (1.34% H, 0.53% V) = (7.452e+03um H, 4.872e+03um V)
[05/07 01:30:46   4206s] (I)      #Nets         : 117
[05/07 01:30:46   4206s] (I)      #Relaxed nets : 9
[05/07 01:30:46   4206s] (I)      Wire length   : 6492
[05/07 01:30:46   4206s] [NR-eGR] Create a new net group with 9 nets and layer range [5, 8]
[05/07 01:30:46   4206s] (I)      
[05/07 01:30:46   4206s] (I)      ============  Phase 1h Route ============
[05/07 01:30:46   4206s] (I)      Usage: 7356 = (4456 H, 2900 V) = (1.34% H, 0.52% V) = (7.450e+03um H, 4.849e+03um V)
[05/07 01:30:46   4206s] (I)      
[05/07 01:30:46   4206s] (I)      ============  Phase 1l Route ============
[05/07 01:30:47   4206s] (I)      total 2D Cap : 1346246 = (682771 H, 663475 V)
[05/07 01:30:47   4206s] (I)      total 2D Demand : 1854 = (678 H, 1176 V)
[05/07 01:30:47   4206s] (I)      #blocked GCells = 78269
[05/07 01:30:47   4206s] (I)      #regions = 45
[05/07 01:30:47   4206s] (I)      Adjusted 3 GCells for pin access
[05/07 01:30:47   4206s] [NR-eGR] Layer group 2: route 182 net(s) in layer range [3, 4]
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1a Route ============
[05/07 01:30:47   4206s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/07 01:30:47   4206s] (I)      Usage: 19766 = (11123 H, 8643 V) = (1.63% H, 1.30% V) = (1.860e+04um H, 1.445e+04um V)
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1b Route ============
[05/07 01:30:47   4206s] (I)      Usage: 19766 = (11123 H, 8643 V) = (1.63% H, 1.30% V) = (1.860e+04um H, 1.445e+04um V)
[05/07 01:30:47   4206s] (I)      Overflow of layer group 2: 0.04% H + 0.02% V. EstWL: 3.304875e+04um
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1c Route ============
[05/07 01:30:47   4206s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:47   4206s] (I)      Usage: 19766 = (11123 H, 8643 V) = (1.63% H, 1.30% V) = (1.860e+04um H, 1.445e+04um V)
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1d Route ============
[05/07 01:30:47   4206s] (I)      Usage: 19851 = (11127 H, 8724 V) = (1.63% H, 1.31% V) = (1.860e+04um H, 1.459e+04um V)
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1e Route ============
[05/07 01:30:47   4206s] (I)      Usage: 19851 = (11127 H, 8724 V) = (1.63% H, 1.31% V) = (1.860e+04um H, 1.459e+04um V)
[05/07 01:30:47   4206s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 3.319087e+04um
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1f Route ============
[05/07 01:30:47   4206s] (I)      Usage: 19864 = (11140 H, 8724 V) = (1.63% H, 1.31% V) = (1.863e+04um H, 1.459e+04um V)
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1g Route ============
[05/07 01:30:47   4206s] (I)      Usage: 19390 = (10833 H, 8557 V) = (1.59% H, 1.29% V) = (1.811e+04um H, 1.431e+04um V)
[05/07 01:30:47   4206s] (I)      #Nets         : 182
[05/07 01:30:47   4206s] (I)      #Relaxed nets : 13
[05/07 01:30:47   4206s] (I)      Wire length   : 11376
[05/07 01:30:47   4206s] [NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1h Route ============
[05/07 01:30:47   4206s] (I)      Usage: 19330 = (10816 H, 8514 V) = (1.58% H, 1.28% V) = (1.808e+04um H, 1.424e+04um V)
[05/07 01:30:47   4206s] (I)      
[05/07 01:30:47   4206s] (I)      ============  Phase 1l Route ============
[05/07 01:30:47   4207s] (I)      total 2D Cap : 1409018 = (591310 H, 817708 V)
[05/07 01:30:47   4207s] (I)      total 2D Demand : 25574 = (15694 H, 9880 V)
[05/07 01:30:47   4207s] (I)      #blocked GCells = 0
[05/07 01:30:47   4207s] (I)      #regions = 1
[05/07 01:30:47   4207s] (I)      Adjusted 0 GCells for pin access
[05/07 01:30:47   4207s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [5, 8]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1a Route ============
[05/07 01:30:47   4207s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/07 01:30:47   4207s] (I)      Usage: 20379 = (11604 H, 8775 V) = (1.96% H, 1.07% V) = (1.940e+04um H, 1.467e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1b Route ============
[05/07 01:30:47   4207s] (I)      Usage: 20379 = (11604 H, 8775 V) = (1.96% H, 1.07% V) = (1.940e+04um H, 1.467e+04um V)
[05/07 01:30:47   4207s] (I)      Overflow of layer group 3: 0.09% H + 0.04% V. EstWL: 3.407369e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1c Route ============
[05/07 01:30:47   4207s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:47   4207s] (I)      Usage: 20383 = (11604 H, 8779 V) = (1.96% H, 1.07% V) = (1.940e+04um H, 1.468e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1d Route ============
[05/07 01:30:47   4207s] (I)      Usage: 20404 = (11609 H, 8795 V) = (1.96% H, 1.08% V) = (1.941e+04um H, 1.471e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1e Route ============
[05/07 01:30:47   4207s] (I)      Usage: 20404 = (11609 H, 8795 V) = (1.96% H, 1.08% V) = (1.941e+04um H, 1.471e+04um V)
[05/07 01:30:47   4207s] [NR-eGR] Early Global Route overflow of layer group 3: 0.06% H + 0.04% V. EstWL: 3.411549e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1f Route ============
[05/07 01:30:47   4207s] (I)      Usage: 20480 = (11628 H, 8852 V) = (1.97% H, 1.08% V) = (1.944e+04um H, 1.480e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1g Route ============
[05/07 01:30:47   4207s] (I)      Usage: 20372 = (11592 H, 8780 V) = (1.96% H, 1.07% V) = (1.938e+04um H, 1.468e+04um V)
[05/07 01:30:47   4207s] (I)      #Nets         : 9
[05/07 01:30:47   4207s] (I)      #Relaxed nets : 3
[05/07 01:30:47   4207s] (I)      Wire length   : 749
[05/07 01:30:47   4207s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1h Route ============
[05/07 01:30:47   4207s] (I)      Usage: 20372 = (11592 H, 8780 V) = (1.96% H, 1.07% V) = (1.938e+04um H, 1.468e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1l Route ============
[05/07 01:30:47   4207s] (I)      total 2D Cap : 2241723 = (1019224 H, 1222499 V)
[05/07 01:30:47   4207s] (I)      total 2D Demand : 48112 = (28838 H, 19274 V)
[05/07 01:30:47   4207s] (I)      #blocked GCells = 0
[05/07 01:30:47   4207s] (I)      #regions = 11
[05/07 01:30:47   4207s] (I)      Adjusted 2 GCells for pin access
[05/07 01:30:47   4207s] [NR-eGR] Layer group 4: route 13 net(s) in layer range [3, 6]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1a Route ============
[05/07 01:30:47   4207s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/07 01:30:47   4207s] (I)      Usage: 21407 = (12175 H, 9232 V) = (1.19% H, 0.76% V) = (2.036e+04um H, 1.544e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1b Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21407 = (12175 H, 9232 V) = (1.19% H, 0.76% V) = (2.036e+04um H, 1.544e+04um V)
[05/07 01:30:47   4207s] (I)      Overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.579250e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1c Route ============
[05/07 01:30:47   4207s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:47   4207s] (I)      Usage: 21407 = (12175 H, 9232 V) = (1.19% H, 0.76% V) = (2.036e+04um H, 1.544e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1d Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21405 = (12175 H, 9230 V) = (1.19% H, 0.76% V) = (2.036e+04um H, 1.543e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1e Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21405 = (12175 H, 9230 V) = (1.19% H, 0.76% V) = (2.036e+04um H, 1.543e+04um V)
[05/07 01:30:47   4207s] [NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.578916e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1f Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21411 = (12186 H, 9225 V) = (1.20% H, 0.75% V) = (2.037e+04um H, 1.542e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1g Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21049 = (11932 H, 9117 V) = (1.17% H, 0.75% V) = (1.995e+04um H, 1.524e+04um V)
[05/07 01:30:47   4207s] (I)      #Nets         : 13
[05/07 01:30:47   4207s] (I)      #Relaxed nets : 9
[05/07 01:30:47   4207s] (I)      Wire length   : 89
[05/07 01:30:47   4207s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1h Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21049 = (11933 H, 9116 V) = (1.17% H, 0.75% V) = (1.995e+04um H, 1.524e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1l Route ============
[05/07 01:30:47   4207s] (I)      total 2D Cap : 1553554 = (735846 H, 817708 V)
[05/07 01:30:47   4207s] (I)      total 2D Demand : 28563 = (17930 H, 10633 V)
[05/07 01:30:47   4207s] (I)      #blocked GCells = 0
[05/07 01:30:47   4207s] (I)      #regions = 1
[05/07 01:30:47   4207s] (I)      Adjusted 0 GCells for pin access
[05/07 01:30:47   4207s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [5, 9]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1a Route ============
[05/07 01:30:47   4207s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:30:47   4207s] (I)      Usage: 21365 = (12181 H, 9184 V) = (1.66% H, 1.12% V) = (2.037e+04um H, 1.536e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1b Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21365 = (12181 H, 9184 V) = (1.66% H, 1.12% V) = (2.037e+04um H, 1.536e+04um V)
[05/07 01:30:47   4207s] (I)      Overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 3.572228e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1c Route ============
[05/07 01:30:47   4207s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:47   4207s] (I)      Usage: 21365 = (12181 H, 9184 V) = (1.66% H, 1.12% V) = (2.037e+04um H, 1.536e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1d Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21381 = (12183 H, 9198 V) = (1.66% H, 1.12% V) = (2.037e+04um H, 1.538e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1e Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21381 = (12183 H, 9198 V) = (1.66% H, 1.12% V) = (2.037e+04um H, 1.538e+04um V)
[05/07 01:30:47   4207s] [NR-eGR] Early Global Route overflow of layer group 5: 0.01% H + 0.05% V. EstWL: 3.574903e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1f Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21390 = (12192 H, 9198 V) = (1.66% H, 1.12% V) = (2.039e+04um H, 1.538e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1g Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21338 = (12169 H, 9169 V) = (1.65% H, 1.12% V) = (2.035e+04um H, 1.533e+04um V)
[05/07 01:30:47   4207s] (I)      #Nets         : 3
[05/07 01:30:47   4207s] (I)      #Relaxed nets : 3
[05/07 01:30:47   4207s] (I)      Wire length   : 0
[05/07 01:30:47   4207s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1h Route ============
[05/07 01:30:47   4207s] (I)      Usage: 21338 = (12169 H, 9169 V) = (1.65% H, 1.12% V) = (2.035e+04um H, 1.533e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1l Route ============
[05/07 01:30:47   4207s] (I)      total 2D Cap : 2762631 = (1277381 H, 1485250 V)
[05/07 01:30:47   4207s] (I)      total 2D Demand : 51550 = (31726 H, 19824 V)
[05/07 01:30:47   4207s] (I)      #blocked GCells = 0
[05/07 01:30:47   4207s] (I)      #regions = 1
[05/07 01:30:47   4207s] (I)      Adjusted 0 GCells for pin access
[05/07 01:30:47   4207s] [NR-eGR] Layer group 6: route 9 net(s) in layer range [3, 8]
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1a Route ============
[05/07 01:30:47   4207s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 01:30:47   4207s] (I)      Usage: 22207 = (12705 H, 9502 V) = (0.99% H, 0.64% V) = (2.124e+04um H, 1.589e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1b Route ============
[05/07 01:30:47   4207s] (I)      Usage: 22207 = (12705 H, 9502 V) = (0.99% H, 0.64% V) = (2.124e+04um H, 1.589e+04um V)
[05/07 01:30:47   4207s] (I)      Overflow of layer group 6: 0.10% H + 0.00% V. EstWL: 3.713010e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1c Route ============
[05/07 01:30:47   4207s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:47   4207s] (I)      Usage: 22214 = (12705 H, 9509 V) = (0.99% H, 0.64% V) = (2.124e+04um H, 1.590e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1d Route ============
[05/07 01:30:47   4207s] (I)      Usage: 22218 = (12705 H, 9513 V) = (0.99% H, 0.64% V) = (2.124e+04um H, 1.591e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1e Route ============
[05/07 01:30:47   4207s] (I)      Usage: 22218 = (12705 H, 9513 V) = (0.99% H, 0.64% V) = (2.124e+04um H, 1.591e+04um V)
[05/07 01:30:47   4207s] [NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 3.714850e+04um
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1f Route ============
[05/07 01:30:47   4207s] (I)      Usage: 22215 = (12705 H, 9510 V) = (0.99% H, 0.64% V) = (2.124e+04um H, 1.590e+04um V)
[05/07 01:30:47   4207s] (I)      
[05/07 01:30:47   4207s] (I)      ============  Phase 1g Route ============
[05/07 01:30:48   4207s] (I)      Usage: 22162 = (12680 H, 9482 V) = (0.99% H, 0.64% V) = (2.120e+04um H, 1.585e+04um V)
[05/07 01:30:48   4207s] (I)      #Nets         : 9
[05/07 01:30:48   4207s] (I)      #Relaxed nets : 7
[05/07 01:30:48   4207s] (I)      Wire length   : 393
[05/07 01:30:48   4207s] [NR-eGR] Move 7 nets to the existing net group with layer range [3, 9]
[05/07 01:30:48   4207s] (I)      
[05/07 01:30:48   4207s] (I)      ============  Phase 1h Route ============
[05/07 01:30:48   4207s] (I)      Usage: 22162 = (12680 H, 9482 V) = (0.99% H, 0.64% V) = (2.120e+04um H, 1.585e+04um V)
[05/07 01:30:48   4207s] (I)      
[05/07 01:30:48   4207s] (I)      ============  Phase 1l Route ============
[05/07 01:30:48   4208s] (I)      routed 42 hard fixed segments
[05/07 01:30:48   4208s] (I)      total 2D Cap : 2906181 = (1420931 H, 1485250 V)
[05/07 01:30:48   4208s] (I)      total 2D Demand : 52585 = (32568 H, 20017 V)
[05/07 01:30:48   4208s] (I)      #blocked GCells = 0
[05/07 01:30:48   4208s] (I)      #regions = 1
[05/07 01:30:48   4208s] (I)      Adjusted 0 GCells for pin access
[05/07 01:30:48   4208s] [NR-eGR] Layer group 7: route 10 net(s) in layer range [3, 9]
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1a Route ============
[05/07 01:30:48   4208s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[05/07 01:30:48   4208s] (I)      Usage: 23271 = (13415 H, 9856 V) = (0.94% H, 0.66% V) = (2.243e+04um H, 1.648e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1b Route ============
[05/07 01:30:48   4208s] (I)      Usage: 23271 = (13415 H, 9856 V) = (0.94% H, 0.66% V) = (2.243e+04um H, 1.648e+04um V)
[05/07 01:30:48   4208s] (I)      Overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.890911e+04um
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1c Route ============
[05/07 01:30:48   4208s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:48   4208s] (I)      Usage: 23271 = (13415 H, 9856 V) = (0.94% H, 0.66% V) = (2.243e+04um H, 1.648e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1d Route ============
[05/07 01:30:48   4208s] (I)      Usage: 23271 = (13415 H, 9856 V) = (0.94% H, 0.66% V) = (2.243e+04um H, 1.648e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1e Route ============
[05/07 01:30:48   4208s] (I)      Usage: 23271 = (13415 H, 9856 V) = (0.94% H, 0.66% V) = (2.243e+04um H, 1.648e+04um V)
[05/07 01:30:48   4208s] [NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.890911e+04um
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1f Route ============
[05/07 01:30:48   4208s] (I)      Usage: 23271 = (13415 H, 9856 V) = (0.94% H, 0.66% V) = (2.243e+04um H, 1.648e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1g Route ============
[05/07 01:30:48   4208s] (I)      Usage: 23195 = (13376 H, 9819 V) = (0.94% H, 0.66% V) = (2.236e+04um H, 1.642e+04um V)
[05/07 01:30:48   4208s] (I)      #Nets         : 10
[05/07 01:30:48   4208s] (I)      #Relaxed nets : 9
[05/07 01:30:48   4208s] (I)      Wire length   : 94
[05/07 01:30:48   4208s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 9]
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1h Route ============
[05/07 01:30:48   4208s] (I)      Usage: 23195 = (13376 H, 9819 V) = (0.94% H, 0.66% V) = (2.236e+04um H, 1.642e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1l Route ============
[05/07 01:30:48   4208s] (I)      routed 123 hard fixed segments
[05/07 01:30:48   4208s] (I)      total 2D Cap : 4266678 = (1420931 H, 2845747 V)
[05/07 01:30:48   4208s] (I)      total 2D Demand : 58379 = (32832 H, 25547 V)
[05/07 01:30:48   4208s] (I)      #blocked GCells = 0
[05/07 01:30:48   4208s] (I)      #regions = 1
[05/07 01:30:48   4208s] (I)      Adjusted 0 GCells for pin access
[05/07 01:30:48   4208s] [NR-eGR] Layer group 8: route 9 net(s) in layer range [2, 9]
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1a Route ============
[05/07 01:30:48   4208s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[05/07 01:30:48   4208s] (I)      Usage: 24596 = (14230 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1b Route ============
[05/07 01:30:48   4208s] (I)      Usage: 24596 = (14230 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] (I)      Overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.112451e+04um
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1c Route ============
[05/07 01:30:48   4208s] (I)      Level2 Grid: 118 x 72
[05/07 01:30:48   4208s] (I)      Usage: 24596 = (14230 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1d Route ============
[05/07 01:30:48   4208s] (I)      Usage: 24596 = (14230 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1e Route ============
[05/07 01:30:48   4208s] (I)      Usage: 24596 = (14230 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] [NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.112451e+04um
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1f Route ============
[05/07 01:30:48   4208s] (I)      Usage: 24596 = (14230 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1g Route ============
[05/07 01:30:48   4208s] (I)      Usage: 24593 = (14225 H, 10368 V) = (1.00% H, 0.36% V) = (2.378e+04um H, 1.734e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1h Route ============
[05/07 01:30:48   4208s] (I)      Usage: 24592 = (14226 H, 10366 V) = (1.00% H, 0.36% V) = (2.379e+04um H, 1.733e+04um V)
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] (I)      ============  Phase 1l Route ============
[05/07 01:30:48   4208s] (I)      
[05/07 01:30:48   4208s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:30:48   4208s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:30:48   4208s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:30:48   4208s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/07 01:30:48   4208s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:30:48   4208s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR]      M3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR]      M4 ( 4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR]      M5 ( 5)       245( 0.19%)         0( 0.00%)   ( 0.19%) 
[05/07 01:30:48   4208s] [NR-eGR]      M6 ( 6)       315( 0.15%)        24( 0.01%)   ( 0.16%) 
[05/07 01:30:48   4208s] [NR-eGR]      M7 ( 7)        62( 0.03%)         4( 0.00%)   ( 0.03%) 
[05/07 01:30:48   4208s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:30:48   4208s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:30:48   4208s] [NR-eGR]        Total       630( 0.05%)        28( 0.00%)   ( 0.05%) 
[05/07 01:30:48   4208s] [NR-eGR] 
[05/07 01:30:48   4208s] (I)      Finished Global Routing ( CPU: 3.10 sec, Real: 1.80 sec, Curr Mem: 4.95 MB )
[05/07 01:30:48   4208s] (I)      Updating congestion map
[05/07 01:30:48   4208s] (I)      total 2D Cap : 4360314 = (1428390 H, 2931924 V)
[05/07 01:30:48   4208s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 01:30:48   4208s] (I)      Running track assignment and export wires
[05/07 01:30:48   4208s] (I)      ============= Track Assignment ============
[05/07 01:30:48   4208s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.93 MB )
[05/07 01:30:48   4208s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:30:48   4208s] (I)      Run Multi-thread track assignment
[05/07 01:30:48   4208s] (I)      Finished Track Assignment (8T) ( CPU: 0.33 sec, Real: 0.10 sec, Curr Mem: 4.97 MB )
[05/07 01:30:48   4208s] (I)      Started Export ( Curr Mem: 4.97 MB )
[05/07 01:30:48   4208s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:30:48   4208s] [NR-eGR] Total eGR-routed clock nets wire length: 33805um, number of vias: 12770
[05/07 01:30:48   4208s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:30:48   4208s] [NR-eGR] Report for selected net(s) only.
[05/07 01:30:48   4208s] [NR-eGR]               Length (um)   Vias 
[05/07 01:30:48   4208s] [NR-eGR] ---------------------------------
[05/07 01:30:48   4208s] [NR-eGR]  M1    (1H)             0   4094 
[05/07 01:30:48   4208s] [NR-eGR]  M2    (2V)          2650   4571 
[05/07 01:30:48   4208s] [NR-eGR]  M3    (3H)         10913   3160 
[05/07 01:30:48   4208s] [NR-eGR]  M4    (4V)          7682    433 
[05/07 01:30:48   4208s] [NR-eGR]  M5    (5H)          6985    346 
[05/07 01:30:48   4208s] [NR-eGR]  M6    (6V)          4256    122 
[05/07 01:30:48   4208s] [NR-eGR]  M7    (7H)          1260     44 
[05/07 01:30:48   4208s] [NR-eGR]  M8    (8V)            60      0 
[05/07 01:30:48   4208s] [NR-eGR]  M9    (9H)             0      0 
[05/07 01:30:48   4208s] [NR-eGR]  MRDL  (10V)            0      0 
[05/07 01:30:48   4208s] [NR-eGR] ---------------------------------
[05/07 01:30:48   4208s] [NR-eGR]        Total        33805  12770 
[05/07 01:30:48   4208s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:30:48   4208s] [NR-eGR] Total half perimeter of net bounding box: 26638um
[05/07 01:30:48   4208s] [NR-eGR] Total length: 33805um, number of vias: 12770
[05/07 01:30:48   4208s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:30:48   4208s] [NR-eGR] Total routed clock nets wire length: 33805um, number of vias: 12770
[05/07 01:30:48   4208s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:30:48   4209s] [NR-eGR]               Length (um)    Vias 
[05/07 01:30:48   4209s] [NR-eGR] ----------------------------------
[05/07 01:30:48   4209s] [NR-eGR]  M1    (1H)             0  160202 
[05/07 01:30:48   4209s] [NR-eGR]  M2    (2V)        226722  210291 
[05/07 01:30:48   4209s] [NR-eGR]  M3    (3H)        345727   65374 
[05/07 01:30:48   4209s] [NR-eGR]  M4    (4V)        136256   14730 
[05/07 01:30:48   4209s] [NR-eGR]  M5    (5H)        135931    4200 
[05/07 01:30:48   4209s] [NR-eGR]  M6    (6V)         44069    2230 
[05/07 01:30:48   4209s] [NR-eGR]  M7    (7H)         63483     376 
[05/07 01:30:48   4209s] [NR-eGR]  M8    (8V)          4305     103 
[05/07 01:30:48   4209s] [NR-eGR]  M9    (9H)          5603       0 
[05/07 01:30:48   4209s] [NR-eGR]  MRDL  (10V)            0       0 
[05/07 01:30:48   4209s] [NR-eGR] ----------------------------------
[05/07 01:30:48   4209s] [NR-eGR]        Total       962097  457506 
[05/07 01:30:48   4209s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:30:48   4209s] [NR-eGR] Total half perimeter of net bounding box: 836094um
[05/07 01:30:48   4209s] [NR-eGR] Total length: 962097um, number of vias: 457506
[05/07 01:30:48   4209s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:30:48   4209s] (I)      == Layer wire length by net rule ==
[05/07 01:30:48   4209s] (I)                     Default  CTS_RULE 
[05/07 01:30:48   4209s] (I)      ---------------------------------
[05/07 01:30:48   4209s] (I)       M1    (1H)        0um       0um 
[05/07 01:30:48   4209s] (I)       M2    (2V)   226709um      13um 
[05/07 01:30:48   4209s] (I)       M3    (3H)   345726um       1um 
[05/07 01:30:48   4209s] (I)       M4    (4V)   136255um       1um 
[05/07 01:30:48   4209s] (I)       M5    (5H)   135930um       1um 
[05/07 01:30:48   4209s] (I)       M6    (6V)    44061um       7um 
[05/07 01:30:48   4209s] (I)       M7    (7H)    62162um    1321um 
[05/07 01:30:48   4209s] (I)       M8    (8V)     3531um     775um 
[05/07 01:30:48   4209s] (I)       M9    (9H)     5603um       0um 
[05/07 01:30:48   4209s] (I)       MRDL  (10V)       0um       0um 
[05/07 01:30:48   4209s] (I)      ---------------------------------
[05/07 01:30:48   4209s] (I)             Total  959978um    2119um 
[05/07 01:30:48   4209s] (I)      == Layer via count by net rule ==
[05/07 01:30:48   4209s] (I)                    Default  CTS_RULE 
[05/07 01:30:48   4209s] (I)      --------------------------------
[05/07 01:30:48   4209s] (I)       M1    (1H)    160174        28 
[05/07 01:30:48   4209s] (I)       M2    (2V)    210263        28 
[05/07 01:30:48   4209s] (I)       M3    (3H)     65346        28 
[05/07 01:30:48   4209s] (I)       M4    (4V)     14702        28 
[05/07 01:30:48   4209s] (I)       M5    (5H)      4172        28 
[05/07 01:30:48   4209s] (I)       M6    (6V)      2201        29 
[05/07 01:30:48   4209s] (I)       M7    (7H)       338        38 
[05/07 01:30:48   4209s] (I)       M8    (8V)       103         0 
[05/07 01:30:48   4209s] (I)       M9    (9H)         0         0 
[05/07 01:30:48   4209s] (I)       MRDL  (10V)        0         0 
[05/07 01:30:48   4209s] (I)      --------------------------------
[05/07 01:30:48   4209s] (I)             Total   457299       207 
[05/07 01:30:49   4209s] (I)      Finished Export ( CPU: 1.32 sec, Real: 0.94 sec, Curr Mem: 4.83 MB )
[05/07 01:30:49   4209s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.75 sec, Real: 3.72 sec, Curr Mem: 4.82 MB )
[05/07 01:30:49   4209s] [NR-eGR] Finished Early Global Route ( CPU: 5.76 sec, Real: 3.74 sec, Curr Mem: 4.78 MB )
[05/07 01:30:49   4209s] (I)      ========================================== Runtime Summary ===========================================
[05/07 01:30:49   4209s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/07 01:30:49   4209s] (I)      ------------------------------------------------------------------------------------------------------
[05/07 01:30:49   4209s] (I)       Early Global Route                             100.00%  1248.47 sec  1252.21 sec  3.74 sec  5.76 sec 
[05/07 01:30:49   4209s] (I)       +-Early Global Route kernel                     99.49%  1248.48 sec  1252.20 sec  3.72 sec  5.75 sec 
[05/07 01:30:49   4209s] (I)       | +-Import and model                            21.23%  1248.49 sec  1249.28 sec  0.79 sec  0.90 sec 
[05/07 01:30:49   4209s] (I)       | | +-Create place DB                            6.03%  1248.49 sec  1248.71 sec  0.23 sec  0.22 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Import place data                        6.02%  1248.49 sec  1248.71 sec  0.23 sec  0.22 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Read instances and placement           1.28%  1248.49 sec  1248.53 sec  0.05 sec  0.05 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Read nets                              4.63%  1248.54 sec  1248.71 sec  0.17 sec  0.17 sec 
[05/07 01:30:49   4209s] (I)       | | +-Create route DB                           13.93%  1248.71 sec  1249.23 sec  0.52 sec  0.63 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Import route data (8T)                  13.89%  1248.71 sec  1249.23 sec  0.52 sec  0.63 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.52%  1248.75 sec  1248.80 sec  0.06 sec  0.14 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read routing blockages               0.00%  1248.75 sec  1248.75 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read instance blockages              0.42%  1248.75 sec  1248.76 sec  0.02 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read PG blockages                    0.98%  1248.76 sec  1248.80 sec  0.04 sec  0.13 sec 
[05/07 01:30:49   4209s] (I)       | | | | | | +-Allocate memory for PG via list    0.13%  1248.76 sec  1248.77 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read clock blockages                 0.00%  1248.80 sec  1248.80 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read other blockages                 0.00%  1248.80 sec  1248.80 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read halo blockages                  0.04%  1248.80 sec  1248.80 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1248.80 sec  1248.80 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Read blackboxes                        0.00%  1248.80 sec  1248.80 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Read prerouted                         6.17%  1248.80 sec  1249.03 sec  0.23 sec  0.24 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Read nets                              0.06%  1249.03 sec  1249.04 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Set up via pillars                     0.00%  1249.04 sec  1249.04 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Set up RC info                         0.05%  1249.04 sec  1249.05 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Initialize 3D grid graph               0.51%  1249.05 sec  1249.07 sec  0.02 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Model blockage capacity                4.23%  1249.07 sec  1249.23 sec  0.16 sec  0.17 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Initialize 3D capacity               3.89%  1249.07 sec  1249.21 sec  0.15 sec  0.16 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Move terms for access (8T)             0.12%  1249.23 sec  1249.23 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | +-Read aux data                              0.00%  1249.23 sec  1249.23 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | +-Others data preparation                    0.00%  1249.23 sec  1249.23 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | +-Create route kernel                        0.93%  1249.23 sec  1249.27 sec  0.03 sec  0.04 sec 
[05/07 01:30:49   4209s] (I)       | +-Global Routing                              48.09%  1249.28 sec  1251.08 sec  1.80 sec  3.10 sec 
[05/07 01:30:49   4209s] (I)       | | +-Initialization                             0.07%  1249.28 sec  1249.29 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | +-Net group 1                               15.64%  1249.29 sec  1249.87 sec  0.59 sec  1.30 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Generate topology (8T)                   0.13%  1249.29 sec  1249.29 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1a                                 0.27%  1249.32 sec  1249.33 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Pattern routing (8T)                   0.13%  1249.32 sec  1249.32 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.10%  1249.32 sec  1249.33 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1b                                 0.39%  1249.33 sec  1249.34 sec  0.01 sec  0.05 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Monotonic routing (8T)                 0.33%  1249.33 sec  1249.34 sec  0.01 sec  0.05 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1c                                 0.17%  1249.34 sec  1249.35 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Two level Routing                      0.16%  1249.34 sec  1249.35 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Two Level Routing (Regular)          0.05%  1249.34 sec  1249.34 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Two Level Routing (Strong)           0.04%  1249.34 sec  1249.35 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1d                                 8.53%  1249.35 sec  1249.67 sec  0.32 sec  0.71 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Detoured routing (8T)                  8.47%  1249.35 sec  1249.66 sec  0.32 sec  0.70 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1e                                 0.13%  1249.67 sec  1249.67 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Route legalization                     0.03%  1249.67 sec  1249.67 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  1249.67 sec  1249.67 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1f                                 2.01%  1249.67 sec  1249.75 sec  0.08 sec  0.08 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Congestion clean                       1.98%  1249.67 sec  1249.75 sec  0.07 sec  0.08 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1g                                 0.55%  1249.75 sec  1249.77 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Post Routing                           0.54%  1249.75 sec  1249.77 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1h                                 0.22%  1249.77 sec  1249.78 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Post Routing                           0.21%  1249.77 sec  1249.78 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1l                                 2.50%  1249.78 sec  1249.87 sec  0.09 sec  0.36 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Layer assignment (8T)                  2.02%  1249.78 sec  1249.85 sec  0.08 sec  0.34 sec 
[05/07 01:30:49   4209s] (I)       | | +-Net group 2                                9.08%  1249.87 sec  1250.21 sec  0.34 sec  0.68 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Generate topology (8T)                   0.35%  1249.87 sec  1249.89 sec  0.01 sec  0.06 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1a                                 0.45%  1249.93 sec  1249.95 sec  0.02 sec  0.03 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Pattern routing (8T)                   0.19%  1249.94 sec  1249.94 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.13%  1249.94 sec  1249.95 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1b                                 0.37%  1249.95 sec  1249.96 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Monotonic routing (8T)                 0.19%  1249.95 sec  1249.96 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1c                                 0.22%  1249.96 sec  1249.97 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Two level Routing                      0.21%  1249.96 sec  1249.97 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Two Level Routing (Regular)          0.06%  1249.97 sec  1249.97 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  1249.97 sec  1249.97 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1d                                 2.65%  1249.97 sec  1250.07 sec  0.10 sec  0.24 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Detoured routing (8T)                  2.64%  1249.97 sec  1250.07 sec  0.10 sec  0.24 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1e                                 0.06%  1250.07 sec  1250.07 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Route legalization                     0.03%  1250.07 sec  1250.07 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  1250.07 sec  1250.07 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1f                                 1.04%  1250.08 sec  1250.11 sec  0.04 sec  0.04 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Congestion clean                       1.03%  1250.08 sec  1250.11 sec  0.04 sec  0.04 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1g                                 0.75%  1250.11 sec  1250.14 sec  0.03 sec  0.03 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Post Routing                           0.74%  1250.11 sec  1250.14 sec  0.03 sec  0.03 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1h                                 0.44%  1250.15 sec  1250.16 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Post Routing                           0.42%  1250.15 sec  1250.16 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Phase 1l                                 1.36%  1250.16 sec  1250.21 sec  0.05 sec  0.18 sec 
[05/07 01:30:49   4209s] (I)       | | | | +-Layer assignment (8T)                  1.30%  1250.16 sec  1250.21 sec  0.05 sec  0.17 sec 
[05/07 01:30:49   4209s] (I)       | | +-Net group 3                                4.93%  1250.21 sec  1250.40 sec  0.18 sec  0.24 sec 
[05/07 01:30:49   4209s] (I)       | | | +-Generate topology (8T)                   0.09%  1250.21 sec  1250.22 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1a                                 0.23%  1250.24 sec  1250.25 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern routing (8T)                   0.12%  1250.24 sec  1250.25 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  1250.25 sec  1250.25 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1b                                 0.17%  1250.25 sec  1250.26 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Monotonic routing (8T)                 0.12%  1250.25 sec  1250.26 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1c                                 0.15%  1250.26 sec  1250.26 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Two level Routing                      0.14%  1250.26 sec  1250.26 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  1250.26 sec  1250.26 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Strong)           0.04%  1250.26 sec  1250.26 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1d                                 2.37%  1250.26 sec  1250.35 sec  0.09 sec  0.14 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Detoured routing (8T)                  2.35%  1250.26 sec  1250.35 sec  0.09 sec  0.14 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1e                                 0.04%  1250.35 sec  1250.35 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Route legalization                     0.01%  1250.35 sec  1250.35 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1250.35 sec  1250.35 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1f                                 0.28%  1250.36 sec  1250.37 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Congestion clean                       0.27%  1250.36 sec  1250.37 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1g                                 0.38%  1250.37 sec  1250.38 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.37%  1250.37 sec  1250.38 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1h                                 0.25%  1250.38 sec  1250.39 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.24%  1250.38 sec  1250.39 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1l                                 0.21%  1250.39 sec  1250.40 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Layer assignment (8T)                  0.15%  1250.39 sec  1250.40 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | +-Net group 4                                4.27%  1250.40 sec  1250.56 sec  0.16 sec  0.22 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Generate topology (8T)                   0.08%  1250.40 sec  1250.40 sec  0.00 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1a                                 0.23%  1250.43 sec  1250.43 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern routing (8T)                   0.11%  1250.43 sec  1250.43 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  1250.43 sec  1250.43 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1b                                 0.15%  1250.43 sec  1250.44 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Monotonic routing (8T)                 0.11%  1250.43 sec  1250.44 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1c                                 0.15%  1250.44 sec  1250.45 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Two level Routing                      0.14%  1250.44 sec  1250.45 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  1250.44 sec  1250.44 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Strong)           0.04%  1250.44 sec  1250.45 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1d                                 2.30%  1250.45 sec  1250.53 sec  0.09 sec  0.12 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Detoured routing (8T)                  2.28%  1250.45 sec  1250.53 sec  0.09 sec  0.12 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1e                                 0.04%  1250.53 sec  1250.53 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Route legalization                     0.01%  1250.53 sec  1250.53 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1250.53 sec  1250.53 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1f                                 0.22%  1250.53 sec  1250.54 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Congestion clean                       0.21%  1250.53 sec  1250.54 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1g                                 0.15%  1250.54 sec  1250.55 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.14%  1250.54 sec  1250.55 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1h                                 0.08%  1250.55 sec  1250.55 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.07%  1250.55 sec  1250.55 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1l                                 0.15%  1250.55 sec  1250.56 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Layer assignment (8T)                  0.13%  1250.55 sec  1250.56 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | +-Net group 5                                3.94%  1250.56 sec  1250.71 sec  0.15 sec  0.19 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Generate topology (8T)                   0.02%  1250.56 sec  1250.56 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1a                                 0.20%  1250.58 sec  1250.59 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern routing (8T)                   0.11%  1250.58 sec  1250.59 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  1250.59 sec  1250.59 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1b                                 0.15%  1250.59 sec  1250.60 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Monotonic routing (8T)                 0.11%  1250.59 sec  1250.60 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1c                                 0.14%  1250.60 sec  1250.60 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Two level Routing                      0.13%  1250.60 sec  1250.60 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Regular)          0.03%  1250.60 sec  1250.60 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Strong)           0.04%  1250.60 sec  1250.60 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1d                                 2.32%  1250.60 sec  1250.69 sec  0.09 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Detoured routing (8T)                  2.30%  1250.60 sec  1250.69 sec  0.09 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1e                                 0.04%  1250.69 sec  1250.69 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Route legalization                     0.01%  1250.69 sec  1250.69 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1250.69 sec  1250.69 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1f                                 0.18%  1250.69 sec  1250.70 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Congestion clean                       0.17%  1250.69 sec  1250.70 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1g                                 0.10%  1250.70 sec  1250.70 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.09%  1250.70 sec  1250.70 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1h                                 0.05%  1250.70 sec  1250.71 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.03%  1250.70 sec  1250.71 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1l                                 0.00%  1250.71 sec  1250.71 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | +-Net group 6                                4.55%  1250.71 sec  1250.88 sec  0.17 sec  0.22 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Generate topology (8T)                   0.08%  1250.71 sec  1250.71 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1a                                 0.22%  1250.74 sec  1250.75 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern routing (8T)                   0.12%  1250.74 sec  1250.74 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  1250.74 sec  1250.75 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1b                                 0.16%  1250.75 sec  1250.75 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Monotonic routing (8T)                 0.11%  1250.75 sec  1250.75 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1c                                 0.16%  1250.75 sec  1250.76 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Two level Routing                      0.15%  1250.75 sec  1250.76 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Regular)          0.04%  1250.75 sec  1250.76 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  1250.76 sec  1250.76 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1d                                 2.30%  1250.76 sec  1250.85 sec  0.09 sec  0.12 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Detoured routing (8T)                  2.28%  1250.76 sec  1250.84 sec  0.09 sec  0.12 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1e                                 0.04%  1250.85 sec  1250.85 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Route legalization                     0.01%  1250.85 sec  1250.85 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1250.85 sec  1250.85 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1f                                 0.19%  1250.85 sec  1250.85 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Congestion clean                       0.18%  1250.85 sec  1250.85 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1g                                 0.21%  1250.85 sec  1250.86 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.20%  1250.85 sec  1250.86 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1h                                 0.13%  1250.86 sec  1250.87 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.12%  1250.86 sec  1250.87 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1l                                 0.19%  1250.87 sec  1250.88 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Layer assignment (8T)                  0.15%  1250.87 sec  1250.87 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | +-Net group 7                                2.37%  1250.88 sec  1250.97 sec  0.09 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Generate topology (8T)                   0.08%  1250.88 sec  1250.88 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1a                                 0.21%  1250.91 sec  1250.92 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern routing (8T)                   0.11%  1250.91 sec  1250.91 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.07%  1250.91 sec  1250.92 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1b                                 0.16%  1250.92 sec  1250.92 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Monotonic routing (8T)                 0.11%  1250.92 sec  1250.92 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1c                                 0.14%  1250.92 sec  1250.93 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Two level Routing                      0.13%  1250.92 sec  1250.93 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Regular)          0.03%  1250.93 sec  1250.93 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Strong)           0.04%  1250.93 sec  1250.93 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1d                                 0.48%  1250.93 sec  1250.95 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Detoured routing (8T)                  0.47%  1250.93 sec  1250.95 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1e                                 0.04%  1250.95 sec  1250.95 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Route legalization                     0.01%  1250.95 sec  1250.95 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1250.95 sec  1250.95 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1f                                 0.05%  1250.95 sec  1250.95 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Congestion clean                       0.03%  1250.95 sec  1250.95 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1g                                 0.11%  1250.95 sec  1250.96 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.10%  1250.95 sec  1250.96 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1h                                 0.08%  1250.96 sec  1250.96 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.06%  1250.96 sec  1250.96 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1l                                 0.15%  1250.96 sec  1250.97 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Layer assignment (8T)                  0.13%  1250.96 sec  1250.96 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | +-Net group 8                                2.51%  1250.97 sec  1251.06 sec  0.09 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Generate topology (8T)                   0.06%  1250.97 sec  1250.97 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1a                                 0.22%  1251.00 sec  1251.01 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern routing (8T)                   0.11%  1251.00 sec  1251.00 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.09%  1251.00 sec  1251.01 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1b                                 0.15%  1251.01 sec  1251.01 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Monotonic routing (8T)                 0.11%  1251.01 sec  1251.01 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1c                                 0.14%  1251.01 sec  1251.02 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Two level Routing                      0.13%  1251.01 sec  1251.02 sec  0.01 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Regular)          0.03%  1251.02 sec  1251.02 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Two Level Routing (Strong)           0.04%  1251.02 sec  1251.02 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1d                                 0.24%  1251.02 sec  1251.03 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Detoured routing (8T)                  0.23%  1251.02 sec  1251.03 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1e                                 0.04%  1251.03 sec  1251.03 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Route legalization                     0.01%  1251.03 sec  1251.03 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1251.03 sec  1251.03 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1f                                 0.04%  1251.03 sec  1251.03 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Congestion clean                       0.03%  1251.03 sec  1251.03 sec  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1g                                 0.08%  1251.03 sec  1251.04 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.07%  1251.03 sec  1251.04 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1h                                 0.08%  1251.04 sec  1251.04 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Post Routing                           0.07%  1251.04 sec  1251.04 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Phase 1l                                 0.49%  1251.04 sec  1251.06 sec  0.02 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | | | +-Layer assignment (8T)                  0.17%  1251.05 sec  1251.06 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | +-Export cong map                              1.48%  1251.08 sec  1251.14 sec  0.06 sec  0.06 sec 
[05/07 01:30:49   4210s] (I)       | | +-Export 2D cong map                         0.18%  1251.13 sec  1251.14 sec  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)       | +-Extract Global 3D Wires                      0.02%  1251.14 sec  1251.14 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | +-Track Assignment (8T)                        2.60%  1251.14 sec  1251.24 sec  0.10 sec  0.33 sec 
[05/07 01:30:49   4210s] (I)       | | +-Initialization                             0.00%  1251.14 sec  1251.14 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | | +-Track Assignment Kernel                    2.52%  1251.14 sec  1251.24 sec  0.09 sec  0.32 sec 
[05/07 01:30:49   4210s] (I)       | | +-Free Memory                                0.00%  1251.24 sec  1251.24 sec  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)       | +-Export                                      25.21%  1251.24 sec  1252.18 sec  0.94 sec  1.32 sec 
[05/07 01:30:49   4210s] (I)       | | +-Export DB wires                            1.63%  1251.24 sec  1251.30 sec  0.06 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Export all nets (8T)                     1.38%  1251.24 sec  1251.29 sec  0.05 sec  0.09 sec 
[05/07 01:30:49   4210s] (I)       | | | +-Set wire vias (8T)                       0.18%  1251.30 sec  1251.30 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)       | | +-Report wirelength                         10.23%  1251.30 sec  1251.69 sec  0.38 sec  0.38 sec 
[05/07 01:30:49   4210s] (I)       | | +-Update net boxes                           2.04%  1251.69 sec  1251.76 sec  0.08 sec  0.41 sec 
[05/07 01:30:49   4210s] (I)       | | +-Update timing                             10.77%  1251.76 sec  1252.17 sec  0.40 sec  0.40 sec 
[05/07 01:30:49   4210s] (I)       | +-Postprocess design                           0.37%  1252.19 sec  1252.20 sec  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)      ======================= Summary by functions ========================
[05/07 01:30:49   4210s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:30:49   4210s] (I)      ---------------------------------------------------------------------
[05/07 01:30:49   4210s] (I)        0  Early Global Route                  100.00%  3.74 sec  5.76 sec 
[05/07 01:30:49   4210s] (I)        1  Early Global Route kernel            99.49%  3.72 sec  5.75 sec 
[05/07 01:30:49   4210s] (I)        2  Global Routing                       48.09%  1.80 sec  3.10 sec 
[05/07 01:30:49   4210s] (I)        2  Export                               25.21%  0.94 sec  1.32 sec 
[05/07 01:30:49   4210s] (I)        2  Import and model                     21.23%  0.79 sec  0.90 sec 
[05/07 01:30:49   4210s] (I)        2  Track Assignment (8T)                 2.60%  0.10 sec  0.33 sec 
[05/07 01:30:49   4210s] (I)        2  Export cong map                       1.48%  0.06 sec  0.06 sec 
[05/07 01:30:49   4210s] (I)        2  Postprocess design                    0.37%  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 1                          15.64%  0.59 sec  1.30 sec 
[05/07 01:30:49   4210s] (I)        3  Create route DB                      13.93%  0.52 sec  0.63 sec 
[05/07 01:30:49   4210s] (I)        3  Update timing                        10.77%  0.40 sec  0.40 sec 
[05/07 01:30:49   4210s] (I)        3  Report wirelength                    10.23%  0.38 sec  0.38 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 2                           9.08%  0.34 sec  0.68 sec 
[05/07 01:30:49   4210s] (I)        3  Create place DB                       6.03%  0.23 sec  0.22 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 3                           4.93%  0.18 sec  0.24 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 6                           4.55%  0.17 sec  0.22 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 4                           4.27%  0.16 sec  0.22 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 5                           3.94%  0.15 sec  0.19 sec 
[05/07 01:30:49   4210s] (I)        3  Track Assignment Kernel               2.52%  0.09 sec  0.32 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 8                           2.51%  0.09 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)        3  Net group 7                           2.37%  0.09 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)        3  Update net boxes                      2.04%  0.08 sec  0.41 sec 
[05/07 01:30:49   4210s] (I)        3  Export DB wires                       1.63%  0.06 sec  0.11 sec 
[05/07 01:30:49   4210s] (I)        3  Create route kernel                   0.93%  0.03 sec  0.04 sec 
[05/07 01:30:49   4210s] (I)        3  Export 2D cong map                    0.18%  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        3  Initialization                        0.07%  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1d                             21.19%  0.79 sec  1.47 sec 
[05/07 01:30:49   4210s] (I)        4  Import route data (8T)               13.89%  0.52 sec  0.63 sec 
[05/07 01:30:49   4210s] (I)        4  Import place data                     6.02%  0.23 sec  0.22 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1l                              5.05%  0.19 sec  0.60 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1f                              4.02%  0.15 sec  0.17 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1g                              2.34%  0.09 sec  0.08 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1a                              2.02%  0.08 sec  0.13 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1b                              1.70%  0.06 sec  0.12 sec 
[05/07 01:30:49   4210s] (I)        4  Export all nets (8T)                  1.38%  0.05 sec  0.09 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1h                              1.32%  0.05 sec  0.05 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1c                              1.27%  0.05 sec  0.06 sec 
[05/07 01:30:49   4210s] (I)        4  Generate topology (8T)                0.88%  0.03 sec  0.12 sec 
[05/07 01:30:49   4210s] (I)        4  Phase 1e                              0.43%  0.02 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        4  Set wire vias (8T)                    0.18%  0.01 sec  0.02 sec 
[05/07 01:30:49   4210s] (I)        5  Detoured routing (8T)                21.03%  0.79 sec  1.46 sec 
[05/07 01:30:49   4210s] (I)        5  Read prerouted                        6.17%  0.23 sec  0.24 sec 
[05/07 01:30:49   4210s] (I)        5  Read nets                             4.68%  0.18 sec  0.17 sec 
[05/07 01:30:49   4210s] (I)        5  Model blockage capacity               4.23%  0.16 sec  0.17 sec 
[05/07 01:30:49   4210s] (I)        5  Layer assignment (8T)                 4.05%  0.15 sec  0.56 sec 
[05/07 01:30:49   4210s] (I)        5  Congestion clean                      3.90%  0.15 sec  0.17 sec 
[05/07 01:30:49   4210s] (I)        5  Post Routing                          3.46%  0.13 sec  0.13 sec 
[05/07 01:30:49   4210s] (I)        5  Read blockages ( Layer 2-10 )         1.52%  0.06 sec  0.14 sec 
[05/07 01:30:49   4210s] (I)        5  Read instances and placement          1.28%  0.05 sec  0.05 sec 
[05/07 01:30:49   4210s] (I)        5  Two level Routing                     1.21%  0.05 sec  0.05 sec 
[05/07 01:30:49   4210s] (I)        5  Monotonic routing (8T)                1.18%  0.04 sec  0.10 sec 
[05/07 01:30:49   4210s] (I)        5  Pattern routing (8T)                  1.01%  0.04 sec  0.07 sec 
[05/07 01:30:49   4210s] (I)        5  Pattern Routing Avoiding Blockages    0.67%  0.03 sec  0.04 sec 
[05/07 01:30:49   4210s] (I)        5  Initialize 3D grid graph              0.51%  0.02 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        5  Move terms for access (8T)            0.12%  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        5  Route legalization                    0.10%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        5  Set up RC info                        0.05%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        6  Initialize 3D capacity                3.89%  0.15 sec  0.16 sec 
[05/07 01:30:49   4210s] (I)        6  Read PG blockages                     0.98%  0.04 sec  0.13 sec 
[05/07 01:30:49   4210s] (I)        6  Read instance blockages               0.42%  0.02 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        6  Two Level Routing (Strong)            0.35%  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        6  Two Level Routing (Regular)           0.34%  0.01 sec  0.01 sec 
[05/07 01:30:49   4210s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        6  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:30:49   4210s] (I)        7  Allocate memory for PG via list       0.13%  0.00 sec  0.01 sec 
[05/07 01:30:49   4210s] Running post-eGR process
[05/07 01:30:49   4210s]     Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:06.0 real=0:00:03.9)
[05/07 01:30:49   4210s]   Routing using eGR in eGR->NR Step done.
[05/07 01:30:49   4210s]   Routing using NR in eGR->NR Step...
[05/07 01:30:49   4210s] Net 'CTS_34' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] Net 'CTS_35' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] Net 'CTS_36' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] Net 'CTS_37' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] Net 'CTS_38' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] Net 'CTS_39' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] Net 'sdram_clk' is pre-routed or has the -skip_routing attribute.
[05/07 01:30:49   4210s] **WARN: (IMPCCOPT-5038):	7 of 317 net(s) are pre-routed or have the -skip_routing attribute.
[05/07 01:30:49   4210s] 
[05/07 01:30:49   4210s] CCOPT: Preparing to route 317 clock nets with NanoRoute.
[05/07 01:30:49   4210s]   310 nets are default rule and 7 are CTS_RULE.
[05/07 01:30:49   4210s]   Preferred NanoRoute mode settings: Current
[05/07 01:30:49   4210s] -route_detail_end_iteration 0
[05/07 01:30:49   4210s] -route_detail_post_route_spread_wire auto
[05/07 01:30:49   4210s] -route_with_via_only_for_stdcell_pin false
[05/07 01:30:49   4210s]     Clock detailed routing...
[05/07 01:30:49   4210s]       NanoRoute...
[05/07 01:30:49   4210s] #% Begin globalDetailRoute (date=05/07 01:30:49, mem=3760.4M)
[05/07 01:30:49   4210s] 
[05/07 01:30:49   4210s] globalDetailRoute
[05/07 01:30:49   4210s] 
[05/07 01:30:49   4210s] #Start globalDetailRoute on Wed May  7 01:30:49 2025
[05/07 01:30:49   4210s] #
[05/07 01:30:49   4210s] ### Time Record (globalDetailRoute) is installed.
[05/07 01:30:49   4210s] ### Time Record (Pre Callback) is installed.
[05/07 01:30:49   4210s] ### Time Record (Pre Callback) is uninstalled.
[05/07 01:30:49   4210s] ### Time Record (DB Import) is installed.
[05/07 01:30:49   4210s] ### Time Record (Timing Data Generation) is installed.
[05/07 01:30:49   4210s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 01:30:50   4212s] ### Net info: total nets: 42837
[05/07 01:30:50   4212s] ### Net info: dirty nets: 7
[05/07 01:30:50   4212s] ### Net info: marked as disconnected nets: 0
[05/07 01:30:51   4213s] ### Net info: fully routed nets: 306
[05/07 01:30:51   4213s] ### Net info: trivial (< 2 pins) nets: 1183
[05/07 01:30:51   4213s] ### Net info: unrouted nets: 41348
[05/07 01:30:51   4213s] ### Net info: re-extraction nets: 0
[05/07 01:30:51   4213s] ### Net info: selected nets: 317
[05/07 01:30:51   4213s] ### Net info: ignored nets: 0
[05/07 01:30:51   4213s] ### Net info: skip routing nets: 7
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] ### import design signature (37): route=1487525623 fixed_route=1824948442 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1465928197 net_attr=1843900597 dirty_area=0 del_dirty_area=0 cell=447705423 placement=2088179359 pin_access=1883372340 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1320957506 timing=1824948442 sns=1824948442
[05/07 01:30:51   4214s] ### Time Record (DB Import) is uninstalled.
[05/07 01:30:51   4214s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] #
[05/07 01:30:51   4214s] #Wire/Via statistics before line assignment ...
[05/07 01:30:51   4214s] #Total number of nets with non-default rule or having extra spacing = 193
[05/07 01:30:51   4214s] #Total wire length = 33805 um.
[05/07 01:30:51   4214s] #Total half perimeter of net bounding box = 26966 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M2 = 2650 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M3 = 10913 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M4 = 7682 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M5 = 6985 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M6 = 4256 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M7 = 1260 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M8 = 60 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER M9 = 0 um.
[05/07 01:30:51   4214s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:30:51   4214s] #Total number of vias = 12770
[05/07 01:30:51   4214s] #Up-Via Summary (total 12770):
[05/07 01:30:51   4214s] #           
[05/07 01:30:51   4214s] #-----------------------
[05/07 01:30:51   4214s] # M1               4094
[05/07 01:30:51   4214s] # M2               4571
[05/07 01:30:51   4214s] # M3               3160
[05/07 01:30:51   4214s] # M4                433
[05/07 01:30:51   4214s] # M5                346
[05/07 01:30:51   4214s] # M6                122
[05/07 01:30:51   4214s] # M7                 44
[05/07 01:30:51   4214s] #-----------------------
[05/07 01:30:51   4214s] #                 12770 
[05/07 01:30:51   4214s] #
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] ### Time Record (Data Preparation) is installed.
[05/07 01:30:51   4214s] #Start routing data preparation on Wed May  7 01:30:51 2025
[05/07 01:30:51   4214s] #
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:51   4215s] ### Time Record (Cell Pin Access) is installed.
[05/07 01:30:51   4215s] #Initial pin access analysis.
[05/07 01:30:52   4216s] #Detail pin access analysis.
[05/07 01:30:52   4217s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 01:30:52   4217s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/07 01:30:52   4217s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/07 01:30:52   4217s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/07 01:30:52   4217s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/07 01:30:52   4217s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/07 01:30:52   4217s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
[05/07 01:30:52   4217s] #pin_access_rlayer=2(M2)
[05/07 01:30:52   4217s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/07 01:30:52   4217s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/07 01:30:52   4217s] #enable_dpt_layer_shield=F
[05/07 01:30:52   4217s] #has_line_end_grid=F
[05/07 01:30:52   4217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3773.22 (MB), peak = 4539.69 (MB)
[05/07 01:30:52   4217s] #Regenerating Ggrids automatically.
[05/07 01:30:52   4217s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/07 01:30:52   4217s] #Using automatically generated G-grids.
[05/07 01:30:52   4217s] #Done routing data preparation.
[05/07 01:30:52   4217s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3810.85 (MB), peak = 4539.69 (MB)
[05/07 01:30:52   4217s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:30:52   4217s] ### Time Record (Data Preparation) is installed.
[05/07 01:30:52   4218s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:30:52   4218s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:30:52   4218s] #Start instance access analysis using 8 threads...
[05/07 01:30:52   4218s] #Set layer M1 to be advanced pin access layer.
[05/07 01:30:52   4218s] ### Time Record (Instance Pin Access) is installed.
[05/07 01:30:52   4218s] #Set instance access analysis scope -6.68800, 121.44900, 901.91900, 593.56000
[05/07 01:30:53   4218s] #48 out of 39120 (0.12%) instances are not legally placed.
[05/07 01:30:54   4220s] #0 instance pins are hard to access
[05/07 01:30:54   4220s] #Instance access analysis statistics:
[05/07 01:30:54   4220s] #Cpu time = 00:00:03
[05/07 01:30:54   4220s] #Elapsed time = 00:00:01
[05/07 01:30:54   4220s] #Increased memory = 0.19 (MB)
[05/07 01:30:54   4220s] #Total memory = 3811.04 (MB)
[05/07 01:30:54   4220s] #Peak memory = 4539.69 (MB)
[05/07 01:30:54   4220s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 01:30:54   4220s] Grid density data update skipped
[05/07 01:30:54   4220s] eee: pegSigSF=1.070000
[05/07 01:30:54   4220s] Initializing multi-corner capacitance tables ... 
[05/07 01:30:54   4221s] Initializing multi-corner resistance tables ...
[05/07 01:30:54   4221s] eee: Grid unit RC data computation started
[05/07 01:30:54   4221s] eee: Grid unit RC data computation completed
[05/07 01:30:54   4221s] eee: l=1 avDens=0.126192 usedTrk=14259.838753 availTrk=113001.190168 sigTrk=14259.838753
[05/07 01:30:54   4221s] eee: l=2 avDens=0.123762 usedTrk=13611.695276 availTrk=109983.045807 sigTrk=13611.695276
[05/07 01:30:54   4221s] eee: l=3 avDens=0.378158 usedTrk=20787.655742 availTrk=54970.824500 sigTrk=20787.655742
[05/07 01:30:54   4221s] eee: l=4 avDens=0.180261 usedTrk=10045.439760 availTrk=55727.240904 sigTrk=10045.439760
[05/07 01:30:54   4221s] eee: l=5 avDens=0.368729 usedTrk=10676.053764 availTrk=28953.665505 sigTrk=10676.053764
[05/07 01:30:54   4221s] eee: l=6 avDens=0.115541 usedTrk=6021.134809 availTrk=52112.500000 sigTrk=6021.134809
[05/07 01:30:54   4221s] eee: l=7 avDens=0.321774 usedTrk=8946.110224 availTrk=27802.500000 sigTrk=8972.902392
[05/07 01:30:54   4221s] eee: l=8 avDens=0.076011 usedTrk=1114.131461 availTrk=14657.500000 sigTrk=1114.131461
[05/07 01:30:54   4221s] eee: l=9 avDens=0.106822 usedTrk=335.620334 availTrk=3141.875000 sigTrk=335.620334
[05/07 01:30:54   4221s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:30:54   4221s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:30:54   4221s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:30:54   4221s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.358976 uaWl=0.000000 uaWlH=0.396800 aWlH=0.000000 lMod=0 pMax=0.886600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:30:54   4221s] eee: NetCapCache creation started. (Current Mem: 5365.895M) 
[05/07 01:30:54   4221s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5365.895M) 
[05/07 01:30:54   4221s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:30:54   4221s] eee: Metal Layers Info:
[05/07 01:30:54   4221s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:30:54   4221s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:30:54   4221s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:30:54   4221s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:30:54   4221s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:30:54   4221s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:30:54   4221s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:30:54   4221s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:30:54   4221s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:30:54   4221s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:30:54   4221s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:30:54   4221s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:30:54   4221s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:30:54   4221s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:30:54   4221s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:30:54   4221s] ### Successfully loaded pre-route RC model
[05/07 01:30:54   4221s] ### Time Record (Line Assignment) is installed.
[05/07 01:30:55   4221s] #
[05/07 01:30:55   4221s] #Distribution of nets:
[05/07 01:30:55   4221s] #  
[05/07 01:30:55   4221s] # #pin range           #net       % 
[05/07 01:30:55   4221s] #------------------------------------
[05/07 01:30:55   4221s] #          2           20708 ( 48.3%)
[05/07 01:30:55   4221s] #          3           11382 ( 26.6%)
[05/07 01:30:55   4221s] #          4            2566 (  6.0%)
[05/07 01:30:55   4221s] #          5            1370 (  3.2%)
[05/07 01:30:55   4221s] #          6            2842 (  6.6%)
[05/07 01:30:55   4221s] #          7             240 (  0.6%)
[05/07 01:30:55   4221s] #          8             183 (  0.4%)
[05/07 01:30:55   4221s] #          9             192 (  0.4%)
[05/07 01:30:55   4221s] #  10  -  19            1304 (  3.0%)
[05/07 01:30:55   4221s] #  20  -  29             432 (  1.0%)
[05/07 01:30:55   4221s] #  30  -  39             278 (  0.6%)
[05/07 01:30:55   4221s] #  40  -  49              88 (  0.2%)
[05/07 01:30:55   4221s] #  50  -  59              56 (  0.1%)
[05/07 01:30:55   4221s] #  60  -  69              12 (  0.0%)
[05/07 01:30:55   4221s] #  70  -  79               1 (  0.0%)
[05/07 01:30:55   4221s] #     >=2000               0 (  0.0%)
[05/07 01:30:55   4221s] #
[05/07 01:30:55   4221s] #Total: 42837 nets, 41654 non-trivial nets
[05/07 01:30:55   4221s] #                                    #net       % 
[05/07 01:30:55   4221s] #-------------------------------------------------
[05/07 01:30:55   4221s] #  Fully global routed                299 ( 0.7%)
[05/07 01:30:55   4221s] #  Fully detail routed                  7 ( 0.0%)
[05/07 01:30:55   4221s] #  Fixed segments                       7
[05/07 01:30:55   4221s] #  Clock                              306
[05/07 01:30:55   4221s] #  Nondefault rule                      7
[05/07 01:30:55   4221s] #  Shield rule                        117
[05/07 01:30:55   4221s] #  Extra space                        299
[05/07 01:30:55   4221s] #  Prefer layer range               41654
[05/07 01:30:55   4221s] #  Skipped                              7
[05/07 01:30:55   4221s] #
[05/07 01:30:55   4221s] #  Rule            #net     #shield
[05/07 01:30:55   4221s] #----------------------------------
[05/07 01:30:55   4221s] #  DEFAULT        41647         117
[05/07 01:30:55   4221s] #  CTS_RULE           7           0
[05/07 01:30:55   4221s] #
[05/07 01:30:55   4221s] #Nets in 4 layer ranges:
[05/07 01:30:55   4221s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[05/07 01:30:55   4221s] #---------------------------------------------------------
[05/07 01:30:55   4221s] #            -------           6 M6  *      41348 ( 99.3%)
[05/07 01:30:55   4221s] #             3 M3             4 M4           182 (  0.4%)
[05/07 01:30:55   4221s] #             5 M5             6 M6           117 (  0.3%)
[05/07 01:30:55   4221s] #             7 M7             8 M8             7 (  0.0%)
[05/07 01:30:55   4221s] #
[05/07 01:30:55   4221s] #306 nets selected.
[05/07 01:30:55   4221s] #
[05/07 01:30:55   4223s] ### 
[05/07 01:30:55   4223s] ### Net length summary before Line Assignment:
[05/07 01:30:55   4223s] ### Layer     H-Len   V-Len         Total       #Up-Via
[05/07 01:30:55   4223s] ### ---------------------------------------------------
[05/07 01:30:55   4223s] ###  1 M1         0       0       0(  0%)    4094( 32%)
[05/07 01:30:55   4223s] ###  2 M2         0    2649    2649(  8%)    4571( 36%)
[05/07 01:30:55   4223s] ###  3 M3     10913       0   10913( 32%)    3174( 25%)
[05/07 01:30:55   4223s] ###  4 M4         0    7681    7681( 23%)     433(  3%)
[05/07 01:30:55   4223s] ###  5 M5      6986       0    6986( 21%)     352(  3%)
[05/07 01:30:55   4223s] ###  6 M6         0    4254    4254( 13%)     122(  1%)
[05/07 01:30:55   4223s] ###  7 M7      1297       0    1297(  4%)      82(  1%)
[05/07 01:30:55   4223s] ###  8 M8         0      22      22(  0%)       0(  0%)
[05/07 01:30:55   4223s] ###  9 M9         0       0       0(  0%)       0(  0%)
[05/07 01:30:55   4223s] ### 10 MRDL       0       0       0(  0%)       0(  0%)
[05/07 01:30:55   4223s] ### ---------------------------------------------------
[05/07 01:30:55   4223s] ###           19197   14607   33805         12828      
[05/07 01:30:55   4223s] #
[05/07 01:30:55   4223s] #..
[05/07 01:30:55   4223s] #
[05/07 01:30:56   4224s] #Iteration 1.1: cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --1.79 [8]--
[05/07 01:30:56   4225s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.99 [8]--
[05/07 01:30:57   4225s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.84 [8]--
[05/07 01:30:57   4225s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.85 [8]--
[05/07 01:30:58   4227s] #Iteration 2.1: cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --1.93 [8]--
[05/07 01:30:58   4227s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.92 [8]--
[05/07 01:30:59   4228s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.90 [8]--
[05/07 01:30:59   4228s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.81 [8]--
[05/07 01:31:00   4229s] #Iteration 3.1: cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --1.94 [8]--
[05/07 01:31:00   4230s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --1.18 [8]--
[05/07 01:31:01   4230s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.98 [8]--
[05/07 01:31:01   4231s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.90 [8]--
[05/07 01:31:01   4231s] ### 
[05/07 01:31:01   4231s] ### Top 20 overlap violations ...
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[5]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 347.90000, 1.36750, 347.95600), length: 1.10900, total: 1.10900
[05/07 01:31:01   4231s] ###       sd_DQ_out[6]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[9]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 350.33200, 1.36750, 350.38800), length: 1.10900, total: 1.10900
[05/07 01:31:01   4231s] ###       sd_DQ_out[10]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[13]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 351.54800, 1.36750, 351.60400), length: 1.10900, total: 1.10900
[05/07 01:31:01   4231s] ###       sd_DQ_out[14]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[21]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 355.19600, 1.36750, 355.25200), length: 1.10900, total: 1.10900
[05/07 01:31:01   4231s] ###       sd_DQ_out[19]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[27]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 357.62800, 1.36750, 357.68400), length: 1.10900, total: 1.10900
[05/07 01:31:01   4231s] ###       sd_DQ_out[25]
[05/07 01:31:01   4231s] ###   Net: sd_CKn
[05/07 01:31:01   4231s] ###     M7: (0.25850, 377.08400, 0.75950, 377.14000), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_CK
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[12]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 351.54800, 0.75950, 351.60400), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[13]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[24]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 356.41200, 0.75950, 356.46800), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[23]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[29]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 358.84400, 0.75950, 358.90000), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_DQ_out[28]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[0]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 345.46800, 0.75950, 345.52400), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_DQ_out[1]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[8]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 349.11600, 0.75950, 349.17200), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_DQ_out[7]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[4]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 347.90000, 0.75950, 347.95600), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[5]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[4]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 347.90000, 0.75950, 347.95600), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[6]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[11]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 350.33200, 0.75950, 350.38800), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[9]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[3]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 346.68400, 0.75950, 346.74000), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_DQ_out[2]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[11]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 350.33200, 0.75950, 350.38800), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[10]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[12]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 351.54800, 0.75950, 351.60400), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[14]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[15]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 352.76400, 0.75950, 352.82000), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_DQ_out[16]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[18]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 353.98000, 0.75950, 354.03600), length: 0.50100, total: 0.50100
[05/07 01:31:01   4231s] ###       sd_DQ_out[17]
[05/07 01:31:01   4231s] ###   Net: sd_DQ_out[20]
[05/07 01:31:01   4231s] ###     M7: (0.25850, 355.19600, 0.75950, 355.25200), length: 0.50100, total: 1.00200
[05/07 01:31:01   4231s] ###       sd_DQ_out[19]
[05/07 01:31:01   4231s] ### 
[05/07 01:31:01   4231s] ### Net length and overlap summary after Line Assignment:
[05/07 01:31:01   4231s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[05/07 01:31:01   4231s] ### ----------------------------------------------------------------------------
[05/07 01:31:01   4231s] ###  1 M1        79       0      79(  0%)    4094( 37%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ###  2 M2         0    3372    3372( 10%)    4192( 38%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ###  3 M3     10848       0   10848( 32%)    2039( 18%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ###  4 M4         0    7238    7238( 21%)     377(  3%)    4( 17%)     0(  2.7%)
[05/07 01:31:01   4231s] ###  5 M5      6941       0    6941( 20%)     290(  3%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ###  6 M6         0    4200    4200( 12%)      91(  1%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ###  7 M7      1253       0    1253(  4%)      34(  0%)   20( 83%)    13( 97.3%)
[05/07 01:31:01   4231s] ###  8 M8         0      10      10(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ###  9 M9         0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ### 10 MRDL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/07 01:31:01   4231s] ### ----------------------------------------------------------------------------
[05/07 01:31:01   4231s] ###           19123   14821   33945         11117         24          13        
[05/07 01:31:01   4231s] #
[05/07 01:31:01   4231s] #Line Assignment statistics:
[05/07 01:31:01   4231s] #Cpu time = 00:00:08
[05/07 01:31:01   4231s] #Elapsed time = 00:00:06
[05/07 01:31:01   4231s] #Increased memory = 7.24 (MB)
[05/07 01:31:01   4231s] #Total memory = 3919.04 (MB)
[05/07 01:31:01   4231s] #Peak memory = 4539.69 (MB)
[05/07 01:31:01   4231s] #End Line Assignment: cpu:00:00:10, real:00:00:07, mem:3.8 GB, peak:4.4 GB --1.44 [8]--
[05/07 01:31:02   4231s] ### Time Record (Line Assignment) is uninstalled.
[05/07 01:31:02   4231s] #
[05/07 01:31:02   4231s] #Wire/Via statistics after line assignment ...
[05/07 01:31:02   4231s] #Total number of nets with non-default rule or having extra spacing = 310
[05/07 01:31:02   4231s] #Total wire length = 33946 um.
[05/07 01:31:02   4231s] #Total half perimeter of net bounding box = 26966 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M1 = 79 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M2 = 3372 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M3 = 10849 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M4 = 7238 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M5 = 6942 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M6 = 4201 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M7 = 1254 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M8 = 11 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER M9 = 0 um.
[05/07 01:31:02   4231s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:31:02   4231s] #Total number of vias = 11117
[05/07 01:31:02   4231s] #Up-Via Summary (total 11117):
[05/07 01:31:02   4231s] #           
[05/07 01:31:02   4231s] #-----------------------
[05/07 01:31:02   4231s] # M1               4094
[05/07 01:31:02   4231s] # M2               4192
[05/07 01:31:02   4231s] # M3               2039
[05/07 01:31:02   4231s] # M4                377
[05/07 01:31:02   4231s] # M5                290
[05/07 01:31:02   4231s] # M6                 91
[05/07 01:31:02   4231s] # M7                 34
[05/07 01:31:02   4231s] #-----------------------
[05/07 01:31:02   4231s] #                 11117 
[05/07 01:31:02   4231s] #
[05/07 01:31:02   4231s] #Routing data preparation, pin analysis, line assignment statistics:
[05/07 01:31:02   4231s] #Cpu time = 00:00:17
[05/07 01:31:02   4231s] #Elapsed time = 00:00:11
[05/07 01:31:02   4231s] #Increased memory = 108.52 (MB)
[05/07 01:31:02   4231s] #Total memory = 3876.64 (MB)
[05/07 01:31:02   4231s] #Peak memory = 4539.69 (MB)
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] #Skip comparing routing design signature in db-snapshot flow
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] #Using multithreading with 8 threads.
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] ### Time Record (Detail Routing) is installed.
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] ### Time Record (Data Preparation) is installed.
[05/07 01:31:02   4232s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:02   4232s] ### Time Record (Data Preparation) is uninstalled.
[05/07 01:31:02   4232s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[05/07 01:31:02   4232s] #
[05/07 01:31:02   4232s] #Start Detail Routing..
[05/07 01:31:02   4232s] #start initial detail routing ...
[05/07 01:31:02   4232s] ### Design has 600 dirty nets
[05/07 01:31:08   4277s] ### Gcell dirty-map stats: routing = 36.75%, drc-check-only = 8.58%
[05/07 01:31:08   4277s] #   number of violations = 15
[05/07 01:31:08   4277s] #
[05/07 01:31:08   4277s] #  By Layer and Type:
[05/07 01:31:08   4277s] #
[05/07 01:31:08   4277s] #---------+-------+------+-------+
[05/07 01:31:08   4277s] #  -      | MetSpc| Short| Totals|
[05/07 01:31:08   4277s] #---------+-------+------+-------+
[05/07 01:31:08   4277s] #  M1     |      0|     0|      0|
[05/07 01:31:08   4277s] #  M2     |      0|     0|      0|
[05/07 01:31:08   4277s] #  M3     |      0|     0|      0|
[05/07 01:31:08   4277s] #  M4     |      0|     0|      0|
[05/07 01:31:08   4277s] #  M5     |      0|     0|      0|
[05/07 01:31:08   4277s] #  M6     |      0|     0|      0|
[05/07 01:31:08   4277s] #  M7     |      0|     9|      9|
[05/07 01:31:08   4277s] #  M8     |      1|     5|      6|
[05/07 01:31:08   4277s] #  Totals |      1|    14|     15|
[05/07 01:31:08   4277s] #---------+-------+------+-------+
[05/07 01:31:08   4277s] #
[05/07 01:31:08   4277s] #cpu time = 00:00:45, elapsed time = 00:00:06, memory = 3942.75 (MB), peak = 4659.79 (MB)
[05/07 01:31:08   4277s] #start 1st optimization iteration ...
[05/07 01:31:08   4277s] ### Gcell dirty-map stats: routing = 36.75%, drc-check-only = 8.58%
[05/07 01:31:08   4277s] #   number of violations = 0
[05/07 01:31:08   4277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3942.25 (MB), peak = 4659.79 (MB)
[05/07 01:31:08   4277s] #Complete Detail Routing.
[05/07 01:31:08   4277s] #Total number of nets with non-default rule or having extra spacing = 310
[05/07 01:31:08   4277s] #Total wire length = 34427 um.
[05/07 01:31:08   4277s] #Total half perimeter of net bounding box = 26966 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M1 = 0 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M2 = 2225 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M3 = 11675 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M4 = 8064 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M5 = 6977 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M6 = 4204 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M7 = 1278 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M8 = 2 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER M9 = 2 um.
[05/07 01:31:08   4277s] #Total wire length on LAYER MRDL = 0 um.
[05/07 01:31:08   4277s] #Total number of vias = 11086
[05/07 01:31:08   4277s] #Up-Via Summary (total 11086):
[05/07 01:31:08   4277s] #           
[05/07 01:31:08   4277s] #-----------------------
[05/07 01:31:08   4277s] # M1               4094
[05/07 01:31:08   4277s] # M2               3648
[05/07 01:31:08   4277s] # M3               2558
[05/07 01:31:08   4277s] # M4                369
[05/07 01:31:08   4277s] # M5                288
[05/07 01:31:08   4277s] # M6                 93
[05/07 01:31:08   4277s] # M7                 34
[05/07 01:31:08   4277s] # M8                  2
[05/07 01:31:08   4277s] #-----------------------
[05/07 01:31:08   4277s] #                 11086 
[05/07 01:31:08   4277s] #
[05/07 01:31:08   4277s] #Total number of DRC violations = 0
[05/07 01:31:08   4278s] ### Time Record (Detail Routing) is uninstalled.
[05/07 01:31:08   4278s] #Cpu time = 00:00:46
[05/07 01:31:08   4278s] #Elapsed time = 00:00:07
[05/07 01:31:08   4278s] #Increased memory = 39.43 (MB)
[05/07 01:31:08   4278s] #Total memory = 3916.07 (MB)
[05/07 01:31:08   4278s] #Peak memory = 4659.79 (MB)
[05/07 01:31:08   4278s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/07 01:31:08   4278s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
[05/07 01:31:08   4278s] #pin_access_rlayer=2(M2)
[05/07 01:31:08   4278s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/07 01:31:08   4278s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/07 01:31:08   4278s] #enable_dpt_layer_shield=F
[05/07 01:31:08   4278s] #has_line_end_grid=F
[05/07 01:31:08   4278s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:08   4278s] ### Time Record (Shielding) is installed.
[05/07 01:31:08   4278s] #Analyzing shielding information. 
[05/07 01:31:08   4278s] #  Total shield net = 117 (one-side = 0, hf = 0 ), 117 nets need to be shielded.
[05/07 01:31:08   4278s] #  Bottom shield layer is layer 1.
[05/07 01:31:08   4278s] #  Bottom routing layer for shield is layer 1.
[05/07 01:31:09   4278s] #  Start shielding step 1
[05/07 01:31:09   4278s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3916.07 (MB), peak = 4659.79 (MB)
[05/07 01:31:09   4278s] #  Start shielding step 2 
[05/07 01:31:09   4278s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:09   4278s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:09   4278s] #    Inner loop #1
[05/07 01:31:09   4281s] #    Inner loop #2
[05/07 01:31:10   4283s] #    Inner loop #3
[05/07 01:31:11   4288s] #  Finished shielding step 2:   cpu time = 00:00:10, elapsed time = 00:00:02, memory = 3902.19 (MB), peak = 4659.79 (MB)
[05/07 01:31:11   4288s] #  Start shielding step 3
[05/07 01:31:11   4288s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[05/07 01:31:11   4288s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/07 01:31:11   4288s] #To increase the message display limit, refer to the product command reference manual.
[05/07 01:31:11   4288s] #    Start loop 1
[05/07 01:31:14   4294s] #    Finished loop 1 cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3915.76 (MB), peak = 4659.79 (MB)
[05/07 01:31:14   4294s] #  Finished shielding step 3: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3915.76 (MB), peak = 4659.79 (MB)
[05/07 01:31:14   4294s] #  Start shielding step 4
[05/07 01:31:15   4294s] #    Inner loop #1
[05/07 01:31:15   4298s] #  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3917.81 (MB), peak = 4659.79 (MB)
[05/07 01:31:15   4298s] #    cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3897.80 (MB), peak = 4659.79 (MB)
[05/07 01:31:15   4298s] #-------------------------------------------------------------------------------
[05/07 01:31:15   4298s] #
[05/07 01:31:15   4298s] #	Shielding Summary
[05/07 01:31:15   4298s] #-------------------------------------------------------------------------------
[05/07 01:31:15   4298s] #Primary shielding net(s): VSS 
[05/07 01:31:15   4298s] #Opportunistic shielding net(s): VDD VDDH 
[05/07 01:31:15   4298s] #keep_floating_patch_shield:0
[05/07 01:31:15   4298s] #
[05/07 01:31:15   4298s] #
[05/07 01:31:16   4298s] #Number of nets with shield attribute: 117
[05/07 01:31:16   4298s] #Number of nets reported: 117
[05/07 01:31:16   4298s] #Number of nets without shielding: 0
[05/07 01:31:16   4298s] #Average ratio                   : 0.942
[05/07 01:31:16   4298s] #
[05/07 01:31:16   4298s] #Name   Average Length     Shield    Ratio
[05/07 01:31:16   4298s] #   M2:           1.9        3.3     0.872
[05/07 01:31:16   4298s] #   M3:           2.7        4.2     0.755
[05/07 01:31:16   4298s] #   M4:           4.8        8.8     0.909
[05/07 01:31:16   4298s] #   M5:          56.3      108.1     0.960
[05/07 01:31:16   4298s] #   M6:          35.8       66.9     0.934
[05/07 01:31:16   4298s] #   M7:           7.2       13.7     0.954
[05/07 01:31:16   4298s] #-------------------------------------------------------------------------------
[05/07 01:31:16   4298s] #Bottom shield layer (M1) and above: 
[05/07 01:31:16   4298s] #Average (BotShieldLayer) ratio  : 0.942
[05/07 01:31:16   4298s] #
[05/07 01:31:16   4298s] #Name    Actual Length     Shield    Ratio
[05/07 01:31:16   4298s] #   M2:         220.6      384.7     0.872
[05/07 01:31:16   4298s] #   M3:         321.5      485.6     0.755
[05/07 01:31:16   4298s] #   M4:         566.4     1029.7     0.909
[05/07 01:31:16   4298s] #   M5:        6584.9    12647.9     0.960
[05/07 01:31:16   4298s] #   M6:        4186.1     7822.9     0.934
[05/07 01:31:16   4298s] #   M7:         843.3     1608.5     0.954
[05/07 01:31:16   4298s] #-------------------------------------------------------------------------------
[05/07 01:31:16   4298s] #Preferred routing layer range: M5 - M7
[05/07 01:31:16   4298s] #Average (PrefLayerOnly) ratio   : 0.951
[05/07 01:31:16   4298s] #
[05/07 01:31:16   4298s] #Name    Actual Length     Shield    Ratio
[05/07 01:31:16   4298s] #   M5:        6584.9    12647.9     0.960
[05/07 01:31:16   4298s] #   M6:        4186.1     7822.9     0.934
[05/07 01:31:16   4298s] #   M7:         843.3     1608.5     0.954
[05/07 01:31:16   4298s] #-------------------------------------------------------------------------------
[05/07 01:31:16   4298s] #Done Shielding:    cpu time = 00:00:20, elapsed time = 00:00:07, memory = 3897.80 (MB), peak = 4659.79 (MB)
[05/07 01:31:16   4298s] ### Time Record (Shielding) is uninstalled.
[05/07 01:31:16   4298s] #detailRoute Statistics:
[05/07 01:31:16   4298s] #Cpu time = 00:01:07
[05/07 01:31:16   4298s] #Elapsed time = 00:00:14
[05/07 01:31:16   4298s] #Increased memory = 21.16 (MB)
[05/07 01:31:16   4298s] #Total memory = 3897.80 (MB)
[05/07 01:31:16   4298s] #Peak memory = 4659.79 (MB)
[05/07 01:31:16   4298s] ### Time Record (DB Export) is installed.
[05/07 01:31:16   4298s] ### export design design signature (63): route=198779943 fixed_route=1824948442 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1774842290 net_attr=957736068 dirty_area=0 del_dirty_area=0 cell=447705423 placement=2093062303 pin_access=2123088417 inst_pattern=514585793 inst_orient=1511236070 via=1536360258 routing_via=1320957506 timing=1824948442 sns=1824948442
[05/07 01:31:17   4300s] ### Time Record (DB Export) is uninstalled.
[05/07 01:31:17   4300s] ### Time Record (Post Callback) is installed.
[05/07 01:31:17   4300s] ### Time Record (Post Callback) is uninstalled.
[05/07 01:31:17   4300s] #
[05/07 01:31:17   4300s] #globalDetailRoute statistics:
[05/07 01:31:17   4300s] #Cpu time = 00:01:31
[05/07 01:31:17   4300s] #Elapsed time = 00:00:28
[05/07 01:31:17   4300s] #Increased memory = 85.90 (MB)
[05/07 01:31:17   4300s] #Total memory = 3846.27 (MB)
[05/07 01:31:17   4300s] #Peak memory = 4659.79 (MB)
[05/07 01:31:17   4300s] #Number of warnings = 21
[05/07 01:31:17   4300s] #Total number of warnings = 58
[05/07 01:31:17   4300s] #Number of fails = 0
[05/07 01:31:17   4300s] #Total number of fails = 0
[05/07 01:31:17   4300s] #Complete globalDetailRoute on Wed May  7 01:31:17 2025
[05/07 01:31:17   4300s] #
[05/07 01:31:17   4300s] ### import design signature (64): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2123088417 inst_pattern=1 inst_orient=1 via=1536360258 routing_via=1320957506 timing=1 sns=1
[05/07 01:31:17   4300s] ### Time Record (globalDetailRoute) is uninstalled.
[05/07 01:31:17   4300s] #
[05/07 01:31:17   4300s] #  Scalability Statistics
[05/07 01:31:17   4300s] #
[05/07 01:31:17   4300s] #-------------------------+---------+-------------+------------+
[05/07 01:31:17   4300s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/07 01:31:17   4300s] #-------------------------+---------+-------------+------------+
[05/07 01:31:17   4300s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/07 01:31:17   4300s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/07 01:31:17   4300s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/07 01:31:17   4300s] #  DB Import              | 00:00:04|     00:00:02|         2.2|
[05/07 01:31:17   4300s] #  DB Export              | 00:00:02|     00:00:02|         1.5|
[05/07 01:31:17   4300s] #  Cell Pin Access        | 00:00:02|     00:00:00|         1.0|
[05/07 01:31:17   4300s] #  Instance Pin Access    | 00:00:03|     00:00:01|         2.1|
[05/07 01:31:17   4300s] #  Data Preparation       | 00:00:02|     00:00:01|         1.5|
[05/07 01:31:17   4300s] #  Line Assignment        | 00:00:11|     00:00:07|         1.4|
[05/07 01:31:17   4300s] #  Detail Routing         | 00:00:46|     00:00:07|         6.9|
[05/07 01:31:17   4300s] #  Shielding              | 00:00:20|     00:00:07|         3.0|
[05/07 01:31:17   4300s] #  Entire Command         | 00:01:31|     00:00:28|         3.2|
[05/07 01:31:17   4300s] #-------------------------+---------+-------------+------------+
[05/07 01:31:17   4300s] #
[05/07 01:31:17   4301s] #% End globalDetailRoute (date=05/07 01:31:17, total cpu=0:01:31, real=0:00:28.0, peak res=4659.8M, current mem=3828.7M)
[05/07 01:31:17   4301s]       NanoRoute done. (took cpu=0:01:31 real=0:00:28.2)
[05/07 01:31:17   4301s]     Clock detailed routing done.
[05/07 01:31:17   4301s] Skipping check of guided vs. routed net lengths.
[05/07 01:31:17   4301s] Set FIXED routing status on 299 net(s)
[05/07 01:31:17   4301s]     Route Remaining Unrouted Nets...
[05/07 01:31:17   4301s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/07 01:31:17   4301s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5239.0M, EPOCH TIME: 1746606677.827736
[05/07 01:31:17   4301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:17   4301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:17   4301s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:5239.0M, EPOCH TIME: 1746606677.828620
[05/07 01:31:17   4301s] [oiLAM] Zs 10, 11
[05/07 01:31:17   4301s] ### Creating LA Mngr. totSessionCpu=1:11:42 mem=5239.0M
[05/07 01:31:17   4301s] ### Creating LA Mngr, finished. totSessionCpu=1:11:42 mem=5239.0M
[05/07 01:31:17   4301s] Running pre-eGR process
[05/07 01:31:17   4301s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.85 MB )
[05/07 01:31:17   4301s] (I)      Initializing eGR engine (regular)
[05/07 01:31:17   4301s] Set min layer with default ( 2 )
[05/07 01:31:17   4301s] Set max layer with default ( 127 )
[05/07 01:31:17   4301s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:31:17   4301s] Min route layer (adjusted) = 2
[05/07 01:31:17   4301s] Max route layer (adjusted) = 10
[05/07 01:31:17   4301s] (I)      clean place blk overflow:
[05/07 01:31:17   4301s] (I)      H : enabled 1.00 0
[05/07 01:31:17   4301s] (I)      V : enabled 1.00 0
[05/07 01:31:17   4301s] (I)      Initializing eGR engine (regular)
[05/07 01:31:17   4301s] Set min layer with default ( 2 )
[05/07 01:31:17   4301s] Set max layer with default ( 127 )
[05/07 01:31:17   4301s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:31:17   4301s] Min route layer (adjusted) = 2
[05/07 01:31:17   4301s] Max route layer (adjusted) = 10
[05/07 01:31:17   4301s] (I)      clean place blk overflow:
[05/07 01:31:17   4301s] (I)      H : enabled 1.00 0
[05/07 01:31:17   4301s] (I)      V : enabled 1.00 0
[05/07 01:31:17   4301s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.85 MB )
[05/07 01:31:17   4301s] (I)      Running eGR Regular flow
[05/07 01:31:17   4301s] (I)      # wire layers (front) : 11
[05/07 01:31:17   4301s] (I)      # wire layers (back)  : 0
[05/07 01:31:17   4301s] (I)      min wire layer : 1
[05/07 01:31:17   4301s] (I)      max wire layer : 10
[05/07 01:31:17   4301s] (I)      # cut layers (front) : 10
[05/07 01:31:17   4301s] (I)      # cut layers (back)  : 0
[05/07 01:31:17   4301s] (I)      min cut layer : 1
[05/07 01:31:17   4301s] (I)      max cut layer : 9
[05/07 01:31:17   4301s] (I)      =================================== Layers ===================================
[05/07 01:31:17   4301s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:31:17   4301s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:31:17   4301s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:31:17   4301s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:31:17   4301s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:31:17   4301s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:31:17   4301s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:31:17   4301s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:31:17   4301s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:31:17   4301s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:31:17   4301s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:31:17   4301s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:31:17   4301s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:31:17   4301s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:31:17   4301s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:31:17   4301s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:31:17   4301s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:31:17   4301s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:31:17   4301s] (I)      Started Import and model ( Curr Mem: 4.85 MB )
[05/07 01:31:18   4301s] (I)      == Non-default Options ==
[05/07 01:31:18   4301s] (I)      Maximum routing layer                              : 10
[05/07 01:31:18   4301s] (I)      Top routing layer                                  : 10
[05/07 01:31:18   4301s] (I)      Number of threads                                  : 8
[05/07 01:31:18   4301s] (I)      Route tie net to shape                             : auto
[05/07 01:31:18   4301s] (I)      Method to set GCell size                           : row
[05/07 01:31:18   4301s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:31:18   4301s] (I)      Counted 71440 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:31:18   4301s] (I)      ============== Pin Summary ==============
[05/07 01:31:18   4301s] (I)      +-------+--------+---------+------------+
[05/07 01:31:18   4301s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:31:18   4301s] (I)      +-------+--------+---------+------------+
[05/07 01:31:18   4301s] (I)      |     1 | 158413 |  100.00 |        Pin |
[05/07 01:31:18   4301s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:31:18   4301s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:31:18   4301s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:31:18   4301s] (I)      +-------+--------+---------+------------+
[05/07 01:31:18   4301s] (I)      Use row-based GCell size
[05/07 01:31:18   4301s] (I)      Use row-based GCell align
[05/07 01:31:18   4301s] (I)      layer 0 area = 10000
[05/07 01:31:18   4301s] (I)      layer 1 area = 16000
[05/07 01:31:18   4301s] (I)      layer 2 area = 16000
[05/07 01:31:18   4301s] (I)      layer 3 area = 16000
[05/07 01:31:18   4301s] (I)      layer 4 area = 16000
[05/07 01:31:18   4301s] (I)      layer 5 area = 16000
[05/07 01:31:18   4301s] (I)      layer 6 area = 16000
[05/07 01:31:18   4301s] (I)      layer 7 area = 16000
[05/07 01:31:18   4301s] (I)      layer 8 area = 55000
[05/07 01:31:18   4301s] (I)      layer 9 area = 4000000
[05/07 01:31:18   4301s] (I)      GCell unit size   : 1672
[05/07 01:31:18   4301s] (I)      GCell multiplier  : 1
[05/07 01:31:18   4301s] (I)      GCell row height  : 1672
[05/07 01:31:18   4301s] (I)      Actual row height : 1672
[05/07 01:31:18   4301s] (I)      GCell align ref   : 10032 10032
[05/07 01:31:18   4301s] [NR-eGR] Track table information for default rule: 
[05/07 01:31:18   4301s] [NR-eGR] M1 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M2 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M3 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M4 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M5 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M6 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M7 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M8 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] M9 has single uniform track structure
[05/07 01:31:18   4301s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:31:18   4301s] (I)      ============== Default via ===============
[05/07 01:31:18   4301s] (I)      +---+------------------+-----------------+
[05/07 01:31:18   4301s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:31:18   4301s] (I)      +---+------------------+-----------------+
[05/07 01:31:18   4301s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:31:18   4301s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:31:18   4301s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:31:18   4301s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:31:18   4301s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:31:18   4301s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:31:18   4301s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:31:18   4301s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:31:18   4301s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:31:18   4301s] (I)      +---+------------------+-----------------+
[05/07 01:31:18   4301s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:31:18   4301s] [NR-eGR] Read 108179 PG shapes
[05/07 01:31:18   4301s] [NR-eGR] Read 0 clock shapes
[05/07 01:31:18   4301s] [NR-eGR] Read 0 other shapes
[05/07 01:31:18   4301s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:31:18   4301s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:31:18   4301s] [NR-eGR] #PG Blockages       : 108179
[05/07 01:31:18   4301s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:31:18   4301s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:31:18   4301s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:31:18   4301s] [NR-eGR] #Other Blockages    : 0
[05/07 01:31:18   4301s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:31:18   4301s] (I)      Custom ignore net properties:
[05/07 01:31:18   4301s] (I)      1 : NotLegal
[05/07 01:31:18   4301s] (I)      Default ignore net properties:
[05/07 01:31:18   4301s] (I)      1 : Special
[05/07 01:31:18   4301s] (I)      2 : Analog
[05/07 01:31:18   4301s] (I)      3 : Fixed
[05/07 01:31:18   4301s] (I)      4 : Skipped
[05/07 01:31:18   4301s] (I)      5 : MixedSignal
[05/07 01:31:18   4301s] (I)      Prerouted net properties:
[05/07 01:31:18   4301s] (I)      1 : NotLegal
[05/07 01:31:18   4301s] (I)      2 : Special
[05/07 01:31:18   4301s] (I)      3 : Analog
[05/07 01:31:18   4301s] (I)      4 : Fixed
[05/07 01:31:18   4301s] (I)      5 : Skipped
[05/07 01:31:18   4301s] (I)      6 : MixedSignal
[05/07 01:31:18   4301s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:31:18   4301s] [NR-eGR] #prerouted nets         : 306
[05/07 01:31:18   4301s] [NR-eGR] #prerouted special nets : 0
[05/07 01:31:18   4301s] [NR-eGR] #prerouted wires        : 12899
[05/07 01:31:18   4301s] [NR-eGR] Read 41654 nets ( ignored 306 )
[05/07 01:31:18   4301s] (I)        Front-side 41654 ( ignored 306 )
[05/07 01:31:18   4301s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:31:18   4301s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:31:18   4301s] (I)      Reading macro buffers
[05/07 01:31:18   4301s] (I)      Number of macros with buffers: 0
[05/07 01:31:18   4301s] (I)      early_global_route_priority property id does not exist.
[05/07 01:31:18   4301s] (I)      Read Num Blocks=131199  Num Prerouted Wires=12899  Num CS=0
[05/07 01:31:18   4301s] (I)      Layer 1 (V) : #blockages 30262 : #preroutes 5943
[05/07 01:31:18   4301s] (I)      Layer 2 (H) : #blockages 29925 : #preroutes 4698
[05/07 01:31:18   4301s] (I)      Layer 3 (V) : #blockages 21806 : #preroutes 1251
[05/07 01:31:18   4301s] (I)      Layer 4 (H) : #blockages 22546 : #preroutes 549
[05/07 01:31:18   4301s] (I)      Layer 5 (V) : #blockages 15226 : #preroutes 265
[05/07 01:31:18   4301s] (I)      Layer 6 (H) : #blockages 10540 : #preroutes 160
[05/07 01:31:18   4301s] (I)      Layer 7 (V) : #blockages 894 : #preroutes 32
[05/07 01:31:18   4301s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 1
[05/07 01:31:18   4301s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:31:18   4301s] (I)      Number of ignored nets                =    306
[05/07 01:31:18   4301s] (I)      Number of connected nets              =      0
[05/07 01:31:18   4301s] (I)      Number of fixed nets                  =    306.  Ignored: Yes
[05/07 01:31:18   4301s] (I)      Number of clock nets                  =    306.  Ignored: No
[05/07 01:31:18   4301s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:31:18   4301s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:31:18   4301s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:31:18   4301s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:31:18   4301s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:31:18   4301s] (I)      Ndr track 0 does not exist
[05/07 01:31:18   4301s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:31:18   4301s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:31:18   4301s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:31:18   4301s] (I)      Site width          :   152  (dbu)
[05/07 01:31:18   4301s] (I)      Row height          :  1672  (dbu)
[05/07 01:31:18   4301s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:31:18   4301s] (I)      GCell width         :  1672  (dbu)
[05/07 01:31:18   4301s] (I)      GCell height        :  1672  (dbu)
[05/07 01:31:18   4301s] (I)      Grid                :   588   356    10
[05/07 01:31:18   4301s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:31:18   4301s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:31:18   4301s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:31:18   4301s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:31:18   4301s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:31:18   4301s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:31:18   4301s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:31:18   4301s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:31:18   4301s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:31:18   4301s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:31:18   4301s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:31:18   4301s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:31:18   4301s] (I)      --------------------------------------------------------
[05/07 01:31:18   4301s] 
[05/07 01:31:18   4301s] [NR-eGR] ============ Routing rule table ============
[05/07 01:31:18   4301s] [NR-eGR] Rule id: 0  Nets: 41348
[05/07 01:31:18   4301s] [NR-eGR] ========================================
[05/07 01:31:18   4301s] [NR-eGR] 
[05/07 01:31:18   4301s] (I)      ======== NDR :  =========
[05/07 01:31:18   4301s] (I)      +--------------+--------+
[05/07 01:31:18   4301s] (I)      |           ID |      0 |
[05/07 01:31:18   4301s] (I)      |         Name |        |
[05/07 01:31:18   4301s] (I)      |      Default |    yes |
[05/07 01:31:18   4301s] (I)      |  Clk Special |     no |
[05/07 01:31:18   4301s] (I)      | Hard spacing |     no |
[05/07 01:31:18   4301s] (I)      |    NDR track | (none) |
[05/07 01:31:18   4301s] (I)      |      NDR via | (none) |
[05/07 01:31:18   4301s] (I)      |  Extra space |      0 |
[05/07 01:31:18   4301s] (I)      |      Shields |      0 |
[05/07 01:31:18   4301s] (I)      |   Demand (H) |      1 |
[05/07 01:31:18   4301s] (I)      |   Demand (V) |      1 |
[05/07 01:31:18   4301s] (I)      |        #Nets |  41348 |
[05/07 01:31:18   4301s] (I)      +--------------+--------+
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      ======== NDR :  =========
[05/07 01:31:18   4301s] (I)      +--------------+--------+
[05/07 01:31:18   4301s] (I)      |           ID |      1 |
[05/07 01:31:18   4301s] (I)      |         Name |        |
[05/07 01:31:18   4301s] (I)      |      Default |     no |
[05/07 01:31:18   4301s] (I)      |  Clk Special |     no |
[05/07 01:31:18   4301s] (I)      | Hard spacing |     no |
[05/07 01:31:18   4301s] (I)      |    NDR track | (none) |
[05/07 01:31:18   4301s] (I)      |      NDR via | (none) |
[05/07 01:31:18   4301s] (I)      |  Extra space |      0 |
[05/07 01:31:18   4301s] (I)      |      Shields |      2 |
[05/07 01:31:18   4301s] (I)      |   Demand (H) |      3 |
[05/07 01:31:18   4301s] (I)      |   Demand (V) |      3 |
[05/07 01:31:18   4301s] (I)      |        #Nets |      0 |
[05/07 01:31:18   4301s] (I)      +--------------+--------+
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      ======== NDR :  =========
[05/07 01:31:18   4301s] (I)      +--------------+--------+
[05/07 01:31:18   4301s] (I)      |           ID |      2 |
[05/07 01:31:18   4301s] (I)      |         Name |        |
[05/07 01:31:18   4301s] (I)      |      Default |     no |
[05/07 01:31:18   4301s] (I)      |  Clk Special |     no |
[05/07 01:31:18   4301s] (I)      | Hard spacing |     no |
[05/07 01:31:18   4301s] (I)      |    NDR track | (none) |
[05/07 01:31:18   4301s] (I)      |      NDR via | (none) |
[05/07 01:31:18   4301s] (I)      |  Extra space |      1 |
[05/07 01:31:18   4301s] (I)      |      Shields |      0 |
[05/07 01:31:18   4301s] (I)      |   Demand (H) |      2 |
[05/07 01:31:18   4301s] (I)      |   Demand (V) |      2 |
[05/07 01:31:18   4301s] (I)      |        #Nets |      0 |
[05/07 01:31:18   4301s] (I)      +--------------+--------+
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:31:18   4301s] (I)      +--------------+----------+
[05/07 01:31:18   4301s] (I)      |           ID |        3 |
[05/07 01:31:18   4301s] (I)      |         Name | CTS_RULE |
[05/07 01:31:18   4301s] (I)      |      Default |       no |
[05/07 01:31:18   4301s] (I)      |  Clk Special |       no |
[05/07 01:31:18   4301s] (I)      | Hard spacing |       no |
[05/07 01:31:18   4301s] (I)      |    NDR track |   (none) |
[05/07 01:31:18   4301s] (I)      |      NDR via |   (none) |
[05/07 01:31:18   4301s] (I)      |  Extra space |        0 |
[05/07 01:31:18   4301s] (I)      |      Shields |        0 |
[05/07 01:31:18   4301s] (I)      |   Demand (H) |        3 |
[05/07 01:31:18   4301s] (I)      |   Demand (V) |        3 |
[05/07 01:31:18   4301s] (I)      |        #Nets |        0 |
[05/07 01:31:18   4301s] (I)      +--------------+----------+
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:31:18   4301s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:31:18   4301s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:31:18   4301s] (I)      =============== Blocked Tracks ===============
[05/07 01:31:18   4301s] (I)      +-------+---------+----------+---------------+
[05/07 01:31:18   4301s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:31:18   4301s] (I)      +-------+---------+----------+---------------+
[05/07 01:31:18   4301s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:31:18   4301s] (I)      |     2 | 2300828 |   999430 |        43.44% |
[05/07 01:31:18   4301s] (I)      |     3 | 1148364 |   478839 |        41.70% |
[05/07 01:31:18   4301s] (I)      |     4 | 1150592 |   500341 |        43.49% |
[05/07 01:31:18   4301s] (I)      |     5 |  573888 |   253331 |        44.14% |
[05/07 01:31:18   4301s] (I)      |     6 |  574940 |    24829 |         4.32% |
[05/07 01:31:18   4301s] (I)      |     7 |  286944 |    30669 |        10.69% |
[05/07 01:31:18   4301s] (I)      |     8 |  287292 |    24754 |         8.62% |
[05/07 01:31:18   4301s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:31:18   4301s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:31:18   4301s] (I)      +-------+---------+----------+---------------+
[05/07 01:31:18   4301s] (I)      Finished Import and model ( CPU: 0.63 sec, Real: 0.62 sec, Curr Mem: 4.88 MB )
[05/07 01:31:18   4301s] (I)      Delete wires for 41348 nets (async)
[05/07 01:31:18   4301s] (I)      Reset routing kernel
[05/07 01:31:18   4301s] (I)      Started Global Routing ( Curr Mem: 4.89 MB )
[05/07 01:31:18   4301s] (I)      totalPins=156269  totalGlobalPin=151690 (97.07%)
[05/07 01:31:18   4301s] (I)      ================= Net Group Info =================
[05/07 01:31:18   4301s] (I)      +----+----------------+--------------+-----------+
[05/07 01:31:18   4301s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:31:18   4301s] (I)      +----+----------------+--------------+-----------+
[05/07 01:31:18   4301s] (I)      |  1 |          41348 |        M2(2) |  MRDL(10) |
[05/07 01:31:18   4301s] (I)      +----+----------------+--------------+-----------+
[05/07 01:31:18   4302s] (I)      total 2D Cap : 4290529 = (1397492 H, 2893037 V)
[05/07 01:31:18   4302s] (I)      total 2D Demand : 36532 = (15290 H, 21242 V)
[05/07 01:31:18   4302s] (I)      #blocked GCells = 0
[05/07 01:31:18   4302s] (I)      #regions = 1
[05/07 01:31:18   4302s] (I)      Adjusted 0 GCells for pin access
[05/07 01:31:18   4302s] [NR-eGR] Layer group 1: route 41348 net(s) in layer range [2, 10]
[05/07 01:31:18   4302s] (I)      
[05/07 01:31:18   4302s] (I)      ============  Phase 1a Route ============
[05/07 01:31:19   4303s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[05/07 01:31:19   4303s] (I)      Usage: 528306 = (311268 H, 217038 V) = (22.27% H, 7.50% V) = (5.204e+05um H, 3.629e+05um V)
[05/07 01:31:19   4303s] (I)      
[05/07 01:31:19   4303s] (I)      ============  Phase 1b Route ============
[05/07 01:31:19   4303s] (I)      Usage: 528479 = (311280 H, 217199 V) = (22.27% H, 7.51% V) = (5.205e+05um H, 3.632e+05um V)
[05/07 01:31:19   4303s] (I)      Overflow of layer group 1: 1.71% H + 0.03% V. EstWL: 8.836169e+05um
[05/07 01:31:19   4303s] (I)      Congestion metric : 3.22%H 0.07%V, 3.29%HV
[05/07 01:31:19   4303s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:31:19   4303s] (I)      
[05/07 01:31:19   4303s] (I)      ============  Phase 1c Route ============
[05/07 01:31:19   4303s] (I)      Level2 Grid: 118 x 72
[05/07 01:31:19   4303s] (I)      Usage: 528840 = (311340 H, 217500 V) = (22.28% H, 7.52% V) = (5.206e+05um H, 3.637e+05um V)
[05/07 01:31:19   4303s] (I)      
[05/07 01:31:19   4303s] (I)      ============  Phase 1d Route ============
[05/07 01:31:19   4305s] (I)      Usage: 530383 = (311389 H, 218994 V) = (22.28% H, 7.57% V) = (5.206e+05um H, 3.662e+05um V)
[05/07 01:31:19   4305s] (I)      
[05/07 01:31:19   4305s] (I)      ============  Phase 1e Route ============
[05/07 01:31:19   4305s] (I)      Usage: 530383 = (311389 H, 218994 V) = (22.28% H, 7.57% V) = (5.206e+05um H, 3.662e+05um V)
[05/07 01:31:19   4305s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.02% V. EstWL: 8.868004e+05um
[05/07 01:31:19   4305s] (I)      
[05/07 01:31:19   4305s] (I)      ============  Phase 1l Route ============
[05/07 01:31:20   4306s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:31:20   4306s] (I)      Layer  2:    1346626    172221       282      905861     1390279    (39.45%) 
[05/07 01:31:20   4306s] (I)      Layer  3:     675450    219801      1855      458183      691163    (39.86%) 
[05/07 01:31:20   4306s] (I)      Layer  4:     662413     88201        42      454872      693198    (39.62%) 
[05/07 01:31:20   4306s] (I)      Layer  5:     324504     83638       389      225712      348961    (39.28%) 
[05/07 01:31:20   4306s] (I)      Layer  6:     553483     27480        63           0      574035    ( 0.00%) 
[05/07 01:31:20   4306s] (I)      Layer  7:     256189     36167       362       15979      271358    ( 5.56%) 
[05/07 01:31:20   4306s] (I)      Layer  8:     261859      2286         0       23419      263598    ( 8.16%) 
[05/07 01:31:20   4306s] (I)      Layer  9:     143228      3590        15       45199       98469    (31.46%) 
[05/07 01:31:20   4306s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:31:20   4306s] (I)      Total:       4295107    633384      3008     2176449     4355588    (33.32%) 
[05/07 01:31:20   4306s] (I)      
[05/07 01:31:20   4306s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:31:20   4306s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:31:20   4306s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:31:20   4306s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:31:20   4306s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:31:20   4306s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:31:20   4306s] [NR-eGR]      M2 ( 2)       170( 0.13%)        16( 0.01%)   ( 0.15%) 
[05/07 01:31:20   4306s] [NR-eGR]      M3 ( 3)      1415( 1.13%)        55( 0.04%)   ( 1.17%) 
[05/07 01:31:20   4306s] [NR-eGR]      M4 ( 4)        34( 0.03%)         1( 0.00%)   ( 0.03%) 
[05/07 01:31:20   4306s] [NR-eGR]      M5 ( 5)       369( 0.29%)         2( 0.00%)   ( 0.29%) 
[05/07 01:31:20   4306s] [NR-eGR]      M6 ( 6)        43( 0.02%)         2( 0.00%)   ( 0.02%) 
[05/07 01:31:20   4306s] [NR-eGR]      M7 ( 7)       310( 0.16%)         4( 0.00%)   ( 0.16%) 
[05/07 01:31:20   4306s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:31:20   4306s] [NR-eGR]      M9 ( 9)        15( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/07 01:31:20   4306s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:31:20   4306s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:31:20   4306s] [NR-eGR]        Total      2356( 0.18%)        80( 0.01%)   ( 0.18%) 
[05/07 01:31:20   4306s] [NR-eGR] 
[05/07 01:31:20   4306s] (I)      Finished Global Routing ( CPU: 4.63 sec, Real: 1.65 sec, Curr Mem: 4.91 MB )
[05/07 01:31:20   4306s] (I)      Updating congestion map
[05/07 01:31:20   4306s] (I)      total 2D Cap : 4312952 = (1405173 H, 2907779 V)
[05/07 01:31:20   4306s] [NR-eGR] Overflow after Early Global Route 0.15% H + 0.00% V
[05/07 01:31:20   4306s] (I)      Running track assignment and export wires
[05/07 01:31:20   4306s] (I)      ============= Track Assignment ============
[05/07 01:31:20   4306s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.90 MB )
[05/07 01:31:20   4306s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/07 01:31:20   4306s] (I)      Run Multi-thread track assignment
[05/07 01:31:20   4308s] (I)      Finished Track Assignment (8T) ( CPU: 2.16 sec, Real: 0.34 sec, Curr Mem: 4.93 MB )
[05/07 01:31:20   4308s] (I)      Started Export ( Curr Mem: 4.93 MB )
[05/07 01:31:21   4309s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/07 01:31:21   4309s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/07 01:31:21   4309s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:31:21   4310s] [NR-eGR]               Length (um)    Vias 
[05/07 01:31:21   4310s] [NR-eGR] ----------------------------------
[05/07 01:31:21   4310s] [NR-eGR]  M1    (1H)             0  160210 
[05/07 01:31:21   4310s] [NR-eGR]  M2    (2V)        226057  209394 
[05/07 01:31:21   4310s] [NR-eGR]  M3    (3H)        346973   64784 
[05/07 01:31:21   4310s] [NR-eGR]  M4    (4V)        137008   14775 
[05/07 01:31:21   4310s] [NR-eGR]  M5    (5H)        137989    4127 
[05/07 01:31:21   4310s] [NR-eGR]  M6    (6V)         44709    2173 
[05/07 01:31:21   4310s] [NR-eGR]  M7    (7H)         60589     375 
[05/07 01:31:21   4310s] [NR-eGR]  M8    (8V)          3838     118 
[05/07 01:31:21   4310s] [NR-eGR]  M9    (9H)          6051       0 
[05/07 01:31:21   4310s] [NR-eGR]  MRDL  (10V)            0       0 
[05/07 01:31:21   4310s] [NR-eGR] ----------------------------------
[05/07 01:31:21   4310s] [NR-eGR]        Total       963213  455956 
[05/07 01:31:21   4310s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:31:21   4310s] [NR-eGR] Total half perimeter of net bounding box: 836094um
[05/07 01:31:21   4310s] [NR-eGR] Total length: 963213um, number of vias: 455956
[05/07 01:31:21   4310s] [NR-eGR] --------------------------------------------------------------------------
[05/07 01:31:21   4310s] (I)      == Layer wire length by net rule ==
[05/07 01:31:21   4310s] (I)                     Default  CTS_RULE 
[05/07 01:31:21   4310s] (I)      ---------------------------------
[05/07 01:31:21   4310s] (I)       M1    (1H)        0um       0um 
[05/07 01:31:21   4310s] (I)       M2    (2V)   226044um      13um 
[05/07 01:31:21   4310s] (I)       M3    (3H)   346972um       1um 
[05/07 01:31:21   4310s] (I)       M4    (4V)   137007um       1um 
[05/07 01:31:21   4310s] (I)       M5    (5H)   137988um       1um 
[05/07 01:31:21   4310s] (I)       M6    (6V)    44702um       7um 
[05/07 01:31:21   4310s] (I)       M7    (7H)    59267um    1321um 
[05/07 01:31:21   4310s] (I)       M8    (8V)     3064um     775um 
[05/07 01:31:21   4310s] (I)       M9    (9H)     6051um       0um 
[05/07 01:31:21   4310s] (I)       MRDL  (10V)       0um       0um 
[05/07 01:31:21   4310s] (I)      ---------------------------------
[05/07 01:31:21   4310s] (I)             Total  961094um    2119um 
[05/07 01:31:21   4310s] (I)      == Layer via count by net rule ==
[05/07 01:31:21   4310s] (I)                    Default  CTS_RULE 
[05/07 01:31:21   4310s] (I)      --------------------------------
[05/07 01:31:21   4310s] (I)       M1    (1H)    160182        28 
[05/07 01:31:21   4310s] (I)       M2    (2V)    209366        28 
[05/07 01:31:21   4310s] (I)       M3    (3H)     64756        28 
[05/07 01:31:21   4310s] (I)       M4    (4V)     14747        28 
[05/07 01:31:21   4310s] (I)       M5    (5H)      4099        28 
[05/07 01:31:21   4310s] (I)       M6    (6V)      2144        29 
[05/07 01:31:21   4310s] (I)       M7    (7H)       337        38 
[05/07 01:31:21   4310s] (I)       M8    (8V)       118         0 
[05/07 01:31:21   4310s] (I)       M9    (9H)         0         0 
[05/07 01:31:21   4310s] (I)       MRDL  (10V)        0         0 
[05/07 01:31:21   4310s] (I)      --------------------------------
[05/07 01:31:21   4310s] (I)             Total   455749       207 
[05/07 01:31:21   4310s] (I)      Finished Export ( CPU: 2.06 sec, Real: 0.93 sec, Curr Mem: 4.93 MB )
[05/07 01:31:21   4310s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[05/07 01:31:21   4310s] eee: RC Grid memory freed = 266400 (60 X 37 X 10 X 12b)
[05/07 01:31:21   4310s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.62 sec, Real: 3.67 sec, Curr Mem: 4.91 MB )
[05/07 01:31:21   4310s] [NR-eGR] Finished Early Global Route ( CPU: 9.67 sec, Real: 3.72 sec, Curr Mem: 4.83 MB )
[05/07 01:31:21   4310s] (I)      ========================================== Runtime Summary ===========================================
[05/07 01:31:21   4310s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/07 01:31:21   4310s] (I)      ------------------------------------------------------------------------------------------------------
[05/07 01:31:21   4310s] (I)       Early Global Route                             100.00%  1280.71 sec  1284.43 sec  3.71 sec  9.67 sec 
[05/07 01:31:21   4310s] (I)       +-Early Global Route kernel                     98.72%  1280.72 sec  1284.39 sec  3.67 sec  9.62 sec 
[05/07 01:31:21   4310s] (I)       | +-Import and model                            16.70%  1280.73 sec  1281.35 sec  0.62 sec  0.63 sec 
[05/07 01:31:21   4310s] (I)       | | +-Create place DB                            7.67%  1280.73 sec  1281.02 sec  0.28 sec  0.28 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Import place data                        7.66%  1280.73 sec  1281.02 sec  0.28 sec  0.28 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Read instances and placement           1.51%  1280.73 sec  1280.79 sec  0.06 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Read nets                              6.00%  1280.79 sec  1281.01 sec  0.22 sec  0.22 sec 
[05/07 01:31:21   4310s] (I)       | | +-Create route DB                            7.47%  1281.02 sec  1281.29 sec  0.28 sec  0.29 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Import route data (8T)                   7.45%  1281.02 sec  1281.29 sec  0.28 sec  0.29 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.26%  1281.06 sec  1281.11 sec  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read routing blockages               0.00%  1281.06 sec  1281.06 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read instance blockages              0.44%  1281.06 sec  1281.08 sec  0.02 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read PG blockages                    0.69%  1281.08 sec  1281.10 sec  0.03 sec  0.03 sec 
[05/07 01:31:21   4310s] (I)       | | | | | | +-Allocate memory for PG via list    0.16%  1281.08 sec  1281.08 sec  0.01 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read clock blockages                 0.00%  1281.10 sec  1281.10 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read other blockages                 0.00%  1281.10 sec  1281.10 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read halo blockages                  0.05%  1281.10 sec  1281.10 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1281.11 sec  1281.11 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Read blackboxes                        0.00%  1281.11 sec  1281.11 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Read prerouted                         1.25%  1281.11 sec  1281.15 sec  0.05 sec  0.04 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Read nets                              0.74%  1281.15 sec  1281.18 sec  0.03 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Set up via pillars                     0.04%  1281.19 sec  1281.19 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Initialize 3D grid graph               0.33%  1281.20 sec  1281.21 sec  0.01 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Model blockage capacity                2.21%  1281.21 sec  1281.29 sec  0.08 sec  0.08 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Initialize 3D capacity               1.96%  1281.21 sec  1281.28 sec  0.07 sec  0.07 sec 
[05/07 01:31:21   4310s] (I)       | | +-Read aux data                              0.00%  1281.29 sec  1281.29 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | +-Others data preparation                    0.00%  1281.29 sec  1281.29 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | | +-Create route kernel                        1.09%  1281.29 sec  1281.33 sec  0.04 sec  0.04 sec 
[05/07 01:31:21   4310s] (I)       | +-Global Routing                              44.36%  1281.36 sec  1283.01 sec  1.65 sec  4.63 sec 
[05/07 01:31:21   4310s] (I)       | | +-Initialization                             0.58%  1281.36 sec  1281.38 sec  0.02 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)       | | +-Net group 1                               41.81%  1281.39 sec  1282.94 sec  1.55 sec  4.54 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Generate topology (8T)                   1.94%  1281.39 sec  1281.46 sec  0.07 sec  0.17 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Phase 1a                                10.23%  1281.54 sec  1281.92 sec  0.38 sec  1.30 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Pattern routing (8T)                   7.40%  1281.54 sec  1281.82 sec  0.27 sec  1.20 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.58%  1281.82 sec  1281.88 sec  0.06 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Add via demand to 2D                   1.05%  1281.88 sec  1281.92 sec  0.04 sec  0.04 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Phase 1b                                 6.09%  1281.92 sec  1282.15 sec  0.23 sec  0.45 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Monotonic routing (8T)                 3.02%  1281.92 sec  1282.04 sec  0.11 sec  0.33 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Phase 1c                                 2.17%  1282.15 sec  1282.23 sec  0.08 sec  0.08 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Two level Routing                      2.16%  1282.15 sec  1282.23 sec  0.08 sec  0.08 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Two Level Routing (Regular)          1.73%  1282.16 sec  1282.22 sec  0.06 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Two Level Routing (Strong)           0.32%  1282.22 sec  1282.23 sec  0.01 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Phase 1d                                 8.23%  1282.23 sec  1282.54 sec  0.31 sec  1.16 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Detoured routing (8T)                  8.18%  1282.23 sec  1282.54 sec  0.30 sec  1.16 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Phase 1e                                 1.43%  1282.54 sec  1282.59 sec  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Route legalization                     1.35%  1282.54 sec  1282.59 sec  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | | | +-Legalize Blockage Violations         1.31%  1282.54 sec  1282.59 sec  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Phase 1l                                 9.21%  1282.60 sec  1282.94 sec  0.34 sec  1.23 sec 
[05/07 01:31:21   4310s] (I)       | | | | +-Layer assignment (8T)                  8.53%  1282.62 sec  1282.94 sec  0.32 sec  1.20 sec 
[05/07 01:31:21   4310s] (I)       | +-Export cong map                              1.84%  1283.01 sec  1283.08 sec  0.07 sec  0.07 sec 
[05/07 01:31:21   4310s] (I)       | | +-Export 2D cong map                         0.20%  1283.07 sec  1283.08 sec  0.01 sec  0.01 sec 
[05/07 01:31:21   4310s] (I)       | +-Extract Global 3D Wires                      0.66%  1283.08 sec  1283.10 sec  0.02 sec  0.03 sec 
[05/07 01:31:21   4310s] (I)       | +-Track Assignment (8T)                        9.22%  1283.11 sec  1283.45 sec  0.34 sec  2.16 sec 
[05/07 01:31:21   4310s] (I)       | | +-Initialization                             0.20%  1283.11 sec  1283.11 sec  0.01 sec  0.01 sec 
[05/07 01:31:21   4310s] (I)       | | +-Track Assignment Kernel                    8.80%  1283.11 sec  1283.44 sec  0.33 sec  2.13 sec 
[05/07 01:31:21   4310s] (I)       | | +-Free Memory                                0.01%  1283.45 sec  1283.45 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | +-Export                                      25.01%  1283.45 sec  1284.38 sec  0.93 sec  2.06 sec 
[05/07 01:31:21   4310s] (I)       | | +-Export DB wires                           13.14%  1283.45 sec  1283.94 sec  0.49 sec  1.25 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Export all nets (8T)                    11.57%  1283.46 sec  1283.89 sec  0.43 sec  0.94 sec 
[05/07 01:31:21   4310s] (I)       | | | +-Set wire vias (8T)                       1.14%  1283.89 sec  1283.93 sec  0.04 sec  0.30 sec 
[05/07 01:31:21   4310s] (I)       | | +-Report wirelength                          9.84%  1283.94 sec  1284.30 sec  0.37 sec  0.37 sec 
[05/07 01:31:21   4310s] (I)       | | +-Update net boxes                           1.92%  1284.31 sec  1284.38 sec  0.07 sec  0.44 sec 
[05/07 01:31:21   4310s] (I)       | | +-Update timing                              0.00%  1284.38 sec  1284.38 sec  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)       | +-Postprocess design                           0.28%  1284.38 sec  1284.39 sec  0.01 sec  0.01 sec 
[05/07 01:31:21   4310s] (I)      ======================= Summary by functions ========================
[05/07 01:31:21   4310s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:31:21   4310s] (I)      ---------------------------------------------------------------------
[05/07 01:31:21   4310s] (I)        0  Early Global Route                  100.00%  3.71 sec  9.67 sec 
[05/07 01:31:21   4310s] (I)        1  Early Global Route kernel            98.72%  3.67 sec  9.62 sec 
[05/07 01:31:21   4310s] (I)        2  Global Routing                       44.36%  1.65 sec  4.63 sec 
[05/07 01:31:21   4310s] (I)        2  Export                               25.01%  0.93 sec  2.06 sec 
[05/07 01:31:21   4310s] (I)        2  Import and model                     16.70%  0.62 sec  0.63 sec 
[05/07 01:31:21   4310s] (I)        2  Track Assignment (8T)                 9.22%  0.34 sec  2.16 sec 
[05/07 01:31:21   4310s] (I)        2  Export cong map                       1.84%  0.07 sec  0.07 sec 
[05/07 01:31:21   4310s] (I)        2  Extract Global 3D Wires               0.66%  0.02 sec  0.03 sec 
[05/07 01:31:21   4310s] (I)        2  Postprocess design                    0.28%  0.01 sec  0.01 sec 
[05/07 01:31:21   4310s] (I)        3  Net group 1                          41.81%  1.55 sec  4.54 sec 
[05/07 01:31:21   4310s] (I)        3  Export DB wires                      13.14%  0.49 sec  1.25 sec 
[05/07 01:31:21   4310s] (I)        3  Report wirelength                     9.84%  0.37 sec  0.37 sec 
[05/07 01:31:21   4310s] (I)        3  Track Assignment Kernel               8.80%  0.33 sec  2.13 sec 
[05/07 01:31:21   4310s] (I)        3  Create place DB                       7.67%  0.28 sec  0.28 sec 
[05/07 01:31:21   4310s] (I)        3  Create route DB                       7.47%  0.28 sec  0.29 sec 
[05/07 01:31:21   4310s] (I)        3  Update net boxes                      1.92%  0.07 sec  0.44 sec 
[05/07 01:31:21   4310s] (I)        3  Create route kernel                   1.09%  0.04 sec  0.04 sec 
[05/07 01:31:21   4310s] (I)        3  Initialization                        0.78%  0.03 sec  0.03 sec 
[05/07 01:31:21   4310s] (I)        3  Export 2D cong map                    0.20%  0.01 sec  0.01 sec 
[05/07 01:31:21   4310s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        4  Export all nets (8T)                 11.57%  0.43 sec  0.94 sec 
[05/07 01:31:21   4310s] (I)        4  Phase 1a                             10.23%  0.38 sec  1.30 sec 
[05/07 01:31:21   4310s] (I)        4  Phase 1l                              9.21%  0.34 sec  1.23 sec 
[05/07 01:31:21   4310s] (I)        4  Phase 1d                              8.23%  0.31 sec  1.16 sec 
[05/07 01:31:21   4310s] (I)        4  Import place data                     7.66%  0.28 sec  0.28 sec 
[05/07 01:31:21   4310s] (I)        4  Import route data (8T)                7.45%  0.28 sec  0.29 sec 
[05/07 01:31:21   4310s] (I)        4  Phase 1b                              6.09%  0.23 sec  0.45 sec 
[05/07 01:31:21   4310s] (I)        4  Phase 1c                              2.17%  0.08 sec  0.08 sec 
[05/07 01:31:21   4310s] (I)        4  Generate topology (8T)                1.94%  0.07 sec  0.17 sec 
[05/07 01:31:21   4310s] (I)        4  Phase 1e                              1.43%  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        4  Set wire vias (8T)                    1.14%  0.04 sec  0.30 sec 
[05/07 01:31:21   4310s] (I)        5  Layer assignment (8T)                 8.53%  0.32 sec  1.20 sec 
[05/07 01:31:21   4310s] (I)        5  Detoured routing (8T)                 8.18%  0.30 sec  1.16 sec 
[05/07 01:31:21   4310s] (I)        5  Pattern routing (8T)                  7.40%  0.27 sec  1.20 sec 
[05/07 01:31:21   4310s] (I)        5  Read nets                             6.73%  0.25 sec  0.24 sec 
[05/07 01:31:21   4310s] (I)        5  Monotonic routing (8T)                3.02%  0.11 sec  0.33 sec 
[05/07 01:31:21   4310s] (I)        5  Model blockage capacity               2.21%  0.08 sec  0.08 sec 
[05/07 01:31:21   4310s] (I)        5  Two level Routing                     2.16%  0.08 sec  0.08 sec 
[05/07 01:31:21   4310s] (I)        5  Pattern Routing Avoiding Blockages    1.58%  0.06 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        5  Read instances and placement          1.51%  0.06 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        5  Route legalization                    1.35%  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        5  Read blockages ( Layer 2-10 )         1.26%  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        5  Read prerouted                        1.25%  0.05 sec  0.04 sec 
[05/07 01:31:21   4310s] (I)        5  Add via demand to 2D                  1.05%  0.04 sec  0.04 sec 
[05/07 01:31:21   4310s] (I)        5  Initialize 3D grid graph              0.33%  0.01 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)        5  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        6  Initialize 3D capacity                1.96%  0.07 sec  0.07 sec 
[05/07 01:31:21   4310s] (I)        6  Two Level Routing (Regular)           1.73%  0.06 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        6  Legalize Blockage Violations          1.31%  0.05 sec  0.06 sec 
[05/07 01:31:21   4310s] (I)        6  Read PG blockages                     0.69%  0.03 sec  0.03 sec 
[05/07 01:31:21   4310s] (I)        6  Read instance blockages               0.44%  0.02 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)        6  Two Level Routing (Strong)            0.32%  0.01 sec  0.02 sec 
[05/07 01:31:21   4310s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:31:21   4310s] (I)        7  Allocate memory for PG via list       0.16%  0.01 sec  0.00 sec 
[05/07 01:31:21   4310s] Running post-eGR process
[05/07 01:31:21   4310s]     Route Remaining Unrouted Nets done. (took cpu=0:00:09.7 real=0:00:03.8)
[05/07 01:31:21   4310s]   Routing using NR in eGR->NR Step done.
[05/07 01:31:21   4311s] Net route status summary:
[05/07 01:31:21   4311s]   Clock:       317 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=306, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:31:21   4311s]   Non-clock: 42520 (unrouted=1172, trialRouted=41348, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1172, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 01:31:21   4311s] 
[05/07 01:31:21   4311s] CCOPT: Done with clock implementation routing.
[05/07 01:31:21   4311s] 
[05/07 01:31:21   4311s]   Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:47 real=0:00:36.5)
[05/07 01:31:21   4311s] Clock implementation routing done.
[05/07 01:31:21   4311s] Leaving CCOpt scope - extractRC...
[05/07 01:31:21   4311s] Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/07 01:31:21   4311s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/07 01:31:21   4311s] Type 'man IMPEXT-6191' for more detail.
[05/07 01:31:21   4311s] Extraction called for design 'ORCA_TOP' of instances=39119 and nets=42837 using extraction engine 'preRoute' .
[05/07 01:31:21   4311s] PreRoute RC Extraction called for design ORCA_TOP.
[05/07 01:31:21   4311s] RC Extraction called in multi-corner(2) mode.
[05/07 01:31:21   4311s] RCMode: PreRoute
[05/07 01:31:21   4311s]       RC Corner Indexes            0       1   
[05/07 01:31:21   4311s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 01:31:21   4311s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 01:31:21   4311s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 01:31:21   4311s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 01:31:21   4311s] Shrink Factor                : 1.00000
[05/07 01:31:21   4311s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 01:31:21   4311s] Using capacitance table file ...
[05/07 01:31:21   4311s] eee: RC Grid memory allocated = 266400 (60 X 37 X 10 X 12b)
[05/07 01:31:21   4311s] Updating RC Grid density data for preRoute extraction ...
[05/07 01:31:21   4311s] eee: pegSigSF=1.070000
[05/07 01:31:21   4311s] Initializing multi-corner capacitance tables ... 
[05/07 01:31:22   4311s] Initializing multi-corner resistance tables ...
[05/07 01:31:22   4311s] eee: Grid unit RC data computation started
[05/07 01:31:22   4311s] eee: Grid unit RC data computation completed
[05/07 01:31:22   4311s] eee: l=1 avDens=0.126190 usedTrk=14259.629004 availTrk=113001.190168 sigTrk=14259.629004
[05/07 01:31:22   4311s] eee: l=2 avDens=0.123651 usedTrk=13613.087494 availTrk=110093.045807 sigTrk=13613.087494
[05/07 01:31:22   4311s] eee: l=3 avDens=0.378518 usedTrk=20815.789378 availTrk=54992.904019 sigTrk=20815.789378
[05/07 01:31:22   4311s] eee: l=4 avDens=0.180874 usedTrk=10065.351678 availTrk=55648.404092 sigTrk=10065.351678
[05/07 01:31:22   4311s] eee: l=5 avDens=0.370600 usedTrk=10804.829179 availTrk=29154.936063 sigTrk=10804.829179
[05/07 01:31:22   4311s] eee: l=6 avDens=0.115991 usedTrk=6057.324161 availTrk=52222.500000 sigTrk=6057.324161
[05/07 01:31:22   4311s] eee: l=7 avDens=0.316867 usedTrk=8809.688573 availTrk=27802.500000 sigTrk=8825.186120
[05/07 01:31:22   4311s] eee: l=8 avDens=0.075255 usedTrk=1088.567465 availTrk=14465.000000 sigTrk=1088.567465
[05/07 01:31:22   4311s] eee: l=9 avDens=0.104452 usedTrk=361.926314 availTrk=3465.000000 sigTrk=361.926314
[05/07 01:31:22   4311s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/07 01:31:22   4311s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:31:22   4311s] eee: LAM-FP: thresh=1 ; dimX=6464.000000 ; dimY=3906.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/07 01:31:22   4311s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.360074 uaWl=1.000000 uaWlH=0.396600 aWlH=0.000000 lMod=0 pMax=0.886600 pMod=79 pModAss=50 wcR=0.472500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.181300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/07 01:31:22   4311s] eee: NetCapCache creation started. (Current Mem: 5250.324M) 
[05/07 01:31:22   4312s] eee: NetCapCache completed. (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  Curr Mem: 5250.324M) 
[05/07 01:31:22   4312s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(982.528000, 593.712000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (59 X 36)
[05/07 01:31:22   4312s] eee: Metal Layers Info:
[05/07 01:31:22   4312s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:31:22   4312s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/07 01:31:22   4312s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:31:22   4312s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.159 |   2.00 | H | 0 |  4 |
[05/07 01:31:22   4312s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.164 |   1.79 | V | 0 |  4 |
[05/07 01:31:22   4312s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | H | 0 |  5 |
[05/07 01:31:22   4312s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.304 |  0.107 |   1.79 | V | 0 |  5 |
[05/07 01:31:22   4312s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.608 |  0.087 |   1.79 | H | 0 |  5 |
[05/07 01:31:22   4312s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.608 |  0.088 |   1.79 | V | 0 |  5 |
[05/07 01:31:22   4312s] eee: |       M7 |   7 |   0.056 |   0.056 |   1.216 |  0.088 |   1.79 | H | 0 |  5 |
[05/07 01:31:22   4312s] eee: |       M8 |   8 |   0.056 |   0.056 |   1.216 |  0.089 |   1.79 | V | 0 |  5 |
[05/07 01:31:22   4312s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.104 |   1.75 | H | 0 |  4 |
[05/07 01:31:22   4312s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.121 |   0.17 | V | 0 |  2 |
[05/07 01:31:22   4312s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/07 01:31:22   4312s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/07 01:31:23   4312s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 5250.324M)
[05/07 01:31:23   4312s] Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/07 01:31:23   4312s] Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/07 01:31:23   4312s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/07 01:31:23   4312s] <CMD> setAnalysisMode -cppr both
[05/07 01:31:23   4312s] <CMD> optDesign -postCTS -hold
[05/07 01:31:23   4312s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3692.7M, totSessionCpu=1:11:54 **
[05/07 01:31:23   4312s] 
[05/07 01:31:23   4312s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:31:23   4312s] *** optDesign #1 [begin] () : totSession cpu/real = 1:11:53.9/0:27:54.2 (2.6), mem = 5154.4M
[05/07 01:31:23   4312s] Info: 8 threads available for lower-level modules during optimization.
[05/07 01:31:23   4312s] GigaOpt running with 8 threads.
[05/07 01:31:23   4312s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:11:53.9/0:27:54.2 (2.6), mem = 5154.4M
[05/07 01:31:23   4312s] **INFO: User settings:
[05/07 01:31:23   4312s] setDesignMode -earlyClockFlow                                  false
[05/07 01:31:23   4312s] setDesignMode -flowEffort                                      extreme
[05/07 01:31:23   4312s] setDesignMode -process                                         28
[05/07 01:31:23   4312s] setExtractRCMode -coupling_c_th                                0.1
[05/07 01:31:23   4312s] setExtractRCMode -engine                                       preRoute
[05/07 01:31:23   4312s] setExtractRCMode -relative_c_th                                1
[05/07 01:31:23   4312s] setExtractRCMode -total_c_th                                   0
[05/07 01:31:23   4312s] setUsefulSkewMode -opt_skew_eco_route                          false
[05/07 01:31:23   4312s] setDelayCalMode -enable_high_fanout                            true
[05/07 01:31:23   4312s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/07 01:31:23   4312s] setDelayCalMode -engine                                        aae
[05/07 01:31:23   4312s] setDelayCalMode -ignoreNetLoad                                 false
[05/07 01:31:23   4312s] setDelayCalMode -socv_accuracy_mode                            low
[05/07 01:31:23   4312s] setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
[05/07 01:31:23   4312s] setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
[05/07 01:31:23   4312s] setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
[05/07 01:31:23   4312s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
[05/07 01:31:23   4312s] setOptMode -opt_drv_margin                                     0
[05/07 01:31:23   4312s] setOptMode -opt_enable_podv2_clock_opt_flow                    false
[05/07 01:31:23   4312s] setOptMode -opt_exp_buffer_tat_enhancement                     true
[05/07 01:31:23   4312s] setOptMode -opt_exp_flow_effort_extreme                        true
[05/07 01:31:23   4312s] setOptMode -opt_exp_global_sizing_tat_fix                      true
[05/07 01:31:23   4312s] setOptMode -opt_exp_pre_cts_new_extreme_flow                   true
[05/07 01:31:23   4312s] setOptMode -opt_exp_pre_cts_new_standard_flow                  true
[05/07 01:31:23   4312s] setOptMode -opt_exp_reclaim_area_rebuffer_tat_fix              true
[05/07 01:31:23   4312s] setOptMode -opt_exp_roi_flow_tat_enhancements                  true
[05/07 01:31:23   4312s] setOptMode -opt_exp_view_pruning_timer_mode                    low
[05/07 01:31:23   4312s] setOptMode -opt_flow_ccopt_extreme_tat_enhancement_v2          true
[05/07 01:31:23   4312s] setOptMode -opt_drv                                            true
[05/07 01:31:23   4312s] setOptMode -opt_post_route_enable_si_attacker_sizing           false
[05/07 01:31:23   4312s] setOptMode -opt_resize_flip_flops                              true
[05/07 01:31:23   4312s] setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
[05/07 01:31:23   4312s] setOptMode -opt_preserve_all_sequential                        false
[05/07 01:31:23   4312s] setOptMode -opt_area_recovery                                  true
[05/07 01:31:23   4312s] setOptMode -opt_setup_target_slack                             0
[05/07 01:31:23   4312s] setOptMode -opt_skew                                           true
[05/07 01:31:23   4312s] setOptMode -opt_skew_ccopt                                     none
[05/07 01:31:23   4312s] setOptMode -opt_skew_post_route                                false
[05/07 01:31:23   4312s] setOptMode -opt_skew_pre_cts                                   false
[05/07 01:31:23   4312s] setAnalysisMode -analysisType                                  onChipVariation
[05/07 01:31:23   4312s] setAnalysisMode -checkType                                     setup
[05/07 01:31:23   4312s] setAnalysisMode -clkSrcPath                                    true
[05/07 01:31:23   4312s] setAnalysisMode -clockPropagation                              sdcControl
[05/07 01:31:23   4312s] setAnalysisMode -cppr                                          both
[05/07 01:31:23   4312s] setAnalysisMode -usefulSkew                                    true
[05/07 01:31:23   4312s] 
[05/07 01:31:23   4312s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/07 01:31:25   4320s] Need call spDPlaceInit before registerPrioInstLoc.
[05/07 01:31:26   4320s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:31:26   4320s] [GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[05/07 01:31:26   4320s] [GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[05/07 01:31:26   4320s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/07 01:31:26   4320s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/07 01:31:26   4320s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/07 01:31:26   4320s] [GPS-MSV] Related mode (msv/opt) setting
[05/07 01:31:26   4320s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/07 01:31:26   4320s] RODC: v2.8e
[05/07 01:31:26   4320s] OPERPROF: Starting DPlace-Init at level 1, MEM:5243.7M, EPOCH TIME: 1746606686.316578
[05/07 01:31:26   4320s] Processing tracks to init pin-track alignment.
[05/07 01:31:26   4320s] z: 2, totalTracks: 1
[05/07 01:31:26   4320s] z: 4, totalTracks: 1
[05/07 01:31:26   4320s] z: 6, totalTracks: 1
[05/07 01:31:26   4320s] z: 8, totalTracks: 1
[05/07 01:31:26   4320s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:31:26   4320s] Cell ORCA_TOP LLGs are deleted
[05/07 01:31:26   4320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4320s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:31:26   4320s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:31:26   4320s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5243.7M, EPOCH TIME: 1746606686.380643
[05/07 01:31:26   4320s] Info: 97 insts are soft-fixed.
[05/07 01:31:26   4320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4320s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5243.7M, EPOCH TIME: 1746606686.383190
[05/07 01:31:26   4320s] Max number of tech site patterns supported in site array is 256.
[05/07 01:31:26   4320s] Core basic site is unit
[05/07 01:31:26   4320s] After signature check, allow fast init is false, keep pre-filter is true.
[05/07 01:31:26   4320s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/07 01:31:26   4320s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:31:26   4320s] SiteArray: use 11,816,960 bytes
[05/07 01:31:26   4320s] SiteArray: current memory after site array memory allocation 5243.7M
[05/07 01:31:26   4320s] SiteArray: FP blocked sites are writable
[05/07 01:31:26   4321s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:31:26   4321s] SiteArray: use 1,466,368 bytes
[05/07 01:31:26   4321s] SiteArray: current memory after site array memory allocation 5245.1M
[05/07 01:31:26   4321s] SiteArray: FP blocked sites are writable
[05/07 01:31:26   4321s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:31:26   4321s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:31:26   4321s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:31:26   4321s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5245.1M, EPOCH TIME: 1746606686.544738
[05/07 01:31:26   4321s] Process 71440 wires and vias for routing blockage analysis
[05/07 01:31:26   4321s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.240, REAL:0.044, MEM:5245.1M, EPOCH TIME: 1746606686.588462
[05/07 01:31:26   4321s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5245.1M, EPOCH TIME: 1746606686.588820
[05/07 01:31:26   4321s] Process 1344 wires and vias for routing blockage analysis
[05/07 01:31:26   4321s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.030, REAL:0.019, MEM:5245.1M, EPOCH TIME: 1746606686.607321
[05/07 01:31:26   4321s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:31:26   4321s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:31:26   4321s] Atter site array init, number of instance map data is 0.
[05/07 01:31:26   4321s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.650, REAL:0.313, MEM:5245.1M, EPOCH TIME: 1746606686.695857
[05/07 01:31:26   4321s] 
[05/07 01:31:26   4321s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:31:26   4321s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:31:26   4321s] OPERPROF:     Starting CMU at level 3, MEM:5245.1M, EPOCH TIME: 1746606686.743827
[05/07 01:31:26   4321s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.012, MEM:5245.1M, EPOCH TIME: 1746606686.755599
[05/07 01:31:26   4321s] 
[05/07 01:31:26   4321s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 01:31:26   4321s] Info: 97 insts are soft-fixed.
[05/07 01:31:26   4321s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.750, REAL:0.389, MEM:5245.1M, EPOCH TIME: 1746606686.769338
[05/07 01:31:26   4321s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5245.1M, EPOCH TIME: 1746606686.769484
[05/07 01:31:26   4321s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5245.1M, EPOCH TIME: 1746606686.770096
[05/07 01:31:26   4321s] 
[05/07 01:31:26   4321s] [CPU] DPlace-Init (cpu=0:00:00.9, real=0:00:00.0, mem=5245.1MB).
[05/07 01:31:26   4321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.920, REAL:0.533, MEM:5245.1M, EPOCH TIME: 1746606686.849983
[05/07 01:31:26   4321s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/07 01:31:26   4321s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/07 01:31:26   4321s] 	Cell FOOT2X16_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X16_LVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X16_RVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X2_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X2_LVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X2_RVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X32_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X32_LVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X32_RVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X4_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X4_LVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X4_RVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X8_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X8_LVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOT2X8_RVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOTX16_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOTX16_LVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOTX16_RVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOTX2_HVT, site unit.
[05/07 01:31:26   4321s] 	Cell FOOTX2_LVT, site unit.
[05/07 01:31:26   4321s] 	...
[05/07 01:31:26   4321s] 	Reporting only the 20 first cells found...
[05/07 01:31:26   4321s] .
[05/07 01:31:26   4321s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5245.4M, EPOCH TIME: 1746606686.857614
[05/07 01:31:26   4321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:31:26   4321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:26   4322s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.530, REAL:0.140, MEM:5245.1M, EPOCH TIME: 1746606686.997392
[05/07 01:31:27   4322s] 
[05/07 01:31:27   4322s] Creating Lib Analyzer ...
[05/07 01:31:27   4322s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:31:27   4322s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:31:27   4322s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:31:27   4322s] 
[05/07 01:31:27   4322s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:31:27   4323s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:04 mem=5253.1M
[05/07 01:31:27   4323s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:04 mem=5253.1M
[05/07 01:31:27   4323s] Creating Lib Analyzer, finished. 
[05/07 01:31:27   4323s] OPERPROF: Starting DPlace-Init at level 1, MEM:5253.1M, EPOCH TIME: 1746606687.787147
[05/07 01:31:27   4323s] Processing tracks to init pin-track alignment.
[05/07 01:31:27   4323s] z: 2, totalTracks: 1
[05/07 01:31:27   4323s] z: 4, totalTracks: 1
[05/07 01:31:27   4323s] z: 6, totalTracks: 1
[05/07 01:31:27   4323s] z: 8, totalTracks: 1
[05/07 01:31:27   4323s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:31:27   4323s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:31:27   4323s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5253.1M, EPOCH TIME: 1746606687.837923
[05/07 01:31:27   4323s] Info: 97 insts are soft-fixed.
[05/07 01:31:27   4323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:27   4323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:27   4323s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:31:27   4323s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:31:27   4323s] 
[05/07 01:31:27   4323s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:31:27   4323s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:31:28   4323s] 
[05/07 01:31:28   4323s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:31:28   4323s] Info: 97 insts are soft-fixed.
[05/07 01:31:28   4323s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.191, MEM:5253.1M, EPOCH TIME: 1746606688.028583
[05/07 01:31:28   4323s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5253.1M, EPOCH TIME: 1746606688.028795
[05/07 01:31:28   4323s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5253.1M, EPOCH TIME: 1746606688.029514
[05/07 01:31:28   4323s] 
[05/07 01:31:28   4323s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=5253.1MB).
[05/07 01:31:28   4323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.288, MEM:5253.1M, EPOCH TIME: 1746606688.075413
[05/07 01:31:28   4323s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5253.4M, EPOCH TIME: 1746606688.076375
[05/07 01:31:28   4323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:31:28   4323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.125, MEM:5253.1M, EPOCH TIME: 1746606688.201060
[05/07 01:31:28   4324s] **INFO: Using Advanced Metric Collection system.
[05/07 01:31:28   4324s] **optDesign ... cpu = 0:00:11, real = 0:00:05, mem = 3878.0M, totSessionCpu=1:12:05 **
[05/07 01:31:28   4324s] #optDebug: { P: 28 W: 5195 FE: extreme PE: none LDR: 1}
[05/07 01:31:28   4324s] *** optDesign -postCTS ***
[05/07 01:31:28   4324s] DRC Margin: user margin 0.0
[05/07 01:31:28   4324s] Hold Target Slack: user slack 0
[05/07 01:31:28   4324s] Setup Target Slack: user slack 0;
[05/07 01:31:28   4324s] setUsefulSkewMode -opt_skew_eco_route false
[05/07 01:31:28   4324s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5253.1M, EPOCH TIME: 1746606688.264584
[05/07 01:31:28   4324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:31:28   4324s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:31:28   4324s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.131, MEM:5253.1M, EPOCH TIME: 1746606688.395322
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:31:28   4324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:31:28   4324s] Deleting Lib Analyzer.
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] TimeStamp Deleting Cell Server End ...
[05/07 01:31:28   4324s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:31:28   4324s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:31:28   4324s] Summary for sequential cells identification: 
[05/07 01:31:28   4324s]   Identified SBFF number: 126
[05/07 01:31:28   4324s]   Identified MBFF number: 0
[05/07 01:31:28   4324s]   Identified SB Latch number: 36
[05/07 01:31:28   4324s]   Identified MB Latch number: 0
[05/07 01:31:28   4324s]   Not identified SBFF number: 180
[05/07 01:31:28   4324s]   Not identified MBFF number: 0
[05/07 01:31:28   4324s]   Not identified SB Latch number: 0
[05/07 01:31:28   4324s]   Not identified MB Latch number: 0
[05/07 01:31:28   4324s]   Number of sequential cells which are not FFs: 42
[05/07 01:31:28   4324s]  Visiting view : test_worst_scenario
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]  Visiting view : func_worst_scenario
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]  Visiting view : test_best_scenario
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]  Visiting view : func_best_scenario
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:28   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:28   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:28   4324s] TLC MultiMap info (StdDelay):
[05/07 01:31:28   4324s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:31:28   4324s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:31:28   4324s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:31:28   4324s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:31:28   4324s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:31:28   4324s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:31:28   4324s]  Setting StdDelay to: 11ps
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:31:28   4324s] 
[05/07 01:31:28   4324s] TimeStamp Deleting Cell Server End ...
[05/07 01:31:28   4324s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5253.1M, EPOCH TIME: 1746606688.529662
[05/07 01:31:28   4324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] Cell ORCA_TOP LLGs are deleted
[05/07 01:31:28   4324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:28   4324s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:5243.7M, EPOCH TIME: 1746606688.531746
[05/07 01:31:28   4324s] Start to check current routing status for nets...
[05/07 01:31:29   4324s] All nets are already routed correctly.
[05/07 01:31:29   4324s] End to check current routing status for nets (mem=5243.7M)
[05/07 01:31:29   4324s] 
[05/07 01:31:29   4324s] Creating Lib Analyzer ...
[05/07 01:31:29   4324s] 
[05/07 01:31:29   4324s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:31:29   4324s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:31:29   4324s] Summary for sequential cells identification: 
[05/07 01:31:29   4324s]   Identified SBFF number: 126
[05/07 01:31:29   4324s]   Identified MBFF number: 0
[05/07 01:31:29   4324s]   Identified SB Latch number: 36
[05/07 01:31:29   4324s]   Identified MB Latch number: 0
[05/07 01:31:29   4324s]   Not identified SBFF number: 180
[05/07 01:31:29   4324s]   Not identified MBFF number: 0
[05/07 01:31:29   4324s]   Not identified SB Latch number: 0
[05/07 01:31:29   4324s]   Not identified MB Latch number: 0
[05/07 01:31:29   4324s]   Number of sequential cells which are not FFs: 42
[05/07 01:31:29   4324s]  Visiting view : test_worst_scenario
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]  Visiting view : func_worst_scenario
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]  Visiting view : test_best_scenario
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]  Visiting view : func_best_scenario
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:29   4324s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:29   4324s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:29   4324s] TLC MultiMap info (StdDelay):
[05/07 01:31:29   4324s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:31:29   4324s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:31:29   4324s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:31:29   4324s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:31:29   4324s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:31:29   4324s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:31:29   4324s]  Setting StdDelay to: 11ps
[05/07 01:31:29   4324s] 
[05/07 01:31:29   4324s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:31:29   4325s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:31:29   4325s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:31:29   4325s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:31:29   4325s] 
[05/07 01:31:29   4325s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:31:29   4325s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:07 mem=5253.8M
[05/07 01:31:29   4325s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:07 mem=5253.8M
[05/07 01:31:29   4325s] Creating Lib Analyzer, finished. 
[05/07 01:31:29   4325s] AAE DB initialization (MEM=5308.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/07 01:31:29   4325s] #optDebug: Start CG creation (mem=5308.3M)
[05/07 01:31:29   4325s]  ...initializing CG 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:29   4325s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:29   4325s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:30   4326s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:30   4326s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:30   4326s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:30   4326s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:30   4326s] 	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[05/07 01:31:30   4326s] ToF 823.7460um
[05/07 01:31:30   4326s] (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgPrt (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgEgp (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgPbk (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgNrb(cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgObs (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgCon (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s]  ...processing cgPdm (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:30   4326s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=5470.8M)
[05/07 01:31:32   4328s] Compute RC Scale Done ...
[05/07 01:31:32   4328s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:15.6/0:00:08.5 (1.8), totSession cpu/real = 1:12:09.5/0:28:02.7 (2.6), mem = 5470.8M
[05/07 01:31:32   4328s] 
[05/07 01:31:32   4328s] =============================================================================================
[05/07 01:31:32   4328s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/07 01:31:32   4328s] =============================================================================================
[05/07 01:31:32   4328s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:31:32   4328s] ---------------------------------------------------------------------------------------------
[05/07 01:31:32   4328s] [ CellServerInit         ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.3
[05/07 01:31:32   4328s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  16.2 % )     0:00:01.4 /  0:00:01.8    1.3
[05/07 01:31:32   4328s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:31:32   4328s] [ SteinerInterfaceInit   ]      1   0:00:01.1  (  12.5 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 01:31:32   4328s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:31:32   4328s] [ DetailPlaceInit        ]      2   0:00:00.8  (   9.7 % )     0:00:00.8 /  0:00:01.2    1.5
[05/07 01:31:32   4328s] [ MISC                   ]          0:00:05.1  (  60.8 % )     0:00:05.1 /  0:00:11.4    2.2
[05/07 01:31:32   4328s] ---------------------------------------------------------------------------------------------
[05/07 01:31:32   4328s]  InitOpt #1 TOTAL                   0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:15.6    1.8
[05/07 01:31:32   4328s] ---------------------------------------------------------------------------------------------
[05/07 01:31:32   4328s] 
[05/07 01:31:32   4328s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:31:32   4328s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:12:09 mem=5470.8M
[05/07 01:31:32   4328s] OPERPROF: Starting DPlace-Init at level 1, MEM:5470.8M, EPOCH TIME: 1746606692.342542
[05/07 01:31:32   4328s] Processing tracks to init pin-track alignment.
[05/07 01:31:32   4328s] z: 2, totalTracks: 1
[05/07 01:31:32   4328s] z: 4, totalTracks: 1
[05/07 01:31:32   4328s] z: 6, totalTracks: 1
[05/07 01:31:32   4328s] z: 8, totalTracks: 1
[05/07 01:31:32   4328s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:31:32   4328s] Cell ORCA_TOP LLGs are deleted
[05/07 01:31:32   4328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4328s] # Building Core llgBox search-tree for 2 Llgs.
[05/07 01:31:32   4328s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:31:32   4328s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5470.8M, EPOCH TIME: 1746606692.392094
[05/07 01:31:32   4328s] Info: 97 insts are soft-fixed.
[05/07 01:31:32   4328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4328s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5470.8M, EPOCH TIME: 1746606692.394373
[05/07 01:31:32   4328s] Max number of tech site patterns supported in site array is 256.
[05/07 01:31:32   4328s] Core basic site is unit
[05/07 01:31:32   4328s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:31:32   4328s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:31:32   4328s] Fast DP-INIT is on for default
[05/07 01:31:32   4328s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:31:32   4328s] SiteArray: use 1,466,368 bytes
[05/07 01:31:32   4328s] SiteArray: current memory after site array memory allocation 5472.2M
[05/07 01:31:32   4328s] SiteArray: FP blocked sites are writable
[05/07 01:31:32   4328s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:31:32   4328s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:31:32   4328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 01:31:32   4328s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5472.2M, EPOCH TIME: 1746606692.475630
[05/07 01:31:32   4328s] Process 1344 wires and vias for routing blockage analysis
[05/07 01:31:32   4328s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.013, MEM:5472.2M, EPOCH TIME: 1746606692.488614
[05/07 01:31:32   4328s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:31:32   4328s] Atter site array init, number of instance map data is 0.
[05/07 01:31:32   4328s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.138, MEM:5472.2M, EPOCH TIME: 1746606692.532462
[05/07 01:31:32   4328s] 
[05/07 01:31:32   4328s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:31:32   4328s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:31:32   4328s] 
[05/07 01:31:32   4328s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:31:32   4328s] Info: 97 insts are soft-fixed.
[05/07 01:31:32   4328s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.320, REAL:0.194, MEM:5472.2M, EPOCH TIME: 1746606692.586161
[05/07 01:31:32   4328s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5472.2M, EPOCH TIME: 1746606692.586298
[05/07 01:31:32   4328s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:5472.2M, EPOCH TIME: 1746606692.586950
[05/07 01:31:32   4328s] 
[05/07 01:31:32   4328s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=5472.2MB).
[05/07 01:31:32   4328s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.283, MEM:5472.2M, EPOCH TIME: 1746606692.625766
[05/07 01:31:32   4328s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:12:10 mem=5472.4M
[05/07 01:31:32   4328s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5472.4M, EPOCH TIME: 1746606692.704745
[05/07 01:31:32   4328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:31:32   4328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:31:32   4329s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.540, REAL:0.131, MEM:5358.2M, EPOCH TIME: 1746606692.836067
[05/07 01:31:32   4329s] GigaOpt Hold Optimizer is used
[05/07 01:31:32   4329s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/07 01:31:32   4329s] Deleting Lib Analyzer.
[05/07 01:31:32   4329s] Start AAE Lib Loading. (MEM=5358.16)
[05/07 01:31:33   4329s] End AAE Lib Loading. (MEM=5578.24 CPU=0:00:00.2 Real=0:00:01.0)
[05/07 01:31:33   4329s] End AAE Lib Interpolated Model. (MEM=5578.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:31:33   4329s] 
[05/07 01:31:33   4329s] Creating Lib Analyzer ...
[05/07 01:31:33   4330s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:31:33   4330s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:31:33   4330s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:31:33   4330s] 
[05/07 01:31:33   4330s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:31:33   4330s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:12 mem=5578.2M
[05/07 01:31:33   4330s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:12 mem=5578.2M
[05/07 01:31:33   4330s] Creating Lib Analyzer, finished. 
[05/07 01:31:33   4330s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:12:12 mem=5578.2M ***
[05/07 01:31:33   4330s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 1:12:11.7/0:28:04.2 (2.6), mem = 5578.2M
[05/07 01:31:33   4330s] OPTC: user 20.0
[05/07 01:31:33   4330s] 
[05/07 01:31:33   4330s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:31:33   4330s] Deleting Lib Analyzer.
[05/07 01:31:33   4330s] 
[05/07 01:31:33   4330s] TimeStamp Deleting Cell Server End ...
[05/07 01:31:36   4338s] Starting delay calculation for Hold views
[05/07 01:31:36   4338s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:31:36   4338s] #################################################################################
[05/07 01:31:36   4338s] # Design Stage: PreRoute
[05/07 01:31:36   4338s] # Design Name: ORCA_TOP
[05/07 01:31:36   4338s] # Design Mode: 28nm
[05/07 01:31:36   4338s] # Analysis Mode: MMMC OCV 
[05/07 01:31:36   4338s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:31:36   4338s] # Signoff Settings: SI Off 
[05/07 01:31:36   4338s] #################################################################################
[05/07 01:31:36   4339s] Topological Sorting (REAL = 0:00:00.0, MEM = 5578.7M, InitMEM = 5578.7M)
[05/07 01:31:36   4339s] Calculate late delays in OCV mode...
[05/07 01:31:36   4339s] Calculate early delays in OCV mode...
[05/07 01:31:36   4339s] Calculate late delays in OCV mode...
[05/07 01:31:36   4339s] Calculate early delays in OCV mode...
[05/07 01:31:36   4339s] Start delay calculation (fullDC) (8 T). (MEM=4029.61)
[05/07 01:31:36   4339s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/07 01:31:37   4339s] End AAE Lib Interpolated Model. (MEM=5598.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:31:39   4355s] Total number of fetched objects 48204
[05/07 01:31:39   4355s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:00.0)
[05/07 01:31:39   4355s] End delay calculation. (MEM=4107.38 CPU=0:00:11.8 REAL=0:00:01.0)
[05/07 01:31:43   4358s] End delay calculation (fullDC). (MEM=3965.93 CPU=0:00:18.5 REAL=0:00:07.0)
[05/07 01:31:43   4358s] *** CDM Built up (cpu=0:00:19.1  real=0:00:07.0  mem= 5845.6M) ***
[05/07 01:31:45   4364s] *** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:09.0 totSessionCpu=1:12:46 mem=6037.6M)
[05/07 01:31:46   4367s] 
[05/07 01:31:46   4367s] Active hold views:
[05/07 01:31:46   4367s]  func_best_scenario
[05/07 01:31:46   4367s]   Dominating endpoints: 6865
[05/07 01:31:46   4367s]   Dominating TNS: -18.724
[05/07 01:31:46   4367s] 
[05/07 01:31:46   4367s]  test_best_scenario
[05/07 01:31:46   4367s]   Dominating endpoints: 3320
[05/07 01:31:46   4367s]   Dominating TNS: -1.459
[05/07 01:31:46   4367s] 
[05/07 01:31:46   4368s] Done building cte hold timing graph (fixHold) cpu=0:00:37.6 real=0:00:13.0 totSessionCpu=1:12:49 mem=6069.6M ***
[05/07 01:31:46   4368s] OPTC: user 20.0
[05/07 01:31:47   4370s] Done building hold timer [3224 node(s), 3512 edge(s), 2 view(s)] (fixHold) cpu=0:00:39.7 real=0:00:14.0 totSessionCpu=1:12:51 mem=6069.6M ***
[05/07 01:31:50   4378s] Starting delay calculation for Setup views
[05/07 01:31:51   4379s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:31:51   4379s] #################################################################################
[05/07 01:31:51   4379s] # Design Stage: PreRoute
[05/07 01:31:51   4379s] # Design Name: ORCA_TOP
[05/07 01:31:51   4379s] # Design Mode: 28nm
[05/07 01:31:51   4379s] # Analysis Mode: MMMC OCV 
[05/07 01:31:51   4379s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:31:51   4379s] # Signoff Settings: SI Off 
[05/07 01:31:51   4379s] #################################################################################
[05/07 01:31:51   4379s] Topological Sorting (REAL = 0:00:00.0, MEM = 5857.6M, InitMEM = 5857.6M)
[05/07 01:31:51   4379s] Calculate early delays in OCV mode...
[05/07 01:31:51   4379s] Calculate late delays in OCV mode...
[05/07 01:31:51   4379s] Calculate early delays in OCV mode...
[05/07 01:31:51   4379s] Calculate late delays in OCV mode...
[05/07 01:31:51   4379s] Start delay calculation (fullDC) (8 T). (MEM=4064.84)
[05/07 01:31:51   4379s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/07 01:31:51   4380s] End AAE Lib Interpolated Model. (MEM=5877.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1358/A2 (cell OR3X1_LVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1360/A3 (cell NAND4X0_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25817_RegPort_C_7, driver I_RISC_CORE/FE_OFC7191_RegPort_C_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25833_RegPort_C_12, driver I_RISC_CORE/FE_OFC7207_RegPort_C_12/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25769_n, driver I_RISC_CORE/FE_OFC6807_n378_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25795_n355_1, driver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (cell SDFFARX1_RVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC7169_n355_1/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25802_n1910, driver I_RISC_CORE/FE_OFC7176_n1910/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25800_n639, driver I_RISC_CORE/FE_OFC7174_n639/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25809_RegPort_C_13, driver I_RISC_CORE/FE_OFC7183_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:31:52   4384s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25797_n, driver I_RISC_CORE/FE_OFC7171_n396_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1509/A1 (cell AND2X1_LVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:31:52   4384s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25768_n, driver I_RISC_CORE/FE_OFC6805_n376_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:52   4384s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:31:52   4384s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:31:52   4384s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[05/07 01:31:52   4384s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:31:52   4384s] **WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25824_n1545, driver I_RISC_CORE/FE_OFC7198_n1545/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U810/A2 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
[05/07 01:31:52   4384s] Type 'man IMPMSMV-1810' for more detail.
[05/07 01:31:53   4394s] Total number of fetched objects 48204
[05/07 01:31:54   4395s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[05/07 01:31:54   4395s] End delay calculation. (MEM=4120.18 CPU=0:00:11.7 REAL=0:00:02.0)
[05/07 01:31:54   4395s] End delay calculation (fullDC). (MEM=4120.18 CPU=0:00:15.9 REAL=0:00:03.0)
[05/07 01:31:54   4395s] *** CDM Built up (cpu=0:00:16.5  real=0:00:03.0  mem= 5845.6M) ***
[05/07 01:31:55   4402s] 
[05/07 01:31:55   4402s] Creating Lib Analyzer ...
[05/07 01:31:55   4402s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:31:55   4402s] 
[05/07 01:31:55   4402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:31:55   4402s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:31:55   4402s] Summary for sequential cells identification: 
[05/07 01:31:55   4402s]   Identified SBFF number: 126
[05/07 01:31:55   4402s]   Identified MBFF number: 0
[05/07 01:31:55   4402s]   Identified SB Latch number: 36
[05/07 01:31:55   4402s]   Identified MB Latch number: 0
[05/07 01:31:55   4402s]   Not identified SBFF number: 180
[05/07 01:31:55   4402s]   Not identified MBFF number: 0
[05/07 01:31:55   4402s]   Not identified SB Latch number: 0
[05/07 01:31:55   4402s]   Not identified MB Latch number: 0
[05/07 01:31:55   4402s]   Number of sequential cells which are not FFs: 42
[05/07 01:31:55   4402s]  Visiting view : test_worst_scenario
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]  Visiting view : func_worst_scenario
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]  Visiting view : test_best_scenario
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]  Visiting view : func_best_scenario
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:55   4402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:31:55   4402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:31:55   4402s] TLC MultiMap info (StdDelay):
[05/07 01:31:55   4402s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:31:55   4402s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:31:55   4402s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:31:55   4402s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:31:55   4402s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:31:55   4402s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:31:55   4402s]  Setting StdDelay to: 11ps
[05/07 01:31:55   4402s] 
[05/07 01:31:55   4402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:31:55   4402s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:31:55   4402s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:31:55   4402s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:31:55   4402s] 
[05/07 01:31:55   4402s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:31:56   4403s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:13:24 mem=6069.7M
[05/07 01:31:56   4403s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:13:24 mem=6069.7M
[05/07 01:31:56   4403s] Creating Lib Analyzer, finished. 
[05/07 01:31:58   4413s] *** Done Building Timing Graph (cpu=0:00:34.2 real=0:00:08.0 totSessionCpu=1:13:34 mem=6037.6M)
[05/07 01:31:59   4414s] Done building cte setup timing graph (fixHold) cpu=0:01:23 real=0:00:26.0 totSessionCpu=1:13:35 mem=6037.6M ***
[05/07 01:31:59   4416s] *info: category slack lower bound [L -337.9] in2out in2reg reg2out default
[05/07 01:31:59   4416s] *info: category slack lower bound [H -337.9] reg2cgate 
[05/07 01:31:59   4416s] *info: category slack lower bound [H 0.0] reg2reg 
[05/07 01:31:59   4416s] --------------------------------------------------- 
[05/07 01:31:59   4416s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/07 01:31:59   4416s] --------------------------------------------------- 
[05/07 01:31:59   4416s]          WNS    reg2regWNS
[05/07 01:31:59   4416s]    -0.338 ns     -0.338 ns
[05/07 01:31:59   4416s] --------------------------------------------------- 
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:32:04   4426s] Deleting Lib Analyzer.
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Deleting Cell Server End ...
[05/07 01:32:04   4426s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:32:04   4426s] Summary for sequential cells identification: 
[05/07 01:32:04   4426s]   Identified SBFF number: 126
[05/07 01:32:04   4426s]   Identified MBFF number: 0
[05/07 01:32:04   4426s]   Identified SB Latch number: 36
[05/07 01:32:04   4426s]   Identified MB Latch number: 0
[05/07 01:32:04   4426s]   Not identified SBFF number: 180
[05/07 01:32:04   4426s]   Not identified MBFF number: 0
[05/07 01:32:04   4426s]   Not identified SB Latch number: 0
[05/07 01:32:04   4426s]   Not identified MB Latch number: 0
[05/07 01:32:04   4426s]   Number of sequential cells which are not FFs: 42
[05/07 01:32:04   4426s]  Visiting view : test_worst_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]  Visiting view : func_worst_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]  Visiting view : test_best_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]  Visiting view : func_best_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s] TLC MultiMap info (StdDelay):
[05/07 01:32:04   4426s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:32:04   4426s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:32:04   4426s]  Setting StdDelay to: 11ps
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Deleting Cell Server End ...
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] Creating Lib Analyzer ...
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:32:04   4426s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:32:04   4426s] Summary for sequential cells identification: 
[05/07 01:32:04   4426s]   Identified SBFF number: 126
[05/07 01:32:04   4426s]   Identified MBFF number: 0
[05/07 01:32:04   4426s]   Identified SB Latch number: 36
[05/07 01:32:04   4426s]   Identified MB Latch number: 0
[05/07 01:32:04   4426s]   Not identified SBFF number: 180
[05/07 01:32:04   4426s]   Not identified MBFF number: 0
[05/07 01:32:04   4426s]   Not identified SB Latch number: 0
[05/07 01:32:04   4426s]   Not identified MB Latch number: 0
[05/07 01:32:04   4426s]   Number of sequential cells which are not FFs: 42
[05/07 01:32:04   4426s]  Visiting view : test_worst_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]  Visiting view : func_worst_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]  Visiting view : test_best_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]  Visiting view : func_best_scenario
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4426s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4426s] TLC MultiMap info (StdDelay):
[05/07 01:32:04   4426s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:32:04   4426s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:32:04   4426s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:32:04   4426s]  Setting StdDelay to: 11ps
[05/07 01:32:04   4426s] 
[05/07 01:32:04   4426s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:32:04   4427s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:32:04   4427s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_HVT INVX0_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX4_HVT INVX4_LVT INVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_LVT IBUFFX8_RVT INVX16_HVT INVX16_LVT INVX16_RVT IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT INVX32_HVT INVX32_LVT INVX32_RVT IBUFFX32_HVT IBUFFX32_LVT IBUFFX32_RVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:32:04   4427s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:32:04   4427s] 
[05/07 01:32:04   4427s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:32:04   4427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:13:49 mem=6069.7M
[05/07 01:32:04   4427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:13:49 mem=6069.7M
[05/07 01:32:04   4427s] Creating Lib Analyzer, finished. 
[05/07 01:32:04   4427s] 
[05/07 01:32:04   4427s] *Info: minBufDelay = 57.6 ps, libStdDelay = 11.0 ps, minBufSize = 2033152 (8.0)
[05/07 01:32:04   4427s] *Info: worst delay setup view: test_worst_scenario func_worst_scenario
[05/07 01:32:04   4427s] Footprint list for hold buffering (delay unit: ps)
[05/07 01:32:04   4427s] =================================================================
[05/07 01:32:04   4427s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/07 01:32:04   4427s] ------------------------------------------------------------------
[05/07 01:32:04   4427s] *Info:       12.3       4.68     37.06    8.0  38.50 NBUFFX2_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:       17.2       6.93     63.28    8.0  64.92 NBUFFX2_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:       23.3      12.27    110.29    8.0 114.13 NBUFFX2_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:       14.7       5.59     27.12   10.0  24.47 NBUFFX4_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:       16.7       7.10     37.97   10.0  33.46 NBUFFX4_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:       20.9      13.94     67.80   10.0  59.36 NBUFFX4_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:       14.6       5.23     17.18   15.0  11.97 NBUFFX8_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:       16.7       6.81     22.60   15.0  16.28 NBUFFX8_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:       20.8      13.17     39.78   15.0  29.02 NBUFFX8_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:       56.2       5.44     37.97   20.0  39.49 DELLN1X2_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:       82.1       8.20     64.18   20.0  66.08 DELLN1X2_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:      118.4      14.64    113.00   20.0 118.44 DELLN1X2_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:       15.4       5.12     10.85   24.0   6.75 NBUFFX16_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:       17.4       7.06     13.56   24.0   9.26 NBUFFX16_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:       21.8      13.43     26.22   24.0  16.64 NBUFFX16_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:       73.1       5.75     37.97   26.0  39.37 DELLN2X2_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      16.6       6.16     61.47   26.0  62.88 AOBUFX2_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:      107.3       8.62     64.18   26.0  65.95 DELLN2X2_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:      154.8      14.61    113.00   26.0 117.63 DELLN2X2_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      15.3       6.35    113.00   28.0 120.86 AOBUFX1_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      21.3       9.98    202.50   28.0 216.33 AOBUFX1_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      10.7       4.64     69.61   30.0  73.77 AOBUFX1_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      23.2      10.65    110.29   30.0 113.55 AOBUFX2_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      13.6       3.96     24.41   32.0  20.59 AOBUFX4_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      18.4       5.98     38.87   32.0  33.57 AOBUFX4_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      11.9       4.29     37.97   32.0  38.50 AOBUFX2_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:A      26.6      10.71     73.22   34.0  61.90 AOBUFX4_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:      108.8       6.44     37.97   38.0  39.60 DELLN3X2_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:      162.6      10.24     64.18   38.0  66.44 DELLN3X2_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:      230.9      15.65    113.00   38.0 118.84 DELLN3X2_HVT (A,Y)
[05/07 01:32:04   4427s] *Info:       16.6       5.16      6.33   42.0   3.51 NBUFFX32_LVT (A,Y)
[05/07 01:32:04   4427s] *Info:       18.8       7.04      9.04   42.0   4.81 NBUFFX32_RVT (A,Y)
[05/07 01:32:04   4427s] *Info:       23.7      13.27     17.18   42.0   8.69 NBUFFX32_HVT (A,Y)
[05/07 01:32:04   4427s] =================================================================
[05/07 01:32:04   4427s] Hold Timer stdDelay =  5.0ps
[05/07 01:32:04   4427s]  Visiting view : test_best_scenario
[05/07 01:32:04   4427s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4427s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4427s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4427s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4427s] Hold Timer stdDelay =  5.0ps (test_best_scenario)
[05/07 01:32:04   4427s]  Visiting view : func_best_scenario
[05/07 01:32:04   4427s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4427s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4427s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:04   4427s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:04   4427s] Hold Timer stdDelay =  5.0ps (func_best_scenario)
[05/07 01:32:04   4427s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6069.7M, EPOCH TIME: 1746606724.914905
[05/07 01:32:04   4427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:04   4427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:05   4428s] 
[05/07 01:32:05   4428s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:05   4428s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:05   4428s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.140, MEM:6069.7M, EPOCH TIME: 1746606725.054456
[05/07 01:32:05   4428s] 
[05/07 01:32:05   4428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:32:05   4428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:05   4430s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.825  |  0.057  |  0.612  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.320  | -0.002  |  0.140  | -0.320  | -0.136  |  0.092  | -0.163  |
|           TNS (ns):| -20.184 | -0.013  |  0.000  | -15.675 | -3.759  |  0.000  | -0.738  |
|    Violating Paths:|   161   |   10    |    0    |   108   |   32    |    0    |   11    |
|          All Paths:|  10196  |  9930   |   27    |   126   |   110   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.036%
------------------------------------------------------------------

[05/07 01:32:05   4430s] **optDesign ... cpu = 0:01:57, real = 0:00:42, mem = 4048.3M, totSessionCpu=1:13:51 **
[05/07 01:32:05   4430s] Begin: Collecting metrics
[05/07 01:32:06   4430s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.338 | -0.338 |  -0 |       42.04 | 0:00:33  |        5630 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/07 01:32:06   4430s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4189.8M, current mem=4048.3M)

[05/07 01:32:06   4430s] End: Collecting metrics
[05/07 01:32:06   4430s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:01:39.9/0:00:32.3 (3.1), totSession cpu/real = 1:13:51.6/0:28:36.5 (2.6), mem = 5629.6M
[05/07 01:32:06   4430s] 
[05/07 01:32:06   4430s] =============================================================================================
[05/07 01:32:06   4430s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              23.10-p003_1
[05/07 01:32:06   4430s] =============================================================================================
[05/07 01:32:06   4430s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:32:06   4430s] ---------------------------------------------------------------------------------------------
[05/07 01:32:06   4430s] [ ViewPruning            ]      7   0:00:02.9  (   8.9 % )     0:00:04.7 /  0:00:15.2    3.2
[05/07 01:32:06   4430s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.8 % )     0:00:01.0 /  0:00:02.5    2.6
[05/07 01:32:06   4430s] [ MetricReport           ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/07 01:32:06   4430s] [ DrvReport              ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:02.2    3.2
[05/07 01:32:06   4430s] [ SlackTraversorInit     ]      3   0:00:00.2  (   0.8 % )     0:00:00.6 /  0:00:01.1    2.0
[05/07 01:32:06   4430s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 01:32:06   4430s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.8    1.2
[05/07 01:32:06   4430s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:06   4430s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.4    4.8
[05/07 01:32:06   4430s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:06   4430s] [ ReportTranViolation    ]      1   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/07 01:32:06   4430s] [ ReportCapViolation     ]      1   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.8    1.2
[05/07 01:32:06   4430s] [ HoldTimerNodeList      ]      1   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/07 01:32:06   4430s] [ UpdateTimingGraph      ]      4   0:00:00.7  (   2.2 % )     0:00:16.9 /  0:01:00.3    3.6
[05/07 01:32:06   4430s] [ FullDelayCalc          ]      2   0:00:10.2  (  31.6 % )     0:00:10.2 /  0:00:35.6    3.5
[05/07 01:32:06   4430s] [ TimingUpdate           ]     11   0:00:06.4  (  19.8 % )     0:00:06.4 /  0:00:28.5    4.4
[05/07 01:32:06   4430s] [ TimingReport           ]      2   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:02.0    3.3
[05/07 01:32:06   4430s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.9    2.7
[05/07 01:32:06   4430s] [ MISC                   ]          0:00:06.8  (  21.1 % )     0:00:06.8 /  0:00:18.3    2.7
[05/07 01:32:06   4430s] ---------------------------------------------------------------------------------------------
[05/07 01:32:06   4430s]  BuildHoldData #1 TOTAL             0:00:32.3  ( 100.0 % )     0:00:32.3 /  0:01:39.9    3.1
[05/07 01:32:06   4430s] ---------------------------------------------------------------------------------------------
[05/07 01:32:06   4430s] 
[05/07 01:32:06   4430s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:13:51.6/0:28:36.5 (2.6), mem = 5629.6M
[05/07 01:32:06   4430s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9825.27
[05/07 01:32:06   4431s] 
[05/07 01:32:06   4431s] Active Setup views: test_worst_scenario func_worst_scenario 
[05/07 01:32:06   4431s] HoldSingleBuffer minRootGain=3
[05/07 01:32:06   4431s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 1672 dbu)
[05/07 01:32:06   4431s] HoldSingleBuffer minRootGain=3
[05/07 01:32:06   4431s] HoldSingleBuffer minRootGain=3
[05/07 01:32:06   4431s] HoldSingleBuffer minRootGain=3
[05/07 01:32:06   4431s] *info: Run optDesign holdfix with 8 threads.
[05/07 01:32:06   4431s] Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
[05/07 01:32:06   4431s] *info: 7 skip_routing nets excluded.
[05/07 01:32:06   4432s] Info: 306 nets with fixed/cover wires excluded.
[05/07 01:32:06   4432s] *info: Marking 98 level shifter instances dont touch
[05/07 01:32:06   4432s] *info: Marking 0 isolation instances dont touch
[05/07 01:32:06   4432s] Info: 305 clock nets excluded from IPO operation.
[05/07 01:32:07   4432s] --------------------------------------------------- 
[05/07 01:32:07   4432s]    Hold Timing Summary  - Initial 
[05/07 01:32:07   4432s] --------------------------------------------------- 
[05/07 01:32:07   4432s]  Target slack:       0.0000 ns
[05/07 01:32:07   4432s]  View: test_best_scenario 
[05/07 01:32:07   4432s]    WNS:      -0.3031
[05/07 01:32:07   4432s]    TNS:     -11.2982
[05/07 01:32:07   4432s]    VP :           71
[05/07 01:32:07   4432s]    Worst hold path end point: occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/RSTB 
[05/07 01:32:07   4432s]  View: func_best_scenario 
[05/07 01:32:07   4432s]    WNS:      -0.3202
[05/07 01:32:07   4432s]    TNS:     -18.7245
[05/07 01:32:07   4432s]    VP :          149
[05/07 01:32:07   4432s]    Worst hold path end point: I_CLOCKING/sdram_rst_ff_reg/RSTB 
[05/07 01:32:07   4432s] --------------------------------------------------- 
[05/07 01:32:07   4432s] Info: Done creating the CCOpt slew target map.
[05/07 01:32:07   4432s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5987.4M, EPOCH TIME: 1746606727.419310
[05/07 01:32:07   4432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:07   4432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:07   4432s] 
[05/07 01:32:07   4432s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:07   4432s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:07   4432s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.140, MEM:5987.4M, EPOCH TIME: 1746606727.559709
[05/07 01:32:07   4432s] 
[05/07 01:32:07   4432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:32:07   4432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:07   4432s] [oiPhyDebug] optDemand 376092983656.00, spDemand 143831271936.00.
[05/07 01:32:07   4432s] [LDM::Info] TotalInstCnt at InitDesignMc1: 39119
[05/07 01:32:07   4432s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/07 01:32:07   4432s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:13:54 mem=5987.4M
[05/07 01:32:07   4432s] OPERPROF: Starting DPlace-Init at level 1, MEM:5987.4M, EPOCH TIME: 1746606727.632609
[05/07 01:32:07   4432s] Processing tracks to init pin-track alignment.
[05/07 01:32:07   4432s] z: 2, totalTracks: 1
[05/07 01:32:07   4432s] z: 4, totalTracks: 1
[05/07 01:32:07   4432s] z: 6, totalTracks: 1
[05/07 01:32:07   4432s] z: 8, totalTracks: 1
[05/07 01:32:07   4432s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/07 01:32:07   4432s] # Floorplan has 2 instGroups (with no HInst) out of 3 Groups
[05/07 01:32:07   4432s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5987.4M, EPOCH TIME: 1746606727.679663
[05/07 01:32:07   4432s] Info: 97 insts are soft-fixed.
[05/07 01:32:07   4432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:07   4432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:07   4433s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/07 01:32:07   4433s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/07 01:32:07   4433s] 
[05/07 01:32:07   4433s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:07   4433s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:07   4433s] 
[05/07 01:32:07   4433s]  Skipping Bad Lib Cell Checking (CMU) !
[05/07 01:32:07   4433s] Info: 97 insts are soft-fixed.
[05/07 01:32:07   4433s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.136, MEM:5987.4M, EPOCH TIME: 1746606727.815721
[05/07 01:32:07   4433s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5987.4M, EPOCH TIME: 1746606727.815937
[05/07 01:32:07   4433s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:5987.4M, EPOCH TIME: 1746606727.817868
[05/07 01:32:07   4433s] 
[05/07 01:32:07   4433s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5987.4MB).
[05/07 01:32:07   4433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.219, MEM:5987.4M, EPOCH TIME: 1746606727.851238
[05/07 01:32:07   4433s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:32:08   4434s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 39119
[05/07 01:32:08   4434s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:13:55 mem=6019.7M
[05/07 01:32:08   4434s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6019.7M, EPOCH TIME: 1746606728.091334
[05/07 01:32:08   4434s] Found 1 hard placement blockage before merging.
[05/07 01:32:08   4434s] Created 1 temporary hard placement blockage(s) after merging.
[05/07 01:32:08   4434s] Zone map added 0 placement blockage(s) after merging.
[05/07 01:32:08   4434s] Zone map added 1 and ignored 0 placement blockage(s) after filtering.
[05/07 01:32:08   4434s] Zone map added 40 and ignored 0 block(s) after filtering.
[05/07 01:32:08   4434s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.002, MEM:6019.7M, EPOCH TIME: 1746606728.093257
[05/07 01:32:08   4434s] 
[05/07 01:32:08   4434s] *** Starting Core Fixing (fixHold) cpu=0:01:44 real=0:00:35.0 totSessionCpu=1:13:55 mem=6019.7M density=42.145% ***
[05/07 01:32:08   4434s] Optimizer Target Slack 0.000 StdDelay is 0.00500  
[05/07 01:32:08   4435s] ### Creating RouteCongInterface, started
[05/07 01:32:08   4435s] {MMLU 0 317 41681}
[05/07 01:32:08   4435s] [oiLAM] Zs 10, 11
[05/07 01:32:08   4435s] ### Creating LA Mngr. totSessionCpu=1:13:56 mem=6019.7M
[05/07 01:32:08   4435s] ### Creating LA Mngr, finished. totSessionCpu=1:13:56 mem=6019.7M
[05/07 01:32:09   4435s] 
[05/07 01:32:09   4435s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/07 01:32:09   4435s] 
[05/07 01:32:09   4435s] #optDebug: {0, 0.900}
[05/07 01:32:09   4435s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.825  |  0.057  |  0.612  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.145%
------------------------------------------------------------------
[05/07 01:32:09   4436s] *info: Hold Batch Commit is enabled
[05/07 01:32:09   4436s] *info: Levelized Batch Commit is enabled
[05/07 01:32:09   4436s] 
[05/07 01:32:09   4436s] Phase I ......
[05/07 01:32:09   4436s] Executing transform: ECO Safe Resize
[05/07 01:32:09   4436s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/07 01:32:09   4436s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/07 01:32:09   4436s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/07 01:32:09   4437s] Worst hold path end point:
[05/07 01:32:09   4437s]   I_CLOCKING/sdram_rst_ff_reg/RSTB
[05/07 01:32:09   4437s]     net: prst_n (nrTerm=3)
[05/07 01:32:09   4437s] |   0|  -0.320|   -20.18|     160|          0|       0(     0)|   42.15%|   0:00:00.0|  6101.1M|
[05/07 01:32:09   4437s] Worst hold path end point:
[05/07 01:32:09   4437s]   I_CLOCKING/sdram_rst_ff_reg/RSTB
[05/07 01:32:09   4437s]     net: prst_n (nrTerm=3)
[05/07 01:32:09   4437s] |   1|  -0.320|   -20.18|     160|          0|       0(     0)|   42.15%|   0:00:00.0|  6101.1M|
[05/07 01:32:09   4437s] 
[05/07 01:32:09   4437s] Capturing REF for hold ...
[05/07 01:32:09   4437s]    Hold Timing Snapshot: (REF)
[05/07 01:32:09   4437s]              All PG WNS: -0.320
[05/07 01:32:09   4437s]              All PG TNS: -20.184
[05/07 01:32:09   4437s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/07 01:32:09   4437s] Executing transform: AddBuffer + LegalResize
[05/07 01:32:09   4437s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/07 01:32:09   4437s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/07 01:32:09   4437s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/07 01:32:09   4437s] Worst hold path end point:
[05/07 01:32:09   4437s]   I_CLOCKING/sdram_rst_ff_reg/RSTB
[05/07 01:32:09   4437s]     net: prst_n (nrTerm=3)
[05/07 01:32:09   4437s] |   0|  -0.320|   -20.18|     160|          0|       0(     0)|   42.15%|   0:00:00.0|  6101.1M|
[05/07 01:32:10   4441s] Worst hold path end point:
[05/07 01:32:10   4441s]   I_CLOCKING/sdram_rst_ff_reg/RSTB
[05/07 01:32:10   4441s]     net: FE_PHN7174_prst_n (nrTerm=3)
[05/07 01:32:10   4441s] |   1|  -0.160|    -2.46|      45|         76|       0(     0)|   42.27%|   0:00:01.0|  6408.9M|
[05/07 01:32:11   4442s] Worst hold path end point:
[05/07 01:32:11   4442s]   I_CLOCKING/sdram_rst_ff_reg/RSTB
[05/07 01:32:11   4442s]     net: FE_PHN7174_prst_n (nrTerm=3)
[05/07 01:32:11   4442s] |   2|  -0.086|    -0.38|       7|         15|       2(     0)|   42.29%|   0:00:01.0|  6448.9M|
[05/07 01:32:11   4443s] Worst hold path end point:
[05/07 01:32:11   4443s]   occ_int2/U2_clone_3/A3
[05/07 01:32:11   4443s]     net: occ_int2/n5 (nrTerm=3)
[05/07 01:32:11   4443s] |   3|  -0.070|    -0.34|       6|          1|       1(     1)|   42.29%|   0:00:00.0|  6453.4M|
[05/07 01:32:11   4444s] Worst hold path end point:
[05/07 01:32:11   4444s]   occ_int2/U2_clone_3/A3
[05/07 01:32:11   4444s]     net: occ_int2/n5 (nrTerm=3)
[05/07 01:32:11   4444s] |   4|  -0.070|    -0.31|       6|          1|       0(     0)|   42.29%|   0:00:00.0|  6453.4M|
[05/07 01:32:12   4444s] Worst hold path end point:
[05/07 01:32:12   4444s]   occ_int2/U2_clone_3/A3
[05/07 01:32:12   4444s]     net: occ_int2/n5 (nrTerm=3)
[05/07 01:32:12   4444s] |   5|  -0.070|    -0.28|       6|          1|       0(     0)|   42.29%|   0:00:01.0|  6453.4M|
[05/07 01:32:12   4445s] Worst hold path end point:
[05/07 01:32:12   4445s]   occ_int2/U2_clone_3/A3
[05/07 01:32:12   4445s]     net: occ_int2/n5 (nrTerm=3)
[05/07 01:32:12   4445s] |   6|  -0.070|    -0.26|       5|          1|       0(     0)|   42.29%|   0:00:00.0|  6463.4M|
[05/07 01:32:12   4445s] Worst hold path end point:
[05/07 01:32:12   4445s]   occ_int2/U2_clone_3/A3
[05/07 01:32:12   4445s]     net: occ_int2/n5 (nrTerm=3)
[05/07 01:32:12   4445s] |   7|  -0.070|    -0.23|       4|          1|       0(     0)|   42.29%|   0:00:00.0|  6463.4M|
[05/07 01:32:12   4445s] 
[05/07 01:32:12   4445s] Capturing REF for hold ...
[05/07 01:32:12   4445s]    Hold Timing Snapshot: (REF)
[05/07 01:32:12   4445s]              All PG WNS: -0.070
[05/07 01:32:12   4445s]              All PG TNS: -0.231
[05/07 01:32:12   4445s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/07 01:32:12   4445s] 
[05/07 01:32:12   4445s] *info:    Total 96 cells added for Phase I
[05/07 01:32:12   4445s] *info:        in which 0 is ripple commits (0.000%)
[05/07 01:32:12   4445s] *info:    Total 3 instances resized for Phase I
[05/07 01:32:12   4445s] *info:        in which 1 FF resizing 
[05/07 01:32:12   4445s] *info:        in which 0 ripple resizing (0.000%)
[05/07 01:32:12   4446s] --------------------------------------------------- 
[05/07 01:32:12   4446s]    Hold Timing Summary  - Phase I 
[05/07 01:32:12   4446s] --------------------------------------------------- 
[05/07 01:32:12   4446s]  Target slack:       0.0000 ns
[05/07 01:32:12   4446s]  View: test_best_scenario 
[05/07 01:32:12   4446s]    WNS:       0.0015
[05/07 01:32:12   4446s]    TNS:       0.0000
[05/07 01:32:12   4446s]    VP :            0
[05/07 01:32:12   4446s]    Worst hold path end point: pad_out[28] 
[05/07 01:32:12   4446s]  View: func_best_scenario 
[05/07 01:32:12   4446s]    WNS:      -0.0702
[05/07 01:32:12   4446s]    TNS:      -0.2309
[05/07 01:32:12   4446s]    VP :            4
[05/07 01:32:12   4446s]    Worst hold path end point: occ_int2/U2_clone_3/A3 
[05/07 01:32:12   4446s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.155  |  0.057  |  0.158  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.291%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------
[05/07 01:32:13   4447s] Bottom Preferred Layer:
[05/07 01:32:13   4447s] +-----------+------------+------------+----------+
[05/07 01:32:13   4447s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/07 01:32:13   4447s] +-----------+------------+------------+----------+
[05/07 01:32:13   4447s] | M3 (z=3)  |          0 |        182 | default  |
[05/07 01:32:13   4447s] | M5 (z=5)  |          0 |        117 | default  |
[05/07 01:32:13   4447s] +-----------+------------+------------+----------+
[05/07 01:32:13   4447s] | M7 (z=7)  |          1 |          6 | CTS_RULE |
[05/07 01:32:13   4447s] +-----------+------------+------------+----------+
[05/07 01:32:13   4447s] Via Pillar Rule:
[05/07 01:32:13   4447s]     None
[05/07 01:32:13   4447s] Finished writing unified metrics of routing constraints.
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] =======================================================================
[05/07 01:32:13   4447s]                 Reasons for remaining hold violations
[05/07 01:32:13   4447s] =======================================================================
[05/07 01:32:13   4447s] *info: Total 2 net(s) have violated hold timing slacks.
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] Buffering failure reasons
[05/07 01:32:13   4447s] ------------------------------------------------
[05/07 01:32:13   4447s] *info:     2 net(s): Could not be fixed because it is clock net.
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] Resizing failure reasons
[05/07 01:32:13   4447s] ------------------------------------------------
[05/07 01:32:13   4447s] *info:     2 net(s): Could not be fixed because it is clock net.
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] *** Finished Core Fixing (fixHold) cpu=0:01:57 real=0:00:40.0 totSessionCpu=1:14:08 mem=6376.9M density=42.291% ***
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] *info:
[05/07 01:32:13   4447s] *info: Added a total of 96 cells to fix/reduce hold violation
[05/07 01:32:13   4447s] *info:          in which 52 termBuffering
[05/07 01:32:13   4447s] *info:          in which 0 dummyBuffering
[05/07 01:32:13   4447s] *info:
[05/07 01:32:13   4447s] *info: Summary: 
[05/07 01:32:13   4447s] *info:           22 cells of type 'DELLN1X2_HVT' (20.0, 	118.436) used
[05/07 01:32:13   4447s] *info:            4 cells of type 'DELLN1X2_RVT' (20.0, 	66.079) used
[05/07 01:32:13   4447s] *info:           12 cells of type 'DELLN2X2_HVT' (26.0, 	117.635) used
[05/07 01:32:13   4447s] *info:            2 cells of type 'DELLN2X2_LVT' (26.0, 	39.370) used
[05/07 01:32:13   4447s] *info:           30 cells of type 'DELLN2X2_RVT' (26.0, 	65.953) used
[05/07 01:32:13   4447s] *info:            1 cell  of type 'NBUFFX2_HVT' (8.0, 	114.127) used
[05/07 01:32:13   4447s] *info:           12 cells of type 'NBUFFX2_LVT' (8.0, 	38.499) used
[05/07 01:32:13   4447s] *info:            1 cell  of type 'NBUFFX2_RVT' (8.0, 	64.916) used
[05/07 01:32:13   4447s] *info:            1 cell  of type 'NBUFFX4_LVT' (10.0, 	24.475) used
[05/07 01:32:13   4447s] *info:            5 cells of type 'NBUFFX8_LVT' (15.0, 	11.970) used
[05/07 01:32:13   4447s] *info:            6 cells of type 'NBUFFX8_RVT' (15.0, 	16.281) used
[05/07 01:32:13   4447s] *info:
[05/07 01:32:13   4447s] *info: Total 3 instances resized
[05/07 01:32:13   4447s] *info:       in which 1 FF resizing
[05/07 01:32:13   4447s] *info:
[05/07 01:32:13   4447s] 
[05/07 01:32:13   4447s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6376.9M, EPOCH TIME: 1746606733.252873
[05/07 01:32:13   4447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:43262).
[05/07 01:32:13   4447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:13   4447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:13   4447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:13   4447s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.550, REAL:0.173, MEM:6293.6M, EPOCH TIME: 1746606733.426085
[05/07 01:32:13   4448s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6293.6M, EPOCH TIME: 1746606733.445172
[05/07 01:32:13   4448s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6293.6M, EPOCH TIME: 1746606733.445338
[05/07 01:32:13   4448s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6293.6M, EPOCH TIME: 1746606733.504865
[05/07 01:32:13   4448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:13   4448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:13   4448s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:13   4448s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.170, REAL:0.141, MEM:6293.6M, EPOCH TIME: 1746606733.646000
[05/07 01:32:13   4448s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6293.6M, EPOCH TIME: 1746606733.646211
[05/07 01:32:13   4448s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6293.6M, EPOCH TIME: 1746606733.646674
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6293.6M, EPOCH TIME: 1746606733.686103
[05/07 01:32:13   4448s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.002, MEM:6293.6M, EPOCH TIME: 1746606733.688000
[05/07 01:32:13   4448s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.243, MEM:6293.6M, EPOCH TIME: 1746606733.688252
[05/07 01:32:13   4448s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.280, REAL:0.243, MEM:6293.6M, EPOCH TIME: 1746606733.688313
[05/07 01:32:13   4448s] TDRefine: refinePlace mode is spiral
[05/07 01:32:13   4448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9825.18
[05/07 01:32:13   4448s] OPERPROF: Starting Refine-Place at level 1, MEM:6293.6M, EPOCH TIME: 1746606733.692954
[05/07 01:32:13   4448s] *** Starting refinePlace (1:14:09 mem=6293.6M) ***
[05/07 01:32:13   4448s] Total net bbox length = 8.390e+05 (5.042e+05 3.347e+05) (ext = 8.209e+03)
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:13   4448s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:13   4448s] Info: 97 insts are soft-fixed.
[05/07 01:32:13   4448s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s]  === Spiral for Logical I: (movable: 62) ===
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s]  === Spiral for Logical I: (movable: 35) ===
[05/07 01:32:13   4448s] 
[05/07 01:32:13   4448s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:32:13   4448s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:32:13   4448s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 01:32:13   4448s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 01:32:13   4448s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 01:32:13   4448s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6261.6M, EPOCH TIME: 1746606733.838954
[05/07 01:32:13   4448s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:6261.6M, EPOCH TIME: 1746606733.840812
[05/07 01:32:13   4448s] Set min layer with default ( 2 )
[05/07 01:32:13   4448s] Set max layer with default ( 127 )
[05/07 01:32:13   4448s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:32:13   4448s] Min route layer (adjusted) = 2
[05/07 01:32:13   4448s] Max route layer (adjusted) = 10
[05/07 01:32:13   4448s] Set min layer with default ( 2 )
[05/07 01:32:13   4448s] Set max layer with default ( 127 )
[05/07 01:32:13   4448s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:32:13   4448s] Min route layer (adjusted) = 2
[05/07 01:32:13   4448s] Max route layer (adjusted) = 10
[05/07 01:32:13   4448s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6261.6M, EPOCH TIME: 1746606733.858011
[05/07 01:32:13   4448s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.010, REAL:0.002, MEM:6261.6M, EPOCH TIME: 1746606733.859808
[05/07 01:32:13   4448s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6261.6M, EPOCH TIME: 1746606733.859941
[05/07 01:32:13   4448s] Starting refinePlace ...
[05/07 01:32:13   4448s] Set min layer with default ( 2 )
[05/07 01:32:13   4448s] Set max layer with default ( 127 )
[05/07 01:32:13   4448s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:32:13   4448s] Min route layer (adjusted) = 2
[05/07 01:32:13   4448s] Max route layer (adjusted) = 10
[05/07 01:32:13   4448s] One DDP V2 for no tweak run.
[05/07 01:32:13   4448s] Set min layer with default ( 2 )
[05/07 01:32:13   4448s] Set max layer with default ( 127 )
[05/07 01:32:13   4448s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:32:13   4448s] Min route layer (adjusted) = 2
[05/07 01:32:13   4448s] Max route layer (adjusted) = 10
[05/07 01:32:13   4448s] DDP initSite1 nrRow 104 nrJob 104
[05/07 01:32:13   4448s] DDP initSite2 nrRow 104 nrJob 104
[05/07 01:32:13   4448s] DDP markSite nrRow 104 nrJob 104
[05/07 01:32:14   4448s] DDP initSite1 nrRow 355 nrJob 355
[05/07 01:32:14   4448s] DDP initSite2 nrRow 105 nrJob 105
[05/07 01:32:14   4448s] DDP markSite nrRow 355 nrJob 355
[05/07 01:32:14   4448s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/07 01:32:14   4448s] ** Cut row section cpu time 0:00:00.1.
[05/07 01:32:14   4448s]  ** Cut row section real time 0:00:00.0.
[05/07 01:32:14   4448s]    Spread Effort: high, pre-route mode, useDDP on.
[05/07 01:32:14   4450s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:01.0, mem=6270.7MB) @(1:14:09 - 1:14:12).
[05/07 01:32:14   4450s] Move report: preRPlace moves 157 insts, mean move: 0.46 um, max move: 2.43 um 
[05/07 01:32:14   4450s] 	Max move on inst (I_PCI_TOP/FE_OFC4041_mult_x_30_n821): (410.70, 187.26) --> (411.46, 188.94)
[05/07 01:32:14   4450s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
[05/07 01:32:14   4450s] 	Violation at original loc: Placement Blockage Violation
[05/07 01:32:14   4451s] wireLenOptFixPriorityInst 3468 inst fixed
[05/07 01:32:14   4451s] There are 2 hierarchical instances among 2 LLGs in fence list.
[05/07 01:32:14   4451s]     1 hierarchical instances in LLG PD_RISC_CORE.
[05/07 01:32:14   4451s]     1 hierarchical instances in LLG PD_ORCA_TOP.
[05/07 01:32:14   4451s] 
[05/07 01:32:14   4451s]  === Spiral for Logical I: (movable: 2115) ===
[05/07 01:32:14   4451s] 
[05/07 01:32:14   4451s] Running Spiral MT with 8 threads  fetchWidth=60 
[05/07 01:32:14   4451s] 
[05/07 01:32:14   4451s]  === Spiral for Logical I: (movable: 142) ===
[05/07 01:32:14   4451s] 
[05/07 01:32:14   4451s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:32:14   4451s] 
[05/07 01:32:14   4451s]  === Spiral for Logical I: (movable: 36508) ===
[05/07 01:32:14   4451s] 
[05/07 01:32:14   4451s] Running Spiral MT with 8 threads  fetchWidth=493 
[05/07 01:32:17   4458s] 
[05/07 01:32:17   4458s]  Info: 0 filler has been deleted!
[05/07 01:32:17   4458s] Move report: legalization moves 15 insts, mean move: 1.63 um, max move: 3.80 um spiral
[05/07 01:32:17   4458s] 	Max move on inst (I_RISC_CORE/xoendcap_DCAP_HVT_552): (374.22, 163.86) --> (374.68, 167.20)
[05/07 01:32:17   4458s] [CPU] RefinePlace/Spiral (cpu=0:00:04.2, real=0:00:02.0)
[05/07 01:32:17   4458s] [CPU] RefinePlace/Commit (cpu=0:00:03.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:03.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/07 01:32:17   4458s] [CPU] RefinePlace/Legalization (cpu=0:00:07.6, real=0:00:03.0, mem=6276.8MB) @(1:14:12 - 1:14:20).
[05/07 01:32:17   4458s] Move report: Detail placement moves 172 insts, mean move: 0.56 um, max move: 3.80 um 
[05/07 01:32:17   4458s] 	Max move on inst (I_RISC_CORE/xoendcap_DCAP_HVT_552): (374.22, 163.86) --> (374.68, 167.20)
[05/07 01:32:17   4458s] 	Runtime: CPU: 0:00:10.2 REAL: 0:00:04.0 MEM: 6276.8MB
[05/07 01:32:17   4458s] Statistics of distance of Instance movement in refine placement:
[05/07 01:32:17   4458s]   maximum (X+Y) =         3.80 um
[05/07 01:32:17   4458s]   inst (I_RISC_CORE/xoendcap_DCAP_HVT_552) with max move: (374.224, 163.856) -> (374.68, 167.2)
[05/07 01:32:17   4458s]   mean    (X+Y) =         0.56 um
[05/07 01:32:17   4458s] Summary Report:
[05/07 01:32:17   4458s] Instances move: 172 (out of 38862 movable)
[05/07 01:32:17   4458s] Instances flipped: 0
[05/07 01:32:17   4458s] Mean displacement: 0.56 um
[05/07 01:32:17   4458s] Max displacement: 3.80 um (Instance: I_RISC_CORE/xoendcap_DCAP_HVT_552) (374.224, 163.856) -> (374.68, 167.2)
[05/07 01:32:17   4458s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: DCAP_HVT, constraint:Fence
[05/07 01:32:17   4458s] 	Violation at original loc: Overlapping with other instance
[05/07 01:32:17   4458s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/07 01:32:17   4458s] Total instances moved : 172
[05/07 01:32:17   4458s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:10.190, REAL:3.217, MEM:6276.8M, EPOCH TIME: 1746606737.076565
[05/07 01:32:17   4458s] Total net bbox length = 8.390e+05 (5.043e+05 3.347e+05) (ext = 8.209e+03)
[05/07 01:32:17   4458s] Runtime: CPU: 0:00:10.4 REAL: 0:00:04.0 MEM: 6276.8MB
[05/07 01:32:17   4458s] [CPU] RefinePlace/total (cpu=0:00:10.4, real=0:00:04.0, mem=6276.8MB) @(1:14:09 - 1:14:20).
[05/07 01:32:17   4458s] *** Finished refinePlace (1:14:20 mem=6276.8M) ***
[05/07 01:32:17   4458s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9825.18
[05/07 01:32:17   4458s] OPERPROF: Finished Refine-Place at level 1, CPU:10.410, REAL:3.415, MEM:6276.8M, EPOCH TIME: 1746606737.107585
[05/07 01:32:17   4459s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.8M, EPOCH TIME: 1746606737.474132
[05/07 01:32:17   4459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:41315).
[05/07 01:32:17   4459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:17   4459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:17   4459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:17   4459s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.510, REAL:0.152, MEM:6294.8M, EPOCH TIME: 1746606737.625869
[05/07 01:32:17   4459s] *** maximum move = 3.80 um ***
[05/07 01:32:17   4459s] *** Finished re-routing un-routed nets (6294.8M) ***
[05/07 01:32:17   4459s] OPERPROF: Starting DPlace-Init at level 1, MEM:6294.8M, EPOCH TIME: 1746606737.637195
[05/07 01:32:17   4459s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6294.8M, EPOCH TIME: 1746606737.683984
[05/07 01:32:17   4459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:17   4459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:17   4459s] 
[05/07 01:32:17   4459s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:17   4459s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:17   4459s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.174, MEM:6294.8M, EPOCH TIME: 1746606737.858458
[05/07 01:32:17   4459s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6294.8M, EPOCH TIME: 1746606737.858728
[05/07 01:32:17   4459s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:6294.8M, EPOCH TIME: 1746606737.859288
[05/07 01:32:17   4459s] 
[05/07 01:32:17   4459s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6294.8M, EPOCH TIME: 1746606737.901631
[05/07 01:32:17   4459s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.010, REAL:0.002, MEM:6294.8M, EPOCH TIME: 1746606737.903578
[05/07 01:32:17   4459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.267, MEM:6294.8M, EPOCH TIME: 1746606737.903827
[05/07 01:32:17   4459s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/07 01:32:18   4460s] 
[05/07 01:32:18   4460s] *** Finish Physical Update (cpu=0:00:13.5 real=0:00:05.0 mem=6295.1M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.155  |  0.057  |  0.158  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.291%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------
[05/07 01:32:18   4461s] *** Finish Post CTS Hold Fixing (cpu=0:02:11 real=0:00:45.0 totSessionCpu=1:14:23 mem=6376.5M density=42.291%) ***
[05/07 01:32:18   4461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9825.27
[05/07 01:32:18   4462s] **INFO: total 273 insts, 281 nets marked don't touch
[05/07 01:32:18   4462s] **INFO: total 273 insts, 281 nets marked don't touch DB property
[05/07 01:32:18   4462s] **INFO: total 273 insts, 281 nets unmarked don't touch
[05/07 01:32:18   4462s] Deleting 1 temporary hard placement blockage(s).
[05/07 01:32:18   4462s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 39215
[05/07 01:32:18   4462s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6248.5M, EPOCH TIME: 1746606738.510619
[05/07 01:32:18   4462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4365).
[05/07 01:32:18   4462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:18   4462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:18   4462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:18   4462s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.550, REAL:0.160, MEM:5688.2M, EPOCH TIME: 1746606738.670227
[05/07 01:32:18   4462s] Begin: Collecting metrics
[05/07 01:32:18   4462s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.338 | -0.338 |  -0 |       42.04 | 0:00:33  |        5630 |    0 |   0 |
| hold_fixing     |           | -0.338 |  -0 |       42.29 | 0:00:12  |        5688 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/07 01:32:18   4462s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4240.4M, current mem=4240.4M)

[05/07 01:32:18   4462s] End: Collecting metrics
[05/07 01:32:18   4462s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:32.2/0:00:12.8 (2.5), totSession cpu/real = 1:14:23.8/0:28:49.3 (2.6), mem = 5688.2M
[05/07 01:32:18   4462s] 
[05/07 01:32:18   4462s] =============================================================================================
[05/07 01:32:18   4462s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    23.10-p003_1
[05/07 01:32:18   4462s] =============================================================================================
[05/07 01:32:18   4462s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:32:18   4462s] ---------------------------------------------------------------------------------------------
[05/07 01:32:18   4462s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.3 % )     0:00:01.1 /  0:00:03.3    3.1
[05/07 01:32:18   4462s] [ MetricReport           ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/07 01:32:18   4462s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.3 /  0:00:01.0    3.1
[05/07 01:32:18   4462s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.9 % )     0:00:00.5 /  0:00:01.2    2.6
[05/07 01:32:18   4462s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:32:18   4462s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.6    1.3
[05/07 01:32:18   4462s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ OptimizationStep       ]      2   0:00:00.2  (   1.3 % )     0:00:03.1 /  0:00:08.8    2.9
[05/07 01:32:18   4462s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.4 % )     0:00:02.9 /  0:00:08.7    3.0
[05/07 01:32:18   4462s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ OptEval                ]      8   0:00:00.6  (   4.7 % )     0:00:00.6 /  0:00:03.6    6.0
[05/07 01:32:18   4462s] [ OptCommit              ]      8   0:00:00.1  (   0.8 % )     0:00:02.2 /  0:00:04.8    2.2
[05/07 01:32:18   4462s] [ PostCommitDelayUpdate  ]     18   0:00:00.1  (   0.7 % )     0:00:00.9 /  0:00:01.3    1.4
[05/07 01:32:18   4462s] [ IncrDelayCalc          ]     57   0:00:00.8  (   6.3 % )     0:00:00.8 /  0:00:01.2    1.5
[05/07 01:32:18   4462s] [ HoldReEval             ]     16   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.5    2.7
[05/07 01:32:18   4462s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ HoldValidateSetup      ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ HoldCollectNode        ]     12   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.2    4.0
[05/07 01:32:18   4462s] [ HoldSortNodeList       ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ HoldBottleneckCount    ]      9   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 01:32:18   4462s] [ HoldCacheNodeWeight    ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/07 01:32:18   4462s] [ HoldBuildSlackGraph    ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ HoldDBCommit           ]     24   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/07 01:32:18   4462s] [ HoldTimerCalcSummary   ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 01:32:18   4462s] [ RefinePlace            ]      1   0:00:05.0  (  38.7 % )     0:00:05.0 /  0:00:13.5    2.7
[05/07 01:32:18   4462s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.2
[05/07 01:32:18   4462s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 01:32:18   4462s] [ TimingUpdate           ]      7   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 01:32:18   4462s] [ TimingReport           ]      3   0:00:00.9  (   6.7 % )     0:00:00.9 /  0:00:03.1    3.6
[05/07 01:32:18   4462s] [ IncrTimingUpdate       ]     27   0:00:01.1  (   8.7 % )     0:00:01.1 /  0:00:03.7    3.3
[05/07 01:32:18   4462s] [ MISC                   ]          0:00:01.9  (  15.0 % )     0:00:01.9 /  0:00:03.2    1.7
[05/07 01:32:18   4462s] ---------------------------------------------------------------------------------------------
[05/07 01:32:18   4462s]  HoldOpt #1 TOTAL                   0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:32.2    2.5
[05/07 01:32:18   4462s] ---------------------------------------------------------------------------------------------
[05/07 01:32:18   4462s] 
[05/07 01:32:19   4462s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5688.2M, EPOCH TIME: 1746606739.035095
[05/07 01:32:19   4462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:19   4462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:19   4463s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:19   4463s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.137, MEM:5688.2M, EPOCH TIME: 1746606739.171769
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:32:19   4463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:19   4463s] *** Steiner Routed Nets: 0.426%; Threshold: 100; Threshold for Hold: 100
[05/07 01:32:19   4463s] Re-routed 0 nets
[05/07 01:32:19   4463s] Begin: Collecting metrics
[05/07 01:32:19   4463s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.338 | -0.338 |  -0 |       42.04 | 0:00:33  |        5630 |    0 |   0 |
| hold_fixing     |           | -0.338 |  -0 |       42.29 | 0:00:12  |        5688 |      |     |
| global_route    |           |        |     |             | 0:00:00  |        5688 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/07 01:32:19   4463s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4240.4M, current mem=4239.2M)

[05/07 01:32:19   4463s] End: Collecting metrics
[05/07 01:32:19   4463s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:32:19   4463s] Deleting Lib Analyzer.
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] TimeStamp Deleting Cell Server End ...
[05/07 01:32:19   4463s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:32:19   4463s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:32:19   4463s] Summary for sequential cells identification: 
[05/07 01:32:19   4463s]   Identified SBFF number: 126
[05/07 01:32:19   4463s]   Identified MBFF number: 0
[05/07 01:32:19   4463s]   Identified SB Latch number: 36
[05/07 01:32:19   4463s]   Identified MB Latch number: 0
[05/07 01:32:19   4463s]   Not identified SBFF number: 180
[05/07 01:32:19   4463s]   Not identified MBFF number: 0
[05/07 01:32:19   4463s]   Not identified SB Latch number: 0
[05/07 01:32:19   4463s]   Not identified MB Latch number: 0
[05/07 01:32:19   4463s]   Number of sequential cells which are not FFs: 42
[05/07 01:32:19   4463s]  Visiting view : test_worst_scenario
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]  Visiting view : func_worst_scenario
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]  Visiting view : test_best_scenario
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]  Visiting view : func_best_scenario
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:19   4463s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:19   4463s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:19   4463s] TLC MultiMap info (StdDelay):
[05/07 01:32:19   4463s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:32:19   4463s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:32:19   4463s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:32:19   4463s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:32:19   4463s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:32:19   4463s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:32:19   4463s]  Setting StdDelay to: 11ps
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:32:19   4463s] 
[05/07 01:32:19   4463s] TimeStamp Deleting Cell Server End ...
[05/07 01:32:21   4465s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 1 => 1 (threshold 10) - Skip drv recovery
[05/07 01:32:21   4465s] 
[05/07 01:32:21   4465s] Creating Lib Analyzer ...
[05/07 01:32:21   4465s] 
[05/07 01:32:21   4465s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:32:21   4465s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:32:21   4465s] Summary for sequential cells identification: 
[05/07 01:32:21   4465s]   Identified SBFF number: 126
[05/07 01:32:21   4465s]   Identified MBFF number: 0
[05/07 01:32:21   4465s]   Identified SB Latch number: 36
[05/07 01:32:21   4465s]   Identified MB Latch number: 0
[05/07 01:32:21   4465s]   Not identified SBFF number: 180
[05/07 01:32:21   4465s]   Not identified MBFF number: 0
[05/07 01:32:21   4465s]   Not identified SB Latch number: 0
[05/07 01:32:21   4465s]   Not identified MB Latch number: 0
[05/07 01:32:21   4465s]   Number of sequential cells which are not FFs: 42
[05/07 01:32:21   4465s]  Visiting view : test_worst_scenario
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]  Visiting view : func_worst_scenario
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]  Visiting view : test_best_scenario
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]  Visiting view : func_best_scenario
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:21   4465s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:32:21   4465s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:32:21   4465s] TLC MultiMap info (StdDelay):
[05/07 01:32:21   4465s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/07 01:32:21   4465s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/07 01:32:21   4465s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/07 01:32:21   4465s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/07 01:32:21   4465s]   : worst_corner + worst_libs_vddh + 1 + no RcCorner := 10.7ps
[05/07 01:32:21   4465s]   : worst_corner + worst_libs_vddh + 1 + cmax := 11ps
[05/07 01:32:21   4465s]  Setting StdDelay to: 11ps
[05/07 01:32:21   4465s] 
[05/07 01:32:21   4465s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:32:21   4465s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT)
[05/07 01:32:21   4465s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT)
[05/07 01:32:21   4465s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT DELLN1X2_HVT DELLN1X2_LVT DELLN1X2_RVT NBUFFX16_HVT NBUFFX16_RVT DELLN2X2_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN3X2_HVT DELLN3X2_LVT DELLN3X2_RVT NBUFFX32_HVT NBUFFX32_RVT)
[05/07 01:32:21   4465s] 
[05/07 01:32:21   4465s] {RT cmax 0 2 10  {9 0} 1}
[05/07 01:32:22   4466s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:14:27 mem=5688.2M
[05/07 01:32:22   4466s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:14:27 mem=5688.2M
[05/07 01:32:22   4466s] Creating Lib Analyzer, finished. 
[05/07 01:32:22   4466s] GigaOpt: WNS changes after routing: -0.178 -> -0.178 (bump = 0.0)
[05/07 01:32:22   4466s] GigaOpt: WNS bump threshold: 0.0055
[05/07 01:32:22   4466s] GigaOpt: Skipping postEco optimization
[05/07 01:32:22   4466s] GigaOpt: WNS changes after postEco optimization: -0.178 -> -0.178 (bump = 0.0)
[05/07 01:32:22   4466s] GigaOpt: Skipping nonLegal postEco optimization
[05/07 01:32:22   4466s] HighEffort PG TNS changes after trial route: -0.338 -> -0.338 (threshold = 5.5)
[05/07 01:32:22   4466s] GigaOpt: Skipping post-eco TNS optimization
[05/07 01:32:23   4467s] 
[05/07 01:32:23   4467s] Active setup views:
[05/07 01:32:23   4467s]  func_worst_scenario
[05/07 01:32:23   4467s]   Dominating endpoints: 6379
[05/07 01:32:23   4467s]   Dominating TNS: -0.000
[05/07 01:32:23   4467s] 
[05/07 01:32:23   4467s]  test_worst_scenario
[05/07 01:32:23   4467s]   Dominating endpoints: 2985
[05/07 01:32:23   4467s]   Dominating TNS: -0.338
[05/07 01:32:23   4467s] 
[05/07 01:32:23   4467s] OPTC: user 20.0
[05/07 01:32:26   4478s] OPTC: user 20.0
[05/07 01:32:26   4478s] Running pre-eGR process
[05/07 01:32:26   4478s] (I)      Started Early Global Route ( Curr Mem: 5.30 MB )
[05/07 01:32:26   4478s] (I)      Initializing eGR engine (regular)
[05/07 01:32:26   4478s] Set min layer with default ( 2 )
[05/07 01:32:26   4478s] Set max layer with default ( 127 )
[05/07 01:32:26   4478s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:32:26   4478s] Min route layer (adjusted) = 2
[05/07 01:32:26   4478s] Max route layer (adjusted) = 10
[05/07 01:32:26   4478s] (I)      clean place blk overflow:
[05/07 01:32:26   4478s] (I)      H : enabled 1.00 0
[05/07 01:32:26   4478s] (I)      V : enabled 1.00 0
[05/07 01:32:26   4478s] (I)      Initializing eGR engine (regular)
[05/07 01:32:26   4478s] Set min layer with default ( 2 )
[05/07 01:32:26   4478s] Set max layer with default ( 127 )
[05/07 01:32:26   4478s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[05/07 01:32:26   4478s] Min route layer (adjusted) = 2
[05/07 01:32:26   4478s] Max route layer (adjusted) = 10
[05/07 01:32:26   4478s] (I)      clean place blk overflow:
[05/07 01:32:26   4478s] (I)      H : enabled 1.00 0
[05/07 01:32:26   4478s] (I)      V : enabled 1.00 0
[05/07 01:32:26   4478s] (I)      Started Early Global Route kernel ( Curr Mem: 5.30 MB )
[05/07 01:32:26   4478s] (I)      Running eGR Regular flow
[05/07 01:32:26   4478s] (I)      # wire layers (front) : 11
[05/07 01:32:26   4478s] (I)      # wire layers (back)  : 0
[05/07 01:32:26   4478s] (I)      min wire layer : 1
[05/07 01:32:26   4478s] (I)      max wire layer : 10
[05/07 01:32:26   4478s] (I)      # cut layers (front) : 10
[05/07 01:32:26   4478s] (I)      # cut layers (back)  : 0
[05/07 01:32:26   4478s] (I)      min cut layer : 1
[05/07 01:32:26   4478s] (I)      max cut layer : 9
[05/07 01:32:26   4478s] (I)      =================================== Layers ===================================
[05/07 01:32:26   4478s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:32:26   4478s] (I)      |   Z | ID |         Name |    Type | #Masks | Extra | Width | Space | Pitch |
[05/07 01:32:26   4478s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:32:26   4478s] (I)      |   0 |  0 |              |         |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |  33 |  0 |           CO |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |    50 |    50 |   152 |
[05/07 01:32:26   4478s] (I)      |  34 |  1 |         VIA1 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |    56 |    56 |   152 |
[05/07 01:32:26   4478s] (I)      |  35 |  2 |         VIA2 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:32:26   4478s] (I)      |  36 |  3 |         VIA3 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   4 |  4 |           M4 |    wire |      1 |       |    56 |    56 |   304 |
[05/07 01:32:26   4478s] (I)      |  37 |  4 |         VIA4 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   5 |  5 |           M5 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:32:26   4478s] (I)      |  38 |  5 |         VIA5 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   6 |  6 |           M6 |    wire |      1 |       |    56 |    56 |   608 |
[05/07 01:32:26   4478s] (I)      |  39 |  6 |         VIA6 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   7 |  7 |           M7 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:32:26   4478s] (I)      |  40 |  7 |         VIA7 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   8 |  8 |           M8 |    wire |      1 |       |    56 |    56 |  1216 |
[05/07 01:32:26   4478s] (I)      |  41 |  8 |         VIA8 |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |   9 |  9 |           M9 |    wire |      1 |       |   160 |    56 |  2432 |
[05/07 01:32:26   4478s] (I)      |  42 |  9 |       VIARDL |     cut |      1 |       |       |       |       |
[05/07 01:32:26   4478s] (I)      |  10 | 10 |         MRDL |    wire |      1 |       |  2000 |  2000 |  4864 |
[05/07 01:32:26   4478s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:32:26   4478s] (I)      |  64 |    |        NWELL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  65 |    |          DNW |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  66 |    |         DIFF |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  67 |    |         PIMP |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  68 |    |         NIMP |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  69 |    |      DIFF_18 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  70 |    |          PAD |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  71 |    |       ESD_25 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  72 |    |         SBLK |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  73 |    |       HVTIMP |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  74 |    |       LVTIMP |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  75 |    |        M1PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  76 |    |        M2PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  77 |    |        M3PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  78 |    |        M4PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  79 |    |        M5PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  80 |    |        M6PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  81 |    |        M7PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  82 |    |        M8PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  83 |    |        M9PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  84 |    |     MRDL9PIN |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  85 |    |       HOTNWL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  86 |    |         DIOD |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  87 |    |       BJTDMY |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  88 |    |          RNW |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  89 |    |        RMARK |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  90 |    |   prBoundary |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  91 |    |         LOGO |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  92 |    |           IP |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  93 |    |          RM1 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  94 |    |          RM2 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  95 |    |          RM3 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  96 |    |          RM4 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  97 |    |          RM5 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  98 |    |          RM6 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      |  99 |    |          RM7 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 100 |    |          RM8 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 101 |    |          RM9 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 102 |    |      DM1EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 103 |    |      DM2EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 104 |    |      DM3EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 105 |    |      DM4EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 106 |    |      DM5EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 107 |    |      DM6EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 108 |    |      DM7EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 109 |    |      DM8EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 110 |    |      DM9EXCL |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 111 |    |      DIFF_25 |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 112 |    |      DIFF_FM |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 113 |    |        PO_FM |   other |        |    MS |       |       |       |
[05/07 01:32:26   4478s] (I)      | 114 |    | OverlapCheck | overlap |        |       |       |       |       |
[05/07 01:32:26   4478s] (I)      +-----+----+--------------+---------+--------+-------+-------+-------+-------+
[05/07 01:32:26   4478s] (I)      Started Import and model ( Curr Mem: 5.30 MB )
[05/07 01:32:26   4479s] (I)      == Non-default Options ==
[05/07 01:32:26   4479s] (I)      Build term to term wires                           : false
[05/07 01:32:26   4479s] (I)      Maximum routing layer                              : 10
[05/07 01:32:26   4479s] (I)      Top routing layer                                  : 10
[05/07 01:32:26   4479s] (I)      Number of threads                                  : 8
[05/07 01:32:26   4479s] (I)      Route tie net to shape                             : auto
[05/07 01:32:26   4479s] (I)      Method to set GCell size                           : row
[05/07 01:32:26   4479s] (I)      Tie hi/lo max distance                             : 16.720000
[05/07 01:32:26   4479s] (I)      Counted 71440 PG shapes. eGR will not process PG shapes layer by layer.
[05/07 01:32:26   4479s] (I)      ============== Pin Summary ==============
[05/07 01:32:26   4479s] (I)      +-------+--------+---------+------------+
[05/07 01:32:26   4479s] (I)      | Layer | # pins | % total |      Group |
[05/07 01:32:26   4479s] (I)      +-------+--------+---------+------------+
[05/07 01:32:26   4479s] (I)      |     1 | 158605 |  100.00 |        Pin |
[05/07 01:32:26   4479s] (I)      |     2 |      0 |    0.00 | Pin access |
[05/07 01:32:26   4479s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/07 01:32:26   4479s] (I)      |     4 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      |     5 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      |     6 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      |     7 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      |     8 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      |     9 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      |    10 |      0 |    0.00 |      Other |
[05/07 01:32:26   4479s] (I)      +-------+--------+---------+------------+
[05/07 01:32:26   4479s] (I)      Use row-based GCell size
[05/07 01:32:26   4479s] (I)      Use row-based GCell align
[05/07 01:32:26   4479s] (I)      layer 0 area = 10000
[05/07 01:32:26   4479s] (I)      layer 1 area = 16000
[05/07 01:32:26   4479s] (I)      layer 2 area = 16000
[05/07 01:32:26   4479s] (I)      layer 3 area = 16000
[05/07 01:32:26   4479s] (I)      layer 4 area = 16000
[05/07 01:32:26   4479s] (I)      layer 5 area = 16000
[05/07 01:32:26   4479s] (I)      layer 6 area = 16000
[05/07 01:32:26   4479s] (I)      layer 7 area = 16000
[05/07 01:32:26   4479s] (I)      layer 8 area = 55000
[05/07 01:32:26   4479s] (I)      layer 9 area = 4000000
[05/07 01:32:26   4479s] (I)      GCell unit size   : 1672
[05/07 01:32:26   4479s] (I)      GCell multiplier  : 1
[05/07 01:32:26   4479s] (I)      GCell row height  : 1672
[05/07 01:32:26   4479s] (I)      Actual row height : 1672
[05/07 01:32:26   4479s] (I)      GCell align ref   : 10032 10032
[05/07 01:32:26   4479s] [NR-eGR] Track table information for default rule: 
[05/07 01:32:26   4479s] [NR-eGR] M1 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M2 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M3 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M4 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M5 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M6 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M7 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M8 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] M9 has single uniform track structure
[05/07 01:32:26   4479s] [NR-eGR] MRDL has single uniform track structure
[05/07 01:32:26   4479s] (I)      ============== Default via ===============
[05/07 01:32:26   4479s] (I)      +---+------------------+-----------------+
[05/07 01:32:26   4479s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/07 01:32:26   4479s] (I)      +---+------------------+-----------------+
[05/07 01:32:26   4479s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[05/07 01:32:26   4479s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[05/07 01:32:26   4479s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[05/07 01:32:26   4479s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[05/07 01:32:26   4479s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[05/07 01:32:26   4479s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[05/07 01:32:26   4479s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[05/07 01:32:26   4479s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[05/07 01:32:26   4479s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[05/07 01:32:26   4479s] (I)      +---+------------------+-----------------+
[05/07 01:32:26   4479s] (I)      Design has 41 placement macros with 41 shapes. 
[05/07 01:32:26   4479s] [NR-eGR] Read 108179 PG shapes
[05/07 01:32:26   4479s] [NR-eGR] Read 0 clock shapes
[05/07 01:32:26   4479s] [NR-eGR] Read 0 other shapes
[05/07 01:32:26   4479s] [NR-eGR] #Routing Blockages  : 0
[05/07 01:32:26   4479s] [NR-eGR] #Instance Blockages : 23020
[05/07 01:32:26   4479s] [NR-eGR] #PG Blockages       : 108179
[05/07 01:32:26   4479s] [NR-eGR] #Halo Blockages     : 0
[05/07 01:32:26   4479s] [NR-eGR] #Boundary Blockages : 0
[05/07 01:32:26   4479s] [NR-eGR] #Clock Blockages    : 0
[05/07 01:32:26   4479s] [NR-eGR] #Other Blockages    : 0
[05/07 01:32:26   4479s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/07 01:32:26   4479s] (I)      Custom ignore net properties:
[05/07 01:32:26   4479s] (I)      1 : NotLegal
[05/07 01:32:26   4479s] (I)      Default ignore net properties:
[05/07 01:32:26   4479s] (I)      1 : Special
[05/07 01:32:26   4479s] (I)      2 : Analog
[05/07 01:32:26   4479s] (I)      3 : Fixed
[05/07 01:32:26   4479s] (I)      4 : Skipped
[05/07 01:32:26   4479s] (I)      5 : MixedSignal
[05/07 01:32:26   4479s] (I)      Prerouted net properties:
[05/07 01:32:26   4479s] (I)      1 : NotLegal
[05/07 01:32:26   4479s] (I)      2 : Special
[05/07 01:32:26   4479s] (I)      3 : Analog
[05/07 01:32:26   4479s] (I)      4 : Fixed
[05/07 01:32:26   4479s] (I)      5 : Skipped
[05/07 01:32:26   4479s] (I)      6 : MixedSignal
[05/07 01:32:26   4479s] [NR-eGR] Early global route reroute all routable nets
[05/07 01:32:26   4479s] [NR-eGR] #prerouted nets         : 306
[05/07 01:32:26   4479s] [NR-eGR] #prerouted special nets : 0
[05/07 01:32:26   4479s] [NR-eGR] #prerouted wires        : 12899
[05/07 01:32:26   4479s] [NR-eGR] Read 41750 nets ( ignored 306 )
[05/07 01:32:26   4479s] (I)        Front-side 41750 ( ignored 306 )
[05/07 01:32:26   4479s] (I)        Back-side  0 ( ignored 0 )
[05/07 01:32:26   4479s] (I)        Both-side  0 ( ignored 0 )
[05/07 01:32:26   4479s] (I)      Reading macro buffers
[05/07 01:32:26   4479s] (I)      Number of macros with buffers: 0
[05/07 01:32:26   4479s] (I)      early_global_route_priority property id does not exist.
[05/07 01:32:26   4479s] (I)      Read Num Blocks=131199  Num Prerouted Wires=12899  Num CS=0
[05/07 01:32:27   4479s] (I)      Layer 1 (V) : #blockages 30262 : #preroutes 5943
[05/07 01:32:27   4479s] (I)      Layer 2 (H) : #blockages 29925 : #preroutes 4698
[05/07 01:32:27   4479s] (I)      Layer 3 (V) : #blockages 21806 : #preroutes 1251
[05/07 01:32:27   4479s] (I)      Layer 4 (H) : #blockages 22546 : #preroutes 549
[05/07 01:32:27   4479s] (I)      Layer 5 (V) : #blockages 15226 : #preroutes 265
[05/07 01:32:27   4479s] (I)      Layer 6 (H) : #blockages 10540 : #preroutes 160
[05/07 01:32:27   4479s] (I)      Layer 7 (V) : #blockages 894 : #preroutes 32
[05/07 01:32:27   4479s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 1
[05/07 01:32:27   4479s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/07 01:32:27   4479s] (I)      Number of ignored nets                =    306
[05/07 01:32:27   4479s] (I)      Number of connected nets              =      0
[05/07 01:32:27   4479s] (I)      Number of fixed nets                  =    306.  Ignored: Yes
[05/07 01:32:27   4479s] (I)      Number of clock nets                  =    306.  Ignored: No
[05/07 01:32:27   4479s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/07 01:32:27   4479s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/07 01:32:27   4479s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 01:32:27   4479s] (I)      Number of skip routing nets           =      7.  Ignored: Yes
[05/07 01:32:27   4479s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/07 01:32:27   4479s] (I)      Ndr track 0 does not exist
[05/07 01:32:27   4479s] (I)      ---------------------Grid Graph Info--------------------
[05/07 01:32:27   4479s] (I)      Routing area        : (0, 0) - (982528, 593712)
[05/07 01:32:27   4479s] (I)      Core area           : (10032, 10032) - (972496, 583680)
[05/07 01:32:27   4479s] (I)      Site width          :   152  (dbu)
[05/07 01:32:27   4479s] (I)      Row height          :  1672  (dbu)
[05/07 01:32:27   4479s] (I)      GCell row height    :  1672  (dbu)
[05/07 01:32:27   4479s] (I)      GCell width         :  1672  (dbu)
[05/07 01:32:27   4479s] (I)      GCell height        :  1672  (dbu)
[05/07 01:32:27   4479s] (I)      Grid                :   588   356    10
[05/07 01:32:27   4479s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/07 01:32:27   4479s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/07 01:32:27   4479s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/07 01:32:27   4479s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/07 01:32:27   4479s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/07 01:32:27   4479s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/07 01:32:27   4479s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/07 01:32:27   4479s] (I)      First track coord   :   152   152   152   152   760   760  1368  1368  2584  5016
[05/07 01:32:27   4479s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/07 01:32:27   4479s] (I)      Total num of tracks :  3905  6463  1953  3232   976  1615   488   807   244   201
[05/07 01:32:27   4479s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/07 01:32:27   4479s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/07 01:32:27   4479s] (I)      --------------------------------------------------------
[05/07 01:32:27   4479s] 
[05/07 01:32:27   4479s] [NR-eGR] ============ Routing rule table ============
[05/07 01:32:27   4479s] [NR-eGR] Rule id: 0  Nets: 41444
[05/07 01:32:27   4479s] [NR-eGR] ========================================
[05/07 01:32:27   4479s] [NR-eGR] 
[05/07 01:32:27   4479s] (I)      ======== NDR :  =========
[05/07 01:32:27   4479s] (I)      +--------------+--------+
[05/07 01:32:27   4479s] (I)      |           ID |      0 |
[05/07 01:32:27   4479s] (I)      |         Name |        |
[05/07 01:32:27   4479s] (I)      |      Default |    yes |
[05/07 01:32:27   4479s] (I)      |  Clk Special |     no |
[05/07 01:32:27   4479s] (I)      | Hard spacing |     no |
[05/07 01:32:27   4479s] (I)      |    NDR track | (none) |
[05/07 01:32:27   4479s] (I)      |      NDR via | (none) |
[05/07 01:32:27   4479s] (I)      |  Extra space |      0 |
[05/07 01:32:27   4479s] (I)      |      Shields |      0 |
[05/07 01:32:27   4479s] (I)      |   Demand (H) |      1 |
[05/07 01:32:27   4479s] (I)      |   Demand (V) |      1 |
[05/07 01:32:27   4479s] (I)      |        #Nets |  41444 |
[05/07 01:32:27   4479s] (I)      +--------------+--------+
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      |    M2     56       56    152      152      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M3     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M4     56       56    304      304      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M5     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M6     56       56    608      608      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M7     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M8     56       56   1216     1216      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      ======== NDR :  =========
[05/07 01:32:27   4479s] (I)      +--------------+--------+
[05/07 01:32:27   4479s] (I)      |           ID |      1 |
[05/07 01:32:27   4479s] (I)      |         Name |        |
[05/07 01:32:27   4479s] (I)      |      Default |     no |
[05/07 01:32:27   4479s] (I)      |  Clk Special |     no |
[05/07 01:32:27   4479s] (I)      | Hard spacing |     no |
[05/07 01:32:27   4479s] (I)      |    NDR track | (none) |
[05/07 01:32:27   4479s] (I)      |      NDR via | (none) |
[05/07 01:32:27   4479s] (I)      |  Extra space |      0 |
[05/07 01:32:27   4479s] (I)      |      Shields |      2 |
[05/07 01:32:27   4479s] (I)      |   Demand (H) |      3 |
[05/07 01:32:27   4479s] (I)      |   Demand (V) |      3 |
[05/07 01:32:27   4479s] (I)      |        #Nets |      0 |
[05/07 01:32:27   4479s] (I)      +--------------+--------+
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      |    M2     56       56    456      152      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M3     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M4     56       56    912      304      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M5     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M6     56       56   1824      608      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M7     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M8     56       56   3648     1216      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M9    160       56   7296     2432      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      |  MRDL   2000     2000  14592     4864      3      1      1    300    100        yes |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      ======== NDR :  =========
[05/07 01:32:27   4479s] (I)      +--------------+--------+
[05/07 01:32:27   4479s] (I)      |           ID |      2 |
[05/07 01:32:27   4479s] (I)      |         Name |        |
[05/07 01:32:27   4479s] (I)      |      Default |     no |
[05/07 01:32:27   4479s] (I)      |  Clk Special |     no |
[05/07 01:32:27   4479s] (I)      | Hard spacing |     no |
[05/07 01:32:27   4479s] (I)      |    NDR track | (none) |
[05/07 01:32:27   4479s] (I)      |      NDR via | (none) |
[05/07 01:32:27   4479s] (I)      |  Extra space |      1 |
[05/07 01:32:27   4479s] (I)      |      Shields |      0 |
[05/07 01:32:27   4479s] (I)      |   Demand (H) |      2 |
[05/07 01:32:27   4479s] (I)      |   Demand (V) |      2 |
[05/07 01:32:27   4479s] (I)      |        #Nets |      0 |
[05/07 01:32:27   4479s] (I)      +--------------+--------+
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      |    M2     56       56    304      152      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M3     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M4     56       56    608      304      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M5     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M6     56       56   1216      608      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M7     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M8     56       56   2432     1216      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |    M9    160       56   4864     2432      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      |  MRDL   2000     2000   9728     4864      2      1      1    200    100        yes |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      ===== NDR : CTS_RULE ======
[05/07 01:32:27   4479s] (I)      +--------------+----------+
[05/07 01:32:27   4479s] (I)      |           ID |        3 |
[05/07 01:32:27   4479s] (I)      |         Name | CTS_RULE |
[05/07 01:32:27   4479s] (I)      |      Default |       no |
[05/07 01:32:27   4479s] (I)      |  Clk Special |       no |
[05/07 01:32:27   4479s] (I)      | Hard spacing |       no |
[05/07 01:32:27   4479s] (I)      |    NDR track |   (none) |
[05/07 01:32:27   4479s] (I)      |      NDR via |   (none) |
[05/07 01:32:27   4479s] (I)      |  Extra space |        0 |
[05/07 01:32:27   4479s] (I)      |      Shields |        0 |
[05/07 01:32:27   4479s] (I)      |   Demand (H) |        3 |
[05/07 01:32:27   4479s] (I)      |   Demand (V) |        3 |
[05/07 01:32:27   4479s] (I)      |        #Nets |        0 |
[05/07 01:32:27   4479s] (I)      +--------------+----------+
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      |    M2     56      112    456      152      3      1      3    300    100        yes |
[05/07 01:32:27   4479s] (I)      |    M3    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M4    112      112    304      304      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M5    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M6    112      112    608      608      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M7    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M8    112      112   1216     1216      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |    M9    160       56   2432     2432      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      |  MRDL   2000     2000   4864     4864      1      1      1    100    100        yes |
[05/07 01:32:27   4479s] (I)      +-------------------------------------------------------------------------------------+
[05/07 01:32:27   4479s] (I)      =============== Blocked Tracks ===============
[05/07 01:32:27   4479s] (I)      +-------+---------+----------+---------------+
[05/07 01:32:27   4479s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/07 01:32:27   4479s] (I)      +-------+---------+----------+---------------+
[05/07 01:32:27   4479s] (I)      |     1 |       0 |        0 |         0.00% |
[05/07 01:32:27   4479s] (I)      |     2 | 2300828 |   999430 |        43.44% |
[05/07 01:32:27   4479s] (I)      |     3 | 1148364 |   478839 |        41.70% |
[05/07 01:32:27   4479s] (I)      |     4 | 1150592 |   500341 |        43.49% |
[05/07 01:32:27   4479s] (I)      |     5 |  573888 |   253331 |        44.14% |
[05/07 01:32:27   4479s] (I)      |     6 |  574940 |    24829 |         4.32% |
[05/07 01:32:27   4479s] (I)      |     7 |  286944 |    30669 |        10.69% |
[05/07 01:32:27   4479s] (I)      |     8 |  287292 |    24754 |         8.62% |
[05/07 01:32:27   4479s] (I)      |     9 |  143472 |        0 |         0.00% |
[05/07 01:32:27   4479s] (I)      |    10 |   71556 |        0 |         0.00% |
[05/07 01:32:27   4479s] (I)      +-------+---------+----------+---------------+
[05/07 01:32:27   4479s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.74 sec, Curr Mem: 5.36 MB )
[05/07 01:32:27   4479s] (I)      Reset routing kernel
[05/07 01:32:27   4479s] (I)      Started Global Routing ( Curr Mem: 5.36 MB )
[05/07 01:32:27   4479s] (I)      totalPins=156461  totalGlobalPin=151904 (97.09%)
[05/07 01:32:27   4479s] (I)      ================= Net Group Info =================
[05/07 01:32:27   4479s] (I)      +----+----------------+--------------+-----------+
[05/07 01:32:27   4479s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/07 01:32:27   4479s] (I)      +----+----------------+--------------+-----------+
[05/07 01:32:27   4479s] (I)      |  1 |          41444 |        M2(2) |  MRDL(10) |
[05/07 01:32:27   4479s] (I)      +----+----------------+--------------+-----------+
[05/07 01:32:27   4479s] (I)      total 2D Cap : 4290529 = (1397492 H, 2893037 V)
[05/07 01:32:27   4479s] (I)      total 2D Demand : 36509 = (15290 H, 21219 V)
[05/07 01:32:27   4479s] (I)      #blocked GCells = 0
[05/07 01:32:27   4479s] (I)      #regions = 1
[05/07 01:32:27   4479s] (I)      Adjusted 0 GCells for pin access
[05/07 01:32:27   4479s] [NR-eGR] Layer group 1: route 41444 net(s) in layer range [2, 10]
[05/07 01:32:27   4479s] (I)      
[05/07 01:32:27   4479s] (I)      ============  Phase 1a Route ============
[05/07 01:32:27   4481s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[05/07 01:32:27   4481s] (I)      Usage: 530040 = (312723 H, 217317 V) = (22.38% H, 7.51% V) = (5.229e+05um H, 3.634e+05um V)
[05/07 01:32:27   4481s] (I)      
[05/07 01:32:27   4481s] (I)      ============  Phase 1b Route ============
[05/07 01:32:27   4481s] (I)      Usage: 530268 = (312785 H, 217483 V) = (22.38% H, 7.52% V) = (5.230e+05um H, 3.636e+05um V)
[05/07 01:32:27   4481s] (I)      Overflow of layer group 1: 1.71% H + 0.03% V. EstWL: 8.866081e+05um
[05/07 01:32:27   4481s] (I)      Congestion metric : 3.22%H 0.07%V, 3.29%HV
[05/07 01:32:27   4481s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/07 01:32:27   4481s] (I)      
[05/07 01:32:27   4481s] (I)      ============  Phase 1c Route ============
[05/07 01:32:27   4481s] (I)      Level2 Grid: 118 x 72
[05/07 01:32:27   4481s] (I)      Usage: 530622 = (312832 H, 217790 V) = (22.39% H, 7.53% V) = (5.231e+05um H, 3.641e+05um V)
[05/07 01:32:27   4481s] (I)      
[05/07 01:32:27   4481s] (I)      ============  Phase 1d Route ============
[05/07 01:32:28   4482s] (I)      Usage: 531907 = (312813 H, 219094 V) = (22.38% H, 7.57% V) = (5.230e+05um H, 3.663e+05um V)
[05/07 01:32:28   4482s] (I)      
[05/07 01:32:28   4482s] (I)      ============  Phase 1e Route ============
[05/07 01:32:28   4482s] (I)      Usage: 531907 = (312813 H, 219094 V) = (22.38% H, 7.57% V) = (5.230e+05um H, 3.663e+05um V)
[05/07 01:32:28   4482s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.02% V. EstWL: 8.893485e+05um
[05/07 01:32:28   4482s] (I)      
[05/07 01:32:28   4482s] (I)      ============  Phase 1l Route ============
[05/07 01:32:28   4484s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/07 01:32:28   4484s] (I)      Layer  2:    1346626    172217       275      905861     1390279    (39.45%) 
[05/07 01:32:28   4484s] (I)      Layer  3:     675450    220784      1898      458183      691163    (39.86%) 
[05/07 01:32:28   4484s] (I)      Layer  4:     662413     88323        36      454872      693198    (39.62%) 
[05/07 01:32:28   4484s] (I)      Layer  5:     324504     83736       435      225712      348961    (39.28%) 
[05/07 01:32:28   4484s] (I)      Layer  6:     553483     27587        59           0      574035    ( 0.00%) 
[05/07 01:32:28   4484s] (I)      Layer  7:     256189     36690       372       15979      271358    ( 5.56%) 
[05/07 01:32:28   4484s] (I)      Layer  8:     261859      2354         0       23419      263598    ( 8.16%) 
[05/07 01:32:28   4484s] (I)      Layer  9:     143228      3441         0       45199       98469    (31.46%) 
[05/07 01:32:28   4484s] (I)      Layer 10:      71355         0         0       47226       24528    (65.82%) 
[05/07 01:32:28   4484s] (I)      Total:       4295107    635132      3075     2176449     4355588    (33.32%) 
[05/07 01:32:28   4484s] (I)      
[05/07 01:32:28   4484s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 01:32:28   4484s] [NR-eGR]                        OverCon           OverCon            
[05/07 01:32:28   4484s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/07 01:32:28   4484s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/07 01:32:28   4484s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:32:28   4484s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:32:28   4484s] [NR-eGR]      M2 ( 2)       166( 0.13%)        16( 0.01%)   ( 0.14%) 
[05/07 01:32:28   4484s] [NR-eGR]      M3 ( 3)      1439( 1.15%)        60( 0.05%)   ( 1.19%) 
[05/07 01:32:28   4484s] [NR-eGR]      M4 ( 4)        34( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/07 01:32:28   4484s] [NR-eGR]      M5 ( 5)       412( 0.32%)         3( 0.00%)   ( 0.33%) 
[05/07 01:32:28   4484s] [NR-eGR]      M6 ( 6)        46( 0.02%)         1( 0.00%)   ( 0.02%) 
[05/07 01:32:28   4484s] [NR-eGR]      M7 ( 7)       300( 0.15%)         4( 0.00%)   ( 0.15%) 
[05/07 01:32:28   4484s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:32:28   4484s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:32:28   4484s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 01:32:28   4484s] [NR-eGR] ---------------------------------------------------------------
[05/07 01:32:28   4484s] [NR-eGR]        Total      2397( 0.18%)        84( 0.01%)   ( 0.19%) 
[05/07 01:32:28   4484s] [NR-eGR] 
[05/07 01:32:28   4484s] (I)      Finished Global Routing ( CPU: 4.57 sec, Real: 1.57 sec, Curr Mem: 5.37 MB )
[05/07 01:32:28   4484s] (I)      Updating congestion map
[05/07 01:32:28   4484s] (I)      total 2D Cap : 4312952 = (1405173 H, 2907779 V)
[05/07 01:32:28   4484s] [NR-eGR] Overflow after Early Global Route 0.15% H + 0.00% V
[05/07 01:32:28   4484s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.40 sec, Real: 2.39 sec, Curr Mem: 5.35 MB )
[05/07 01:32:28   4484s] [NR-eGR] Finished Early Global Route ( CPU: 5.42 sec, Real: 2.42 sec, Curr Mem: 5.32 MB )
[05/07 01:32:28   4484s] (I)      ========================================== Runtime Summary ===========================================
[05/07 01:32:28   4484s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/07 01:32:28   4484s] (I)      ------------------------------------------------------------------------------------------------------
[05/07 01:32:28   4484s] (I)       Early Global Route                             100.00%  1349.24 sec  1351.65 sec  2.42 sec  5.42 sec 
[05/07 01:32:28   4484s] (I)       +-Early Global Route kernel                     99.01%  1349.24 sec  1351.64 sec  2.39 sec  5.40 sec 
[05/07 01:32:28   4484s] (I)       | +-Import and model                            30.48%  1349.25 sec  1349.99 sec  0.74 sec  0.77 sec 
[05/07 01:32:28   4484s] (I)       | | +-Create place DB                           10.21%  1349.25 sec  1349.50 sec  0.25 sec  0.25 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Import place data                       10.19%  1349.25 sec  1349.50 sec  0.25 sec  0.25 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Read instances and placement           2.27%  1349.25 sec  1349.31 sec  0.05 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Read nets                              7.69%  1349.31 sec  1349.50 sec  0.19 sec  0.18 sec 
[05/07 01:32:28   4484s] (I)       | | +-Create route DB                           18.10%  1349.50 sec  1349.94 sec  0.44 sec  0.47 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Import route data (8T)                  18.06%  1349.50 sec  1349.94 sec  0.44 sec  0.47 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Read blockages ( Layer 2-10 )          2.03%  1349.54 sec  1349.58 sec  0.05 sec  0.07 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read routing blockages               0.00%  1349.54 sec  1349.54 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read instance blockages              0.65%  1349.54 sec  1349.55 sec  0.02 sec  0.02 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read PG blockages                    1.17%  1349.55 sec  1349.58 sec  0.03 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)       | | | | | | +-Allocate memory for PG via list    0.26%  1349.55 sec  1349.56 sec  0.01 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read clock blockages                 0.00%  1349.58 sec  1349.58 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read other blockages                 0.00%  1349.58 sec  1349.58 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read halo blockages                  0.06%  1349.58 sec  1349.58 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1349.58 sec  1349.58 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Read blackboxes                        0.00%  1349.58 sec  1349.58 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Read prerouted                         8.76%  1349.59 sec  1349.80 sec  0.21 sec  0.21 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Read nets                              1.15%  1349.80 sec  1349.83 sec  0.03 sec  0.03 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Set up via pillars                     0.06%  1349.84 sec  1349.84 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Initialize 3D grid graph               0.44%  1349.84 sec  1349.85 sec  0.01 sec  0.01 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Model blockage capacity                3.48%  1349.85 sec  1349.94 sec  0.08 sec  0.09 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Initialize 3D capacity               3.11%  1349.85 sec  1349.93 sec  0.08 sec  0.07 sec 
[05/07 01:32:28   4484s] (I)       | | +-Read aux data                              0.00%  1349.94 sec  1349.94 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | +-Others data preparation                    0.00%  1349.94 sec  1349.94 sec  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)       | | +-Create route kernel                        1.58%  1349.94 sec  1349.98 sec  0.04 sec  0.03 sec 
[05/07 01:32:28   4484s] (I)       | +-Global Routing                              65.04%  1349.99 sec  1351.57 sec  1.57 sec  4.57 sec 
[05/07 01:32:28   4484s] (I)       | | +-Initialization                             0.85%  1350.00 sec  1350.02 sec  0.02 sec  0.02 sec 
[05/07 01:32:28   4484s] (I)       | | +-Net group 1                               61.04%  1350.02 sec  1351.49 sec  1.47 sec  4.47 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Generate topology (8T)                   3.10%  1350.02 sec  1350.09 sec  0.07 sec  0.19 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Phase 1a                                14.68%  1350.21 sec  1350.56 sec  0.35 sec  1.29 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Pattern routing (8T)                  11.18%  1350.21 sec  1350.48 sec  0.27 sec  1.20 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.83%  1350.48 sec  1350.52 sec  0.04 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Add via demand to 2D                   1.42%  1350.52 sec  1350.56 sec  0.03 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Phase 1b                                 8.62%  1350.56 sec  1350.77 sec  0.21 sec  0.39 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Monotonic routing (8T)                 4.25%  1350.56 sec  1350.66 sec  0.10 sec  0.29 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Phase 1c                                 2.87%  1350.77 sec  1350.84 sec  0.07 sec  0.06 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Two level Routing                      2.86%  1350.77 sec  1350.84 sec  0.07 sec  0.06 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Two Level Routing (Regular)          2.32%  1350.77 sec  1350.83 sec  0.06 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Two Level Routing (Strong)           0.39%  1350.83 sec  1350.84 sec  0.01 sec  0.01 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Phase 1d                                11.37%  1350.84 sec  1351.11 sec  0.27 sec  1.14 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Detoured routing (8T)                 11.30%  1350.84 sec  1351.11 sec  0.27 sec  1.12 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Phase 1e                                 2.02%  1351.11 sec  1351.16 sec  0.05 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Route legalization                     1.91%  1351.12 sec  1351.16 sec  0.05 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)       | | | | | +-Legalize Blockage Violations         1.87%  1351.12 sec  1351.16 sec  0.05 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)       | | | +-Phase 1l                                13.51%  1351.17 sec  1351.49 sec  0.33 sec  1.23 sec 
[05/07 01:32:28   4484s] (I)       | | | | +-Layer assignment (8T)                 12.67%  1351.19 sec  1351.49 sec  0.31 sec  1.21 sec 
[05/07 01:32:28   4484s] (I)       | +-Export cong map                              2.84%  1351.57 sec  1351.64 sec  0.07 sec  0.06 sec 
[05/07 01:32:28   4484s] (I)       | | +-Export 2D cong map                         0.32%  1351.63 sec  1351.64 sec  0.01 sec  0.01 sec 
[05/07 01:32:28   4484s] (I)      ======================= Summary by functions ========================
[05/07 01:32:28   4484s] (I)       Lv  Step                                      %      Real       CPU 
[05/07 01:32:28   4484s] (I)      ---------------------------------------------------------------------
[05/07 01:32:28   4484s] (I)        0  Early Global Route                  100.00%  2.42 sec  5.42 sec 
[05/07 01:32:28   4484s] (I)        1  Early Global Route kernel            99.01%  2.39 sec  5.40 sec 
[05/07 01:32:28   4484s] (I)        2  Global Routing                       65.04%  1.57 sec  4.57 sec 
[05/07 01:32:28   4484s] (I)        2  Import and model                     30.48%  0.74 sec  0.77 sec 
[05/07 01:32:28   4484s] (I)        2  Export cong map                       2.84%  0.07 sec  0.06 sec 
[05/07 01:32:28   4484s] (I)        3  Net group 1                          61.04%  1.47 sec  4.47 sec 
[05/07 01:32:28   4484s] (I)        3  Create route DB                      18.10%  0.44 sec  0.47 sec 
[05/07 01:32:28   4484s] (I)        3  Create place DB                      10.21%  0.25 sec  0.25 sec 
[05/07 01:32:28   4484s] (I)        3  Create route kernel                   1.58%  0.04 sec  0.03 sec 
[05/07 01:32:28   4484s] (I)        3  Initialization                        0.85%  0.02 sec  0.02 sec 
[05/07 01:32:28   4484s] (I)        3  Export 2D cong map                    0.32%  0.01 sec  0.01 sec 
[05/07 01:32:28   4484s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        4  Import route data (8T)               18.06%  0.44 sec  0.47 sec 
[05/07 01:32:28   4484s] (I)        4  Phase 1a                             14.68%  0.35 sec  1.29 sec 
[05/07 01:32:28   4484s] (I)        4  Phase 1l                             13.51%  0.33 sec  1.23 sec 
[05/07 01:32:28   4484s] (I)        4  Phase 1d                             11.37%  0.27 sec  1.14 sec 
[05/07 01:32:28   4484s] (I)        4  Import place data                    10.19%  0.25 sec  0.25 sec 
[05/07 01:32:28   4484s] (I)        4  Phase 1b                              8.62%  0.21 sec  0.39 sec 
[05/07 01:32:28   4484s] (I)        4  Generate topology (8T)                3.10%  0.07 sec  0.19 sec 
[05/07 01:32:28   4484s] (I)        4  Phase 1c                              2.87%  0.07 sec  0.06 sec 
[05/07 01:32:28   4484s] (I)        4  Phase 1e                              2.02%  0.05 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)        5  Layer assignment (8T)                12.67%  0.31 sec  1.21 sec 
[05/07 01:32:28   4484s] (I)        5  Detoured routing (8T)                11.30%  0.27 sec  1.12 sec 
[05/07 01:32:28   4484s] (I)        5  Pattern routing (8T)                 11.18%  0.27 sec  1.20 sec 
[05/07 01:32:28   4484s] (I)        5  Read nets                             8.84%  0.21 sec  0.21 sec 
[05/07 01:32:28   4484s] (I)        5  Read prerouted                        8.76%  0.21 sec  0.21 sec 
[05/07 01:32:28   4484s] (I)        5  Monotonic routing (8T)                4.25%  0.10 sec  0.29 sec 
[05/07 01:32:28   4484s] (I)        5  Model blockage capacity               3.48%  0.08 sec  0.09 sec 
[05/07 01:32:28   4484s] (I)        5  Two level Routing                     2.86%  0.07 sec  0.06 sec 
[05/07 01:32:28   4484s] (I)        5  Read instances and placement          2.27%  0.05 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)        5  Read blockages ( Layer 2-10 )         2.03%  0.05 sec  0.07 sec 
[05/07 01:32:28   4484s] (I)        5  Route legalization                    1.91%  0.05 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)        5  Pattern Routing Avoiding Blockages    1.83%  0.04 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)        5  Add via demand to 2D                  1.42%  0.03 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)        5  Initialize 3D grid graph              0.44%  0.01 sec  0.01 sec 
[05/07 01:32:28   4484s] (I)        5  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        6  Initialize 3D capacity                3.11%  0.08 sec  0.07 sec 
[05/07 01:32:28   4484s] (I)        6  Two Level Routing (Regular)           2.32%  0.06 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)        6  Legalize Blockage Violations          1.87%  0.05 sec  0.04 sec 
[05/07 01:32:28   4484s] (I)        6  Read PG blockages                     1.17%  0.03 sec  0.05 sec 
[05/07 01:32:28   4484s] (I)        6  Read instance blockages               0.65%  0.02 sec  0.02 sec 
[05/07 01:32:28   4484s] (I)        6  Two Level Routing (Strong)            0.39%  0.01 sec  0.01 sec 
[05/07 01:32:28   4484s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/07 01:32:28   4484s] (I)        7  Allocate memory for PG via list       0.26%  0.01 sec  0.00 sec 
[05/07 01:32:28   4484s] Running post-eGR process
[05/07 01:32:28   4484s] OPERPROF: Starting HotSpotCal at level 1, MEM:5670.9M, EPOCH TIME: 1746606748.803608
[05/07 01:32:28   4484s] [hotspot] +------------+---------------+---------------+
[05/07 01:32:28   4484s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:32:28   4484s] [hotspot] +------------+---------------+---------------+
[05/07 01:32:28   4484s] [hotspot] | normalized |          0.52 |          0.52 |
[05/07 01:32:28   4484s] [hotspot] +------------+---------------+---------------+
[05/07 01:32:28   4484s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[05/07 01:32:28   4484s] [hotspot] max/total 0.52/0.52, big hotspot (>10) total 0.00
[05/07 01:32:28   4484s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] |  1  |   240.77   133.76   267.52   160.51 |        0.52   | I_RISC_CORE                   |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.024, MEM:5670.9M, EPOCH TIME: 1746606748.827224
[05/07 01:32:28   4484s] [hotspot] Hotspot report including placement blocked areas
[05/07 01:32:28   4484s] OPERPROF: Starting HotSpotCal at level 1, MEM:5670.9M, EPOCH TIME: 1746606748.827994
[05/07 01:32:28   4484s] [hotspot] +------------+---------------+---------------+
[05/07 01:32:28   4484s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 01:32:28   4484s] [hotspot] +------------+---------------+---------------+
[05/07 01:32:28   4484s] [hotspot] | normalized |          2.62 |          3.93 |
[05/07 01:32:28   4484s] [hotspot] +------------+---------------+---------------+
[05/07 01:32:28   4484s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.62, normalized total congestion hotspot area = 3.93 (area is in unit of 4 std-cell row bins)
[05/07 01:32:28   4484s] [hotspot] max/total 2.62/3.93, big hotspot (>10) total 2.62
[05/07 01:32:28   4484s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] |  1  |   575.17   414.66   601.92   441.41 |        1.05   | I_CONTEXT_MEM                 |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] |  2  |   601.92   414.66   628.67   441.41 |        1.05   | I_CONTEXT_MEM                 |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] |  3  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] |  4  |   240.77   133.76   267.52   160.51 |        0.52   | I_RISC_CORE                   |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] [hotspot] |  5  |   628.67   414.66   655.42   441.41 |        0.52   | I_CONTEXT_MEM                 |
[05/07 01:32:28   4484s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[05/07 01:32:28   4484s] Top 5 hotspots total area: 3.93
[05/07 01:32:28   4484s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.024, MEM:5670.9M, EPOCH TIME: 1746606748.852028
[05/07 01:32:29   4484s] Reported timing to dir ./timingReports
[05/07 01:32:29   4484s] **optDesign ... cpu = 0:02:52, real = 0:01:06, mem = 3867.1M, totSessionCpu=1:14:46 **
[05/07 01:32:29   4485s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:32:29   4485s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5382.8M, EPOCH TIME: 1746606749.576193
[05/07 01:32:29   4485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:29   4485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:29   4485s] 
[05/07 01:32:29   4485s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:29   4485s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:29   4485s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.135, MEM:5382.8M, EPOCH TIME: 1746606749.711469
[05/07 01:32:29   4485s] 
[05/07 01:32:29   4485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2418).
[05/07 01:32:29   4485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:29   4485s] 
[05/07 01:32:29   4485s] TimeStamp Deleting Cell Server Begin ...
[05/07 01:32:29   4485s] 
[05/07 01:32:29   4485s] TimeStamp Deleting Cell Server End ...
[05/07 01:32:32   4493s] Starting delay calculation for Hold views
[05/07 01:32:32   4493s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:32:32   4493s] #################################################################################
[05/07 01:32:32   4493s] # Design Stage: PreRoute
[05/07 01:32:32   4493s] # Design Name: ORCA_TOP
[05/07 01:32:32   4493s] # Design Mode: 28nm
[05/07 01:32:32   4493s] # Analysis Mode: MMMC OCV 
[05/07 01:32:32   4493s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:32:32   4493s] # Signoff Settings: SI Off 
[05/07 01:32:32   4493s] #################################################################################
[05/07 01:32:32   4494s] Topological Sorting (REAL = 0:00:00.0, MEM = 5403.1M, InitMEM = 5403.1M)
[05/07 01:32:32   4494s] Calculate late delays in OCV mode...
[05/07 01:32:32   4494s] Calculate early delays in OCV mode...
[05/07 01:32:32   4494s] Calculate late delays in OCV mode...
[05/07 01:32:32   4494s] Calculate early delays in OCV mode...
[05/07 01:32:32   4494s] Start delay calculation (fullDC) (8 T). (MEM=4041.79)
[05/07 01:32:32   4494s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/07 01:32:33   4494s] End AAE Lib Interpolated Model. (MEM=5423.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:32:35   4508s] Total number of fetched objects 48300
[05/07 01:32:35   4509s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:00.0)
[05/07 01:32:35   4509s] End delay calculation. (MEM=4089.08 CPU=0:00:10.9 REAL=0:00:02.0)
[05/07 01:32:35   4509s] End delay calculation (fullDC). (MEM=4089.08 CPU=0:00:15.2 REAL=0:00:03.0)
[05/07 01:32:35   4509s] *** CDM Built up (cpu=0:00:15.8  real=0:00:03.0  mem= 5823.6M) ***
[05/07 01:32:36   4516s] *** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:04.0 totSessionCpu=1:15:17 mem=6015.6M)
[05/07 01:32:40   4527s] Starting delay calculation for Setup views
[05/07 01:32:40   4527s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:32:40   4527s] #################################################################################
[05/07 01:32:40   4527s] # Design Stage: PreRoute
[05/07 01:32:40   4527s] # Design Name: ORCA_TOP
[05/07 01:32:40   4527s] # Design Mode: 28nm
[05/07 01:32:40   4527s] # Analysis Mode: MMMC OCV 
[05/07 01:32:40   4527s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:32:40   4527s] # Signoff Settings: SI Off 
[05/07 01:32:40   4527s] #################################################################################
[05/07 01:32:41   4527s] Topological Sorting (REAL = 0:00:01.0, MEM = 5486.2M, InitMEM = 5486.2M)
[05/07 01:32:41   4527s] Calculate early delays in OCV mode...
[05/07 01:32:41   4527s] Calculate late delays in OCV mode...
[05/07 01:32:41   4527s] Calculate early delays in OCV mode...
[05/07 01:32:41   4527s] Calculate late delays in OCV mode...
[05/07 01:32:41   4528s] Start delay calculation (fullDC) (8 T). (MEM=4098.77)
[05/07 01:32:41   4528s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/07 01:32:41   4528s] End AAE Lib Interpolated Model. (MEM=5506.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:32:43   4542s] Total number of fetched objects 48300
[05/07 01:32:43   4543s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:00.0)
[05/07 01:32:43   4543s] End delay calculation. (MEM=4137.5 CPU=0:00:11.5 REAL=0:00:01.0)
[05/07 01:32:43   4543s] End delay calculation (fullDC). (MEM=4137.5 CPU=0:00:15.9 REAL=0:00:02.0)
[05/07 01:32:43   4543s] *** CDM Built up (cpu=0:00:16.5  real=0:00:03.0  mem= 5901.6M) ***
[05/07 01:32:45   4550s] *** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:05.0 totSessionCpu=1:15:52 mem=6093.6M)
[05/07 01:32:50   4556s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold views included:
 func_best_scenario test_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.157  |  0.057  |  0.158  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.070  | -0.000  |  0.140  | -0.010  |  0.001  |  0.092  | -0.070  |
|           TNS (ns):| -0.268  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.231  |
|    Violating Paths:|   12    |    1    |    0    |    7    |    0    |    0    |    4    |
|          All Paths:|  10196  |  9930   |   27    |   126   |   110   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.181%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------

[05/07 01:32:50   4556s] *** Final Summary (holdfix) CPU=0:01:12, REAL=0:00:21.0, MEM=5627.8M
[05/07 01:32:50   4556s] Begin: Collecting metrics
[05/07 01:32:50   4556s] **INFO: Starting Blocking QThread with 8 CPU
[05/07 01:32:50   4556s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/07 01:32:50   4556s] Multi-CPU acceleration using 8 CPU(s).
[05/07 01:32:50      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.8M
[05/07 01:32:50      0s] Multithreaded Timing Analysis is initialized with 8 threads
[05/07 01:32:50      0s] 
[05/07 01:32:50      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4006.0M, current mem=3651.6M)
[05/07 01:32:50      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3682.9M, current mem=3652.3M)
[05/07 01:32:51      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), mem = 0.8M
[05/07 01:32:51      0s] 
[05/07 01:32:51      0s] =============================================================================================
[05/07 01:32:51      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.10-p003_1
[05/07 01:32:51      0s] =============================================================================================
[05/07 01:32:51      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:32:51      0s] ---------------------------------------------------------------------------------------------
[05/07 01:32:51      0s] [ MISC                   ]          0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/07 01:32:51      0s] ---------------------------------------------------------------------------------------------
[05/07 01:32:51      0s]  QThreadWorker #1 TOTAL             0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/07 01:32:51      0s] ---------------------------------------------------------------------------------------------
[05/07 01:32:51      0s] 

[05/07 01:32:51   4556s]  
_______________________________________________________________________
[05/07 01:32:51   4557s]  ---------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:32:51   4557s] | Snapshot        | WNS                | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/07 01:32:51   4557s] |                 | HEPG (ns) | ALL (ns)     |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/07 01:32:51   4557s] |-----------------+-----------+--------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[05/07 01:32:51   4557s] | initial_summary |    -0.338 | -0.338 |  -0 |       42.04 |            |              | 0:00:33  |        5630 |    0 |   0 |
[05/07 01:32:51   4557s] | hold_fixing     |           | -0.338 |  -0 |       42.29 |            |              | 0:00:12  |        5688 |      |     |
[05/07 01:32:51   4557s] | global_route    |           |        |     |             |            |              | 0:00:00  |        5688 |      |     |
[05/07 01:32:51   4557s] | final_summary   |    -0.338 | -0.338 |  -0 |       42.18 |       2.62 |         3.93 | 0:00:25  |        5628 |    0 |   0 |
[05/07 01:32:51   4557s]  ---------------------------------------------------------------------------------------------------------------------------- 
[05/07 01:32:51   4557s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=4080.7M, current mem=4080.7M)

[05/07 01:32:51   4557s] End: Collecting metrics
[05/07 01:32:51   4557s] **optDesign ... cpu = 0:04:05, real = 0:01:28, mem = 4080.7M, totSessionCpu=1:15:58 **
[05/07 01:32:51   4557s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 01:32:51   4557s] *** Finished optDesign ***
[05/07 01:32:52   4557s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:32:52   4557s] UM:*                                                                   final
[05/07 01:32:52   4557s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/07 01:32:52   4557s] UM:*                                                                   opt_design_postcts_hold
[05/07 01:32:52   4557s] Info: Summary of CRR changes:
[05/07 01:32:52   4557s]       - Timing transform commits:       0
[05/07 01:32:52   4557s] 
[05/07 01:32:52   4557s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:03:56 real=  0:01:25)
[05/07 01:32:52   4557s] Info: Destroy the CCOpt slew target map.
[05/07 01:32:52   4557s] 
[05/07 01:32:52   4557s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:32:52   4557s] Severity  ID               Count  Summary                                  
[05/07 01:32:52   4557s] WARNING   IMPMSMV-1810      2263  Net %s, driver %s (cell %s) voltage %g d...
[05/07 01:32:52   4557s] WARNING   IMPOPT-3668          2  There are %d nets with MSV violations, t...
[05/07 01:32:52   4557s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/07 01:32:52   4557s] *** Message Summary: 2266 warning(s), 0 error(s)
[05/07 01:32:52   4557s] 
[05/07 01:32:52   4557s] clean pInstBBox. size 0
[05/07 01:32:52   4558s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/07 01:32:52   4558s] Cell ORCA_TOP LLGs are deleted
[05/07 01:32:52   4558s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:52   4558s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:52   4558s] Info: pop threads available for lower-level modules during optimization.
[05/07 01:32:52   4558s] *** optDesign #1 [finish] () : cpu/real = 0:04:05.2/0:01:28.7 (2.8), totSession cpu/real = 1:15:59.1/0:29:22.9 (2.6), mem = 5434.4M
[05/07 01:32:52   4558s] 
[05/07 01:32:52   4558s] =============================================================================================
[05/07 01:32:52   4558s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/07 01:32:52   4558s] =============================================================================================
[05/07 01:32:52   4558s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:32:52   4558s] ---------------------------------------------------------------------------------------------
[05/07 01:32:52   4558s] [ InitOpt                ]      1   0:00:08.5  (   9.5 % )     0:00:08.5 /  0:00:15.6    1.8
[05/07 01:32:52   4558s] [ HoldOpt                ]      1   0:00:06.5  (   7.3 % )     0:00:12.8 /  0:00:32.2    2.5
[05/07 01:32:52   4558s] [ ViewPruning            ]     11   0:00:04.0  (   4.5 % )     0:00:05.8 /  0:00:16.9    2.9
[05/07 01:32:52   4558s] [ BuildHoldData          ]      1   0:00:10.3  (  11.6 % )     0:00:32.3 /  0:01:39.9    3.1
[05/07 01:32:52   4558s] [ OptSummaryReport       ]      5   0:00:06.2  (   7.0 % )     0:00:23.0 /  0:01:17.7    3.4
[05/07 01:32:52   4558s] [ MetricReport           ]      4   0:00:02.5  (   2.8 % )     0:00:02.5 /  0:00:01.4    0.6
[05/07 01:32:52   4558s] [ DrvReport              ]      2   0:00:04.7  (   5.3 % )     0:00:04.7 /  0:00:06.3    1.3
[05/07 01:32:52   4558s] [ SlackTraversorInit     ]      4   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/07 01:32:52   4558s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/07 01:32:52   4558s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.8    1.3
[05/07 01:32:52   4558s] [ ReportTranViolation    ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[05/07 01:32:52   4558s] [ ReportCapViolation     ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[05/07 01:32:52   4558s] [ RefinePlace            ]      1   0:00:05.0  (   5.6 % )     0:00:05.0 /  0:00:13.5    2.7
[05/07 01:32:52   4558s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.5
[05/07 01:32:52   4558s] [ EarlyGlobalRoute       ]      1   0:00:02.4  (   2.7 % )     0:00:02.4 /  0:00:05.4    2.2
[05/07 01:32:52   4558s] [ UpdateTimingGraph      ]     11   0:00:01.4  (   1.6 % )     0:00:26.5 /  0:01:46.7    4.0
[05/07 01:32:52   4558s] [ FullDelayCalc          ]      4   0:00:16.2  (  18.2 % )     0:00:16.2 /  0:01:08.0    4.2
[05/07 01:32:52   4558s] [ TimingUpdate           ]     30   0:00:11.9  (  13.4 % )     0:00:11.9 /  0:00:51.6    4.4
[05/07 01:32:52   4558s] [ TimingReport           ]      7   0:00:02.1  (   2.4 % )     0:00:02.1 /  0:00:07.1    3.4
[05/07 01:32:52   4558s] [ GenerateReports        ]      2   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:02.0    2.1
[05/07 01:32:52   4558s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 01:32:52   4558s] [ MISC                   ]          0:00:03.4  (   3.9 % )     0:00:03.4 /  0:00:04.6    1.4
[05/07 01:32:52   4558s] ---------------------------------------------------------------------------------------------
[05/07 01:32:52   4558s]  optDesign #1 TOTAL                 0:01:28.7  ( 100.0 % )     0:01:28.7 /  0:04:05.2    2.8
[05/07 01:32:52   4558s] ---------------------------------------------------------------------------------------------
[05/07 01:32:52   4558s] 
[05/07 01:32:52   4558s] <CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
[05/07 01:32:52   4558s] Updating ideal nets and annotations...
[05/07 01:32:52   4558s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/07 01:32:52   4558s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:32:52   4558s] No differences between SDC and CTS ideal net status found.
[05/07 01:32:52   4558s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/07 01:32:52   4558s] End AAE Lib Interpolated Model. (MEM=5434.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:32:52   4558s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.8 real=0:00:00.1)
[05/07 01:32:52   4558s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:32:52   4559s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:32:53   4559s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/07 01:32:53   4559s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:32:53   4559s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/07 01:32:53   4559s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:32:53   4559s] <CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
[05/07 01:32:53   4559s] Updating ideal nets and annotations...
[05/07 01:32:53   4560s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/07 01:32:53   4560s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 01:32:53   4560s] No differences between SDC and CTS ideal net status found.
[05/07 01:32:53   4560s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/07 01:32:53   4560s] End AAE Lib Interpolated Model. (MEM=5992.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:32:53   4560s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.7 real=0:00:00.1)
[05/07 01:32:53   4560s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/07 01:32:53   4560s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/07 01:32:53   4560s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/07 01:32:53   4561s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:32:53   4561s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/07 01:32:53   4561s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[05/07 01:32:53   4561s] Clock DAG hash : 2889032438986475301 13932309030105448128
[05/07 01:32:53   4561s] CTS services accumulated run-time stats :
[05/07 01:32:53   4561s]   delay calculator: calls=175059, total_wall_time=11.658s, mean_wall_time=0.067ms
[05/07 01:32:53   4561s]   legalizer: calls=386671, total_wall_time=3.511s, mean_wall_time=0.009ms
[05/07 01:32:53   4561s]   steiner router: calls=76653, total_wall_time=16.204s, mean_wall_time=0.211ms
[05/07 01:32:53   4561s] <CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/07 01:32:54   4561s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:32:54   4561s] *** timeDesign #2 [begin] () : totSession cpu/real = 1:16:02.6/0:29:24.4 (2.6), mem = 6011.7M
[05/07 01:32:54   4561s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5569.7M, EPOCH TIME: 1746606774.059647
[05/07 01:32:54   4561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:54   4561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:54   4561s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:5569.7M, EPOCH TIME: 1746606774.060097
[05/07 01:32:54   4561s] Start to check current routing status for nets...
[05/07 01:32:54   4562s] All nets are already routed correctly.
[05/07 01:32:54   4562s] End to check current routing status for nets (mem=5569.7M)
[05/07 01:32:54   4562s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:32:54   4562s] Cell ORCA_TOP LLGs are deleted
[05/07 01:32:54   4562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:54   4562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:54   4562s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5569.7M, EPOCH TIME: 1746606774.856468
[05/07 01:32:54   4562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:54   4562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:32:54   4562s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5569.7M, EPOCH TIME: 1746606774.857309
[05/07 01:32:54   4562s] Max number of tech site patterns supported in site array is 256.
[05/07 01:32:54   4562s] Core basic site is unit
[05/07 01:32:54   4562s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:32:54   4562s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:32:54   4562s] Fast DP-INIT is on for default
[05/07 01:32:54   4562s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:32:54   4562s] SiteArray: use 1,466,368 bytes
[05/07 01:32:54   4562s] SiteArray: current memory after site array memory allocation 5358.1M
[05/07 01:32:54   4562s] SiteArray: FP blocked sites are writable
[05/07 01:32:54   4562s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5358.1M, EPOCH TIME: 1746606774.955255
[05/07 01:32:54   4562s] Process 1344 wires and vias for routing blockage analysis
[05/07 01:32:54   4562s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.014, MEM:5358.1M, EPOCH TIME: 1746606774.969116
[05/07 01:32:55   4562s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:32:55   4562s] Atter site array init, number of instance map data is 0.
[05/07 01:32:55   4562s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.320, REAL:0.167, MEM:5358.1M, EPOCH TIME: 1746606775.023999
[05/07 01:32:55   4562s] 
[05/07 01:32:55   4562s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:32:55   4562s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:32:55   4562s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.380, REAL:0.227, MEM:5358.1M, EPOCH TIME: 1746606775.083773
[05/07 01:32:55   4562s] 
[05/07 01:32:55   4562s] Cell ORCA_TOP LLGs are deleted
[05/07 01:32:55   4562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2550).
[05/07 01:32:55   4562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:03   4581s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.157  |  0.057  |  0.158  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.338  |  0.663  | -0.338  |  0.414  |  0.057  |  0.158  | 14.124  |
|                    | -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|                    |  3820   |  3642   |   11    |   56    |   115   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.044  |  0.044  |  0.607  |  0.157  |  0.057  |  0.612  |  0.888  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  6843   |  6600   |   16    |   110   |   110   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.181%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------

[05/07 01:33:03   4581s] Reported timing to dir ../reports/ORCA_TOP.innovus
[05/07 01:33:03   4581s] Total CPU time: 19.64 sec
[05/07 01:33:03   4581s] Total Real time: 10.0 sec
[05/07 01:33:03   4581s] Total Memory Usage: 5551.566406 Mbytes
[05/07 01:33:03   4581s] Info: pop threads available for lower-level modules during optimization.
[05/07 01:33:03   4581s] *** timeDesign #2 [finish] () : cpu/real = 0:00:19.5/0:00:09.2 (2.1), totSession cpu/real = 1:16:22.1/0:29:33.5 (2.6), mem = 5551.6M
[05/07 01:33:03   4581s] 
[05/07 01:33:03   4581s] =============================================================================================
[05/07 01:33:03   4581s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/07 01:33:03   4581s] =============================================================================================
[05/07 01:33:03   4581s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:33:03   4581s] ---------------------------------------------------------------------------------------------
[05/07 01:33:03   4581s] [ OptSummaryReport       ]      1   0:00:00.6  (   6.3 % )     0:00:08.5 /  0:00:18.9    2.2
[05/07 01:33:03   4581s] [ DrvReport              ]      1   0:00:04.0  (  43.3 % )     0:00:04.0 /  0:00:04.4    1.1
[05/07 01:33:03   4581s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:08.3    4.4
[05/07 01:33:03   4581s] [ TimingUpdate           ]      1   0:00:01.9  (  20.5 % )     0:00:01.9 /  0:00:08.3    4.4
[05/07 01:33:03   4581s] [ TimingReport           ]      1   0:00:00.8  (   8.8 % )     0:00:00.8 /  0:00:02.6    3.2
[05/07 01:33:03   4581s] [ GenerateReports        ]      1   0:00:01.3  (  14.3 % )     0:00:01.3 /  0:00:02.9    2.2
[05/07 01:33:03   4581s] [ MISC                   ]          0:00:00.6  (   6.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/07 01:33:03   4581s] ---------------------------------------------------------------------------------------------
[05/07 01:33:03   4581s]  timeDesign #2 TOTAL                0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:19.5    2.1
[05/07 01:33:03   4581s] ---------------------------------------------------------------------------------------------
[05/07 01:33:03   4581s] 
[05/07 01:33:03   4581s] <CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/07 01:33:03   4581s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:33:03   4581s] *** timeDesign #3 [begin] () : totSession cpu/real = 1:16:22.3/0:29:33.8 (2.6), mem = 5551.6M
[05/07 01:33:04   4582s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5230.6M, EPOCH TIME: 1746606784.209020
[05/07 01:33:04   4582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:04   4582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:04   4582s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:5230.6M, EPOCH TIME: 1746606784.209669
[05/07 01:33:04   4582s] Start to check current routing status for nets...
[05/07 01:33:04   4582s] All nets are already routed correctly.
[05/07 01:33:04   4582s] End to check current routing status for nets (mem=5230.6M)
[05/07 01:33:04   4582s] **WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[05/07 01:33:04   4582s] Cell ORCA_TOP LLGs are deleted
[05/07 01:33:04   4582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:04   4582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:04   4582s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5230.6M, EPOCH TIME: 1746606784.952668
[05/07 01:33:04   4582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:04   4582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:04   4582s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5230.6M, EPOCH TIME: 1746606784.953255
[05/07 01:33:04   4582s] Max number of tech site patterns supported in site array is 256.
[05/07 01:33:04   4582s] Core basic site is unit
[05/07 01:33:05   4582s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:33:05   4582s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/07 01:33:05   4582s] Fast DP-INIT is on for default
[05/07 01:33:05   4583s] SiteArray: non-trimmed site array dimensions = 104 x 2697
[05/07 01:33:05   4583s] SiteArray: use 1,466,368 bytes
[05/07 01:33:05   4583s] SiteArray: current memory after site array memory allocation 5232.0M
[05/07 01:33:05   4583s] SiteArray: FP blocked sites are writable
[05/07 01:33:05   4583s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5232.0M, EPOCH TIME: 1746606785.066021
[05/07 01:33:05   4583s] Process 1344 wires and vias for routing blockage analysis
[05/07 01:33:05   4583s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.030, REAL:0.019, MEM:5232.0M, EPOCH TIME: 1746606785.085238
[05/07 01:33:05   4583s] SiteArray: number of non floorplan blocked sites for llg PD_RISC_CORE is 280488
[05/07 01:33:05   4583s] Atter site array init, number of instance map data is 0.
[05/07 01:33:05   4583s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.350, REAL:0.208, MEM:5232.0M, EPOCH TIME: 1746606785.160794
[05/07 01:33:05   4583s] 
[05/07 01:33:05   4583s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:33:05   4583s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:33:05   4583s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.420, REAL:0.282, MEM:5232.0M, EPOCH TIME: 1746606785.234729
[05/07 01:33:05   4583s] 
[05/07 01:33:05   4583s] Cell ORCA_TOP LLGs are deleted
[05/07 01:33:05   4583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2550).
[05/07 01:33:05   4583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:05   4583s] OPTC: user 20.0
[05/07 01:33:05   4583s] Starting delay calculation for Hold views
[05/07 01:33:05   4583s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/07 01:33:05   4583s] #################################################################################
[05/07 01:33:05   4583s] # Design Stage: PreRoute
[05/07 01:33:05   4583s] # Design Name: ORCA_TOP
[05/07 01:33:05   4583s] # Design Mode: 28nm
[05/07 01:33:05   4583s] # Analysis Mode: MMMC OCV 
[05/07 01:33:05   4583s] # Parasitics Mode: No SPEF/RCDB 
[05/07 01:33:05   4583s] # Signoff Settings: SI Off 
[05/07 01:33:05   4583s] #################################################################################
[05/07 01:33:06   4588s] Topological Sorting (REAL = 0:00:00.0, MEM = 5306.8M, InitMEM = 5306.8M)
[05/07 01:33:07   4591s] Calculate late delays in OCV mode...
[05/07 01:33:07   4591s] Calculate early delays in OCV mode...
[05/07 01:33:07   4591s] Calculate late delays in OCV mode...
[05/07 01:33:07   4591s] Calculate early delays in OCV mode...
[05/07 01:33:07   4591s] Start delay calculation (fullDC) (8 T). (MEM=3938.03)
[05/07 01:33:07   4591s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/07 01:33:08   4591s] End AAE Lib Interpolated Model. (MEM=5331.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 01:33:10   4606s] Total number of fetched objects 48300
[05/07 01:33:10   4607s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[05/07 01:33:10   4607s] End delay calculation. (MEM=3991.3 CPU=0:00:11.4 REAL=0:00:01.0)
[05/07 01:33:10   4607s] End delay calculation (fullDC). (MEM=3991.3 CPU=0:00:15.9 REAL=0:00:03.0)
[05/07 01:33:10   4607s] *** CDM Built up (cpu=0:00:23.8  real=0:00:05.0  mem= 5768.5M) ***
[05/07 01:33:12   4613s] *** Done Building Timing Graph (cpu=0:00:30.3 real=0:00:07.0 totSessionCpu=1:16:55 mem=5952.5M)
[05/07 01:33:14   4618s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.070  | -0.000  |  0.140  | -0.010  |  0.001  |  0.092  | -0.070  |
|           TNS (ns):| -0.268  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.231  |
|    Violating Paths:|   12    |    1    |    0    |    7    |    0    |    0    |    4    |
|          All Paths:|  10196  |  9930   |   27    |   126   |   110   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.007  |  1.444  |  0.003  |  0.001  |  0.092  |  0.008  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3803   |  3642   |   11    |   44    |   110   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.070  | -0.000  |  0.140  | -0.010  |  0.001  |  0.092  | -0.070  |
|                    | -0.268  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.231  |
|                    |   12    |    1    |    0    |    7    |    0    |    0    |    4    |
|                    |  6866   |  6623   |   16    |   110   |   110   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.181%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------

[05/07 01:33:14   4619s] Reported timing to dir ../reports/ORCA_TOP.innovus
[05/07 01:33:14   4619s] Total CPU time: 38.25 sec
[05/07 01:33:14   4619s] Total Real time: 11.0 sec
[05/07 01:33:14   4619s] Total Memory Usage: 5205.359375 Mbytes
[05/07 01:33:14   4619s] *** timeDesign #3 [finish] () : cpu/real = 0:00:38.1/0:00:11.4 (3.3), totSession cpu/real = 1:17:00.4/0:29:45.2 (2.6), mem = 5205.4M
[05/07 01:33:14   4619s] 
[05/07 01:33:14   4619s] =============================================================================================
[05/07 01:33:14   4619s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/07 01:33:14   4619s] =============================================================================================
[05/07 01:33:14   4619s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 01:33:14   4619s] ---------------------------------------------------------------------------------------------
[05/07 01:33:14   4619s] [ OptSummaryReport       ]      1   0:00:00.6  (   5.2 % )     0:00:09.3 /  0:00:36.0    3.9
[05/07 01:33:14   4619s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   4.1 % )     0:00:06.8 /  0:00:30.3    4.5
[05/07 01:33:14   4619s] [ FullDelayCalc          ]      1   0:00:05.1  (  44.6 % )     0:00:05.1 /  0:00:23.8    4.7
[05/07 01:33:14   4619s] [ TimingUpdate           ]      1   0:00:01.2  (  10.9 % )     0:00:01.2 /  0:00:06.1    4.9
[05/07 01:33:14   4619s] [ TimingReport           ]      1   0:00:00.8  (   7.4 % )     0:00:00.8 /  0:00:02.5    3.0
[05/07 01:33:14   4619s] [ GenerateReports        ]      1   0:00:01.1  (   9.8 % )     0:00:01.1 /  0:00:02.5    2.2
[05/07 01:33:14   4619s] [ MISC                   ]          0:00:02.1  (  18.1 % )     0:00:02.1 /  0:00:02.0    1.0
[05/07 01:33:14   4619s] ---------------------------------------------------------------------------------------------
[05/07 01:33:14   4619s]  timeDesign #3 TOTAL                0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:38.1    3.3
[05/07 01:33:14   4619s] ---------------------------------------------------------------------------------------------
[05/07 01:33:14   4619s] 
[05/07 01:33:14   4619s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.postcts.density.rpt { reportDensityMap }
[05/07 01:33:15   4621s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.postcts.summary.rpt
[05/07 01:33:15   4621s] Start to collect the design information.
[05/07 01:33:15   4621s] Build netlist information for Cell ORCA_TOP.
[05/07 01:33:15   4621s] Finished collecting the design information.
[05/07 01:33:15   4621s] Generating macro cells used in the design report.
[05/07 01:33:15   4621s] Generating standard cells used in the design report.
[05/07 01:33:15   4621s] Analyze library ... 
[05/07 01:33:15   4621s] Analyze netlist ... 
[05/07 01:33:15   4621s] Generate no-driven nets information report.
[05/07 01:33:15   4621s] Analyze timing ... 
[05/07 01:33:15   4621s] Analyze floorplan/placement ... 
[05/07 01:33:15   4621s] Disable fast DP-INIT: start main density report
[05/07 01:33:15   4621s] Cell ORCA_TOP LLGs are deleted
[05/07 01:33:15   4621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:15   4621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:16   4621s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5218.1M, EPOCH TIME: 1746606796.014954
[05/07 01:33:16   4621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:16   4621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:16   4621s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5218.1M, EPOCH TIME: 1746606796.015818
[05/07 01:33:16   4621s] Max number of tech site patterns supported in site array is 256.
[05/07 01:33:16   4621s] Core basic site is unit
[05/07 01:33:16   4621s] After signature check, allow fast init is true, keep pre-filter is true.
[05/07 01:33:16   4621s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 01:33:16   4621s] SiteArray: non-trimmed site array dimensions = 355 x 6464
[05/07 01:33:16   4621s] SiteArray: use 11,816,960 bytes
[05/07 01:33:16   4621s] SiteArray: current memory after site array memory allocation 5229.4M
[05/07 01:33:16   4621s] SiteArray: FP blocked sites are writable
[05/07 01:33:16   4621s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5229.4M, EPOCH TIME: 1746606796.105087
[05/07 01:33:16   4622s] Process 71440 wires and vias for routing blockage analysis
[05/07 01:33:16   4622s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.230, REAL:0.041, MEM:5229.4M, EPOCH TIME: 1746606796.146018
[05/07 01:33:16   4622s] SiteArray: number of non floorplan blocked sites for llg default is 2286356
[05/07 01:33:16   4622s] Atter site array init, number of instance map data is 0.
[05/07 01:33:16   4622s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.520, REAL:0.214, MEM:5229.4M, EPOCH TIME: 1746606796.229936
[05/07 01:33:16   4622s] 
[05/07 01:33:16   4622s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/07 01:33:16   4622s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[05/07 01:33:16   4622s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.580, REAL:0.277, MEM:5229.4M, EPOCH TIME: 1746606796.292114
[05/07 01:33:16   4622s] Cell ORCA_TOP LLGs are deleted
[05/07 01:33:16   4622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2444).
[05/07 01:33:16   4622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 01:33:16   4622s] Disable fast DP-INIT: end main density report
[05/07 01:33:16   4622s] Analysis Routing ...
[05/07 01:33:16   4622s] Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt
[05/07 01:33:16   4622s] <CMD> saveDesign ORCA_TOP_postcts.innovus
[05/07 01:33:16   4622s] #% Begin save design ... (date=05/07 01:33:16, mem=3793.0M)
[05/07 01:33:16   4622s] INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_postcts.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_postcts.innovus.dat' after the old db was deleted.
[05/07 01:33:16   4622s] % Begin Save ccopt configuration ... (date=05/07 01:33:16, mem=3793.0M)
[05/07 01:33:17   4622s] % End Save ccopt configuration ... (date=05/07 01:33:16, total cpu=0:00:00.3, real=0:00:01.0, peak res=3793.4M, current mem=3793.4M)
[05/07 01:33:17   4622s] % Begin Save netlist data ... (date=05/07 01:33:17, mem=3793.4M)
[05/07 01:33:17   4622s] Writing Binary DB to ORCA_TOP_postcts.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
[05/07 01:33:17   4623s] % End Save netlist data ... (date=05/07 01:33:17, total cpu=0:00:00.4, real=0:00:00.0, peak res=3793.4M, current mem=3793.4M)
[05/07 01:33:17   4623s] Saving symbol-table file in separate thread ...
[05/07 01:33:17   4623s] Saving congestion map file in separate thread ...
[05/07 01:33:17   4623s] Saving congestion map file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/07 01:33:17   4623s] % Begin Save AAE data ... (date=05/07 01:33:17, mem=3794.2M)
[05/07 01:33:17   4623s] Saving AAE Data ...
[05/07 01:33:17   4623s] % End Save AAE data ... (date=05/07 01:33:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=3794.2M, current mem=3793.5M)
[05/07 01:33:19   4625s] Saving preference file ORCA_TOP_postcts.innovus.dat.tmp/gui.pref.tcl ...
[05/07 01:33:20   4626s] Saving mode setting ...
[05/07 01:33:20   4626s] Saving global file ...
[05/07 01:33:20   4626s] *info - save blackBox cells to lef file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.bbox.lef
[05/07 01:33:20   4626s] Saving Drc markers ...
[05/07 01:33:20   4626s] ... No Drc file written since there is no markers found.
[05/07 01:33:20   4626s] Saving SCANDEF file ...
[05/07 01:33:20   4626s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 01:33:20   4626s] 
[05/07 01:33:20   4626s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/07 01:33:20   4626s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/07 01:33:20   4626s] Summary for sequential cells identification: 
[05/07 01:33:20   4626s]   Identified SBFF number: 126
[05/07 01:33:20   4626s]   Identified MBFF number: 0
[05/07 01:33:20   4626s]   Identified SB Latch number: 36
[05/07 01:33:20   4626s]   Identified MB Latch number: 0
[05/07 01:33:20   4626s]   Not identified SBFF number: 180
[05/07 01:33:20   4626s]   Not identified MBFF number: 0
[05/07 01:33:20   4626s]   Not identified SB Latch number: 0
[05/07 01:33:20   4626s]   Not identified MB Latch number: 0
[05/07 01:33:20   4626s]   Number of sequential cells which are not FFs: 42
[05/07 01:33:20   4626s]  Visiting view : test_worst_scenario
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]  Visiting view : func_worst_scenario
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]  Visiting view : test_best_scenario
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]  Visiting view : func_best_scenario
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:33:20   4626s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/07 01:33:20   4626s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/07 01:33:20   4626s] TLC MultiMap info (StdDelay):
[05/07 01:33:20   4626s]   : best_corner + best_libs + 0 + no RcCorner := 4.9ps
[05/07 01:33:20   4626s]   : best_corner + best_libs + 0 + cmin := 5ps
[05/07 01:33:20   4626s]   : worst_corner + worst_libs + 0 + cmax := 18.4ps
[05/07 01:33:20   4626s]   : worst_corner + worst_libs_vddh + 0 + no RcCorner := 10.7ps
[05/07 01:33:20   4626s]   : worst_corner + worst_libs + 0 + no RcCorner := 17.6ps
[05/07 01:33:20   4626s]   : worst_corner + worst_libs_vddh + 0 + cmax := 11ps
[05/07 01:33:20   4626s]  Setting StdDelay to: 11ps
[05/07 01:33:20   4626s] 
[05/07 01:33:20   4626s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 01:33:20   4626s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:33:20   4626s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/07 01:33:20   4626s] Type 'man IMPSC-1001' for more detail.
[05/07 01:33:20   4626s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/07 01:33:20   4626s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/07 01:33:20   4626s] Type 'man IMPSC-1001' for more detail.
[05/07 01:33:20   4626s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[05/07 01:33:20   4626s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/07 01:33:20   4626s] Start applying DEF ordered sections ...
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/07 01:33:21   4626s] Type 'man IMPSC-1138' for more detail.
[05/07 01:33:21   4626s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/07 01:33:21   4626s] To increase the message display limit, refer to the product command reference manual.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/07 01:33:21   4626s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/07 01:33:21   4626s] *** Scan Sanity Check Summary:
[05/07 01:33:21   4626s] *** 3 scan chains passed sanity check.
[05/07 01:33:21   4626s] Saving special route data file in separate thread ...
[05/07 01:33:21   4626s] Saving PG file in separate thread ...
[05/07 01:33:21   4626s] Saving placement file in separate thread ...
[05/07 01:33:21   4626s] Saving route file in separate thread ...
[05/07 01:33:21   4626s] Saving property file in separate thread ...
[05/07 01:33:21   4626s] Saving PG file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May  7 01:33:21 2025)
[05/07 01:33:21   4626s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/07 01:33:21   4626s] Saving property file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.prop
[05/07 01:33:21   4626s] Save Adaptive View Pruning View Names to Binary file
[05/07 01:33:21   4626s] func_worst_scenario
[05/07 01:33:21   4627s] *** Completed savePlace (cpu=0:00:00.5 real=0:00:00.0 mem=5507.9M) ***
[05/07 01:33:21   4627s] *** Completed saveProperty (cpu=0:00:00.5 real=0:00:00.0 mem=5507.9M) ***
[05/07 01:33:21   4627s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:33:21   4627s] *** Completed savePGFile (cpu=0:00:00.7 real=0:00:00.0 mem=5499.9M) ***
[05/07 01:33:21   4627s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:33:21   4627s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:33:22   4627s] *** Completed saveRoute (cpu=0:00:01.2 real=0:00:01.0 mem=5483.9M) ***
[05/07 01:33:22   4627s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/07 01:33:22   4627s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:33:22   4628s] #Saving pin access data to file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.apa ...
[05/07 01:33:23   4628s] #
[05/07 01:33:23   4628s] Saving rc congestion map ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
[05/07 01:33:23   4628s] Saving power intent database ...
[05/07 01:33:23   4628s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:33:23   4628s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/07 01:33:23   4628s] % Begin Save power constraints data ... (date=05/07 01:33:23, mem=3816.6M)
[05/07 01:33:24   4628s] % End Save power constraints data ... (date=05/07 01:33:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=3816.6M, current mem=3816.6M)
[05/07 01:33:27   4629s] Generated self-contained design ORCA_TOP_postcts.innovus.dat.tmp
[05/07 01:33:29   4631s] #% End save design ... (date=05/07 01:33:29, total cpu=0:00:08.7, real=0:00:13.0, peak res=3817.6M, current mem=3817.6M)
[05/07 01:33:29   4631s] 
[05/07 01:33:29   4631s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:33:29   4631s] Severity  ID               Count  Summary                                  
[05/07 01:33:29   4631s] WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
[05/07 01:33:29   4631s] WARNING   IMPSC-1138         132  In scan chain "%s" DEF ordered section, ...
[05/07 01:33:29   4631s] WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
[05/07 01:33:29   4631s] WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
[05/07 01:33:29   4631s] WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
[05/07 01:33:29   4631s] *** Message Summary: 139 warning(s), 0 error(s)
[05/07 01:33:29   4631s] 
[05/07 01:33:41   4635s] <CMD> fit
[05/07 01:33:44   4636s] <CMD> setLayerPreference violation -isVisible 0
[05/07 01:33:47   4637s] <CMD> setLayerPreference node_layer -isVisible 0
[05/07 01:33:51   4638s] <CMD> setLayerPreference node_blockage -isVisible 1
[05/07 01:33:51   4638s] <CMD> setLayerPreference node_blockage -isVisible 0
[05/07 01:34:02   4640s] <CMD> ctd_win -side none -id ctd_window
[05/07 01:35:48   4656s] <CMD> get_ccopt_clock_tree_cells
[05/07 01:36:02   4658s] ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
[05/07 01:36:05   4658s] ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
[05/07 01:36:31   4661s] <CMD> get_ccopt_clock_trees top_buffer_cells
[05/07 01:39:20   4679s] invalid command name "historu"
[05/07 01:41:36   4701s] <CMD> selectInst CTS_cfh_inv_00001
[05/07 01:41:36   4701s] <CMD> zoomSelected
[05/07 01:41:41   4702s] <CMD> deselectInst CTS_cfh_inv_00001
[05/07 01:41:42   4702s] <CMD> selectObject Net CTS_39
[05/07 01:41:42   4702s] <CMD> zoomSelected
[05/07 01:41:46   4703s] <CMD> deselectObject Net CTS_39
[05/07 01:41:49   4704s] <CMD> selectInst HJ_flex_HTREE_7
[05/07 01:41:49   4704s] <CMD> zoomSelected
[05/07 01:41:53   4705s] <CMD> deselectInst HJ_flex_HTREE_7
[05/07 01:42:07   4707s] 
[05/07 01:42:07   4707s] *** Memory Usage v#2 (Current mem = 5581.629M, initial mem = 820.664M) ***
[05/07 01:42:07   4707s] 
[05/07 01:42:07   4707s] *** Summary of all messages that are not suppressed in this session:
[05/07 01:42:07   4707s] Severity  ID               Count  Summary                                  
[05/07 01:42:07   4707s] WARNING   IMPDF-141          160  Linking %s blockage with component '%s' ...
[05/07 01:42:07   4707s] WARNING   IMPDF-247           24  Net '%s' specified in Pin '%s' is incons...
[05/07 01:42:07   4707s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/07 01:42:07   4707s] WARNING   IMPMSMV-1810     10255  Net %s, driver %s (cell %s) voltage %g d...
[05/07 01:42:07   4707s] WARNING   IMPMSMV-4010         1  The '%s' parameter of the '%s' command i...
[05/07 01:42:07   4707s] ERROR     IMPTS-423           72  No library found for instance '%s', cell...
[05/07 01:42:07   4707s] ERROR     IMPTS-424            1   Missing library for some instance found...
[05/07 01:42:07   4707s] WARNING   IMPEXT-6191          8  Using a captable file is not recommended...
[05/07 01:42:07   4707s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/07 01:42:07   4707s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[05/07 01:42:07   4707s] WARNING   IMPEXT-6140       5172  The RC table is not interpolated for wir...
[05/07 01:42:07   4707s] WARNING   IMPPP-531           15  ViaGen Warning: Due to %s rule violation...
[05/07 01:42:07   4707s] WARNING   IMPPP-532          554  ViaGen Warning: The top layer and bottom...
[05/07 01:42:07   4707s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/07 01:42:07   4707s] WARNING   IMPPP-610            5  The power planner failed to find a match...
[05/07 01:42:07   4707s] WARNING   IMPPP-612           25  The intersection area is insufficient to...
[05/07 01:42:07   4707s] WARNING   IMPPP-4500          11  Extended number of geometries exist arou...
[05/07 01:42:07   4707s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[05/07 01:42:07   4707s] WARNING   IMPPP-220            1  The power planner does not create core r...
[05/07 01:42:07   4707s] WARNING   IMPSR-481          120  Row/Power/Ground pin overlap with a bloc...
[05/07 01:42:07   4707s] WARNING   IMPSR-1256           3  Unable to find any CORE class pad pin of...
[05/07 01:42:07   4707s] WARNING   IMPSR-2031           1  For net %s, no suitable cell can be take...
[05/07 01:42:07   4707s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[05/07 01:42:07   4707s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/07 01:42:07   4707s] WARNING   IMPSP-2022           1  No instances to legalize %s              
[05/07 01:42:07   4707s] WARNING   IMPSC-1001          34  Unable to trace scan chain "%s". Check t...
[05/07 01:42:07   4707s] WARNING   IMPSC-1105           2  Unable to skip buffer for scan chain "%s...
[05/07 01:42:07   4707s] WARNING   IMPSC-1138        1815  In scan chain "%s" DEF ordered section, ...
[05/07 01:42:07   4707s] WARNING   IMPSC-1108           2  Unable to update netlist with reordered ...
[05/07 01:42:07   4707s] WARNING   IMPSC-1143          12  Unable to apply DEF ordered sections for...
[05/07 01:42:07   4707s] WARNING   IMPSC-1144          32  Scan chain "%s" was not traced through. ...
[05/07 01:42:07   4707s] WARNING   IMPSC-1117          14  Skip reordering scan chain "%s" because ...
[05/07 01:42:07   4707s] WARNING   IMPSC-1020          34  Instance's output pin "%s/%s" (Cell "%s"...
[05/07 01:42:07   4707s] WARNING   IMPOPT-3593          1  The cell %s is not defined in any librar...
[05/07 01:42:07   4707s] WARNING   IMPOPT-3668         22  There are %d nets with MSV violations, t...
[05/07 01:42:07   4707s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/07 01:42:07   4707s] WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
[05/07 01:42:07   4707s] WARNING   IMPOPT-6103          1  Timing updates for ECO operations done i...
[05/07 01:42:07   4707s] WARNING   IMPOPT-6115          1  ECO batch mode has been activated, and '...
[05/07 01:42:07   4707s] WARNING   IMPOPT-3564          3  The following cells are set dont_use tem...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1059       10  Slackened off %s from %s to %s.          
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1183       10  The library has no usable balanced %ss f...
[05/07 01:42:07   4707s] ERROR     IMPCCOPT-1208        5  No buffers have been provided to CTS, bu...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1261       32  The skew target of %s for %s in %sdelay ...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1284       10  None of the library cells specified in %...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1286       10  The pattern '%s' specified in %s does no...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-2415        1  The parameter '%s' for command '%s' is d...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-2427       78  The target_max_trans %s is too high for ...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-5038        2  %d of %d net(s) are pre-routed or have t...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-5076        1  Output pin of flexH driver %s has no sta...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/07 01:42:07   4707s] WARNING   IMPCCOPT-1023        5  Did not meet the skew target of %s       
[05/07 01:42:07   4707s] ERROR     DMMMC-271           18  The software does not currently support ...
[05/07 01:42:07   4707s] WARNING   IMPPSP-1131         60  For techSite %s, row: (%d, %d) - (%d, %d...
[05/07 01:42:07   4707s] WARNING   IMPPSP-1132          5  For techSite %s, have a total of %d rows...
[05/07 01:42:07   4707s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[05/07 01:42:07   4707s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[05/07 01:42:07   4707s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/07 01:42:07   4707s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/07 01:42:07   4707s] WARNING   TCLCMD-1083          1  '%s'                                     
[05/07 01:42:07   4707s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/07 01:42:07   4707s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/07 01:42:07   4707s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/07 01:42:07   4707s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/07 01:42:07   4707s] WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
[05/07 01:42:07   4707s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/07 01:42:07   4707s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/07 01:42:07   4707s] *** Message Summary: 19008 warning(s), 99 error(s)
[05/07 01:42:07   4707s] 
[05/07 01:42:07   4707s] --- Ending "Innovus" (totcpu=1:18:29, real=0:38:42, mem=5581.6M) ---
