

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 01:30:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  768|  768|  768|  768|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  254|  254|         2|          -|          -|   127|    no    |
        |- Loop 2  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     139|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     144|    318|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|  5|  10|    0|   128|    5|     1|          640|
    |data_0_U  |fir_data_0  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |data_1_U  |fir_data_0  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |            |        2|  5|  10|    0|   256|   69|     3|         4736|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln34_fu_278_p2     |     *    |      2|  0|  20|           5|          32|
    |acc_fu_283_p2          |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_179_p2          |     +    |      0|  0|  15|           2|           7|
    |i_fu_237_p2            |     +    |      0|  0|  15|           8|           1|
    |icmp_ln26_fu_173_p2    |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln33_fu_231_p2    |   icmp   |      0|  0|  13|           8|           9|
    |data_1_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln34_fu_268_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      2|  0| 177|          64|         146|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_0_reg_149    |   9|          2|   32|         64|
    |ap_NS_fsm        |  41|          8|    1|          8|
    |data_0_address0  |  27|          5|    6|         30|
    |data_0_d0        |  15|          3|   32|         96|
    |data_1_address0  |  21|          4|    6|         24|
    |i1_0_reg_162     |   9|          2|    8|         16|
    |i_0_reg_137      |   9|          2|    7|         14|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 131|         26|   92|        252|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |acc_0_reg_149        |  32|   0|   32|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_load_reg_347       |   5|   0|    5|          0|
    |i1_0_reg_162         |   8|   0|    8|          0|
    |i_0_reg_137          |   7|   0|    7|          0|
    |i_1_reg_296          |   7|   0|    7|          0|
    |i_reg_317            |   8|   0|    8|          0|
    |mul_ln34_reg_352     |  32|   0|   32|          0|
    |select_ln34_reg_342  |  32|   0|   32|          0|
    |trunc_ln34_reg_322   |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 139|   0|  139|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

