#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 27 11:54:43 2020
# Process ID: 14552
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 653.164 ; gain = 115.137
load_feature simulator
open_wave_database {E:/UV/FPGA/FPGA_EOPS_KM1024I/SplitTwoHead/km1024i_project_ver13/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_wave_database {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/tb_design_1_behav.wdb}
open_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\tb_design_1_behav.wcfg}
create_wave_config
open_wave_config {C:/Users/admin/Desktop/debug/hw_ila_data_2.wcfg}
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/wave_sel was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/s0_length_1 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/s0_length_2 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/s0_length_3 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/s0_length_4 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/s0_length_5 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/s0_length_6 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/x_offset_3 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/x_offset_6 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/x_offset_1 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/x_offset_2 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/x_offset_4 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/x_offset_5 was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/MAP1 was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/data_1_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/OPR_DATA was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/OPR_ADDR was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_DATA_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/HalfCLKPeriod was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_DATA_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/MAP0 was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/print_ctrl_inst_1/fire_cnt was not found in the design.
WARNING: Simulation object design_1_i/Print_Head_IF_1/inst/print_ctrl_inst_1/fire_num was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_CLK_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_CLK_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_GSCLK_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_GSCLK_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_LAT_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_LAT_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_LOAD_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_LOAD_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_PULSE1_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_PULSE1_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_PULSE2_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_PULSE2_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_STB_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/F_Head_STB_R was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/Fire was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/Fire_r was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/send_en_L was not found in the design.
WARNING: Simulation object design_1_i/Head_ctrl_0/inst/send_en_R was not found in the design.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 27 13:30:48 2020...
