// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_Loop_sizeLoop_proc_HH_
#define _a0_Loop_sizeLoop_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "a0_myFuncAccel_fcmp_32ns_32ns_1_1_1.h"

namespace ap_rtl {

struct a0_Loop_sizeLoop_proc : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size_dout;
    sc_in< sc_logic > size_empty_n;
    sc_out< sc_logic > size_read;
    sc_in< sc_lv<32> > data1_dout;
    sc_in< sc_logic > data1_empty_n;
    sc_out< sc_logic > data1_read;
    sc_in< sc_lv<32> > p_read;
    sc_in< sc_lv<32> > p_read1;
    sc_in< sc_lv<32> > p_read2;
    sc_in< sc_lv<32> > p_read3;
    sc_in< sc_lv<32> > threshold_dout;
    sc_in< sc_logic > threshold_empty_n;
    sc_out< sc_logic > threshold_read;
    sc_in< sc_lv<32> > p_read4;
    sc_in< sc_lv<32> > p_read5;
    sc_in< sc_lv<32> > p_read6;
    sc_in< sc_lv<32> > p_read7;
    sc_in< sc_lv<32> > p_read8;
    sc_in< sc_lv<32> > p_read9;
    sc_in< sc_lv<32> > p_read10;
    sc_in< sc_lv<32> > p_read11;
    sc_in< sc_lv<32> > p_read12;
    sc_in< sc_lv<32> > p_read13;
    sc_in< sc_lv<32> > p_read14;
    sc_in< sc_lv<32> > p_read15;
    sc_out< sc_lv<32> > data2_din;
    sc_in< sc_logic > data2_full_n;
    sc_out< sc_logic > data2_write;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    a0_Loop_sizeLoop_proc(sc_module_name name);
    SC_HAS_PROCESS(a0_Loop_sizeLoop_proc);

    ~a0_Loop_sizeLoop_proc();

    sc_trace_file* mVcdFile;

    a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6;
    a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7;
    a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8;
    a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9;
    a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10;
    a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11;
    a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12;
    a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13;
    a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14;
    a0_myFuncAccel_fcmp_32ns_32ns_1_1_1<1,1,32,32,1>* myFuncAccel_fcmp_32ns_32ns_1_1_1_U15;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > size_blk_n;
    sc_signal< sc_logic > data1_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > threshold_blk_n;
    sc_signal< sc_logic > data2_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter8_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter9_reg;
    sc_signal< sc_lv<32> > i_1_i_i_reg_235;
    sc_signal< sc_lv<32> > grp_fu_282_p2;
    sc_signal< sc_lv<32> > reg_290;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > size_read_reg_623;
    sc_signal< sc_lv<32> > threshold_read_reg_628;
    sc_signal< sc_lv<32> > threshold_load_to_in_fu_295_p1;
    sc_signal< sc_lv<32> > threshold_load_to_in_reg_633;
    sc_signal< sc_lv<1> > notrhs1_fu_303_p2;
    sc_signal< sc_lv<1> > notrhs1_reg_638;
    sc_signal< sc_lv<1> > exitcond_i_i_fu_309_p2;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_643_pp0_iter7_reg;
    sc_signal< sc_lv<32> > i_fu_314_p2;
    sc_signal< sc_lv<32> > i_reg_647;
    sc_signal< sc_lv<1> > tmp_5_fu_335_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_652;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_652_pp0_iter7_reg;
    sc_signal< sc_lv<32> > data1_read_reg_660;
    sc_signal< sc_lv<32> > data1_read_1_reg_668;
    sc_signal< sc_lv<32> > data1_read_2_reg_676;
    sc_signal< sc_lv<32> > data1_read_3_reg_684;
    sc_signal< sc_lv<32> > grp_fu_266_p2;
    sc_signal< sc_lv<32> > tempVal_0_i_i_reg_692;
    sc_signal< sc_lv<32> > grp_fu_270_p2;
    sc_signal< sc_lv<32> > tempVal_1_i_i_reg_697;
    sc_signal< sc_lv<32> > grp_fu_274_p2;
    sc_signal< sc_lv<32> > tempVal_2_i_i_reg_702;
    sc_signal< sc_lv<32> > grp_fu_278_p2;
    sc_signal< sc_lv<32> > tempVal_3_i_i_reg_707;
    sc_signal< sc_lv<32> > tempVal_0_1_i_i_reg_712;
    sc_signal< sc_lv<32> > tempVal_0_1_i_i_reg_712_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_1_1_i_i_reg_717;
    sc_signal< sc_lv<32> > tempVal_1_1_i_i_reg_717_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_2_1_i_i_reg_722;
    sc_signal< sc_lv<32> > tempVal_2_1_i_i_reg_722_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_3_1_i_i_reg_727;
    sc_signal< sc_lv<32> > tempVal_3_1_i_i_reg_727_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_0_2_i_i_reg_732;
    sc_signal< sc_lv<32> > tempVal_0_2_i_i_reg_732_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_0_2_i_i_reg_732_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_1_2_i_i_reg_737;
    sc_signal< sc_lv<32> > tempVal_1_2_i_i_reg_737_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_1_2_i_i_reg_737_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_2_2_i_i_reg_742;
    sc_signal< sc_lv<32> > tempVal_2_2_i_i_reg_742_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_2_2_i_i_reg_742_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_3_2_i_i_reg_747;
    sc_signal< sc_lv<32> > tempVal_3_2_i_i_reg_747_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tempVal_3_2_i_i_reg_747_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_0_3_i_i_reg_752;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tempVal_0_3_i_i_reg_752_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_0_3_i_i_reg_752_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_0_3_i_i_reg_752_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tempVal_1_3_i_i_reg_757;
    sc_signal< sc_lv<32> > tempVal_1_3_i_i_reg_757_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_1_3_i_i_reg_757_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_1_3_i_i_reg_757_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tempVal_2_3_i_i_reg_762;
    sc_signal< sc_lv<32> > tempVal_2_3_i_i_reg_762_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_2_3_i_i_reg_762_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_2_3_i_i_reg_762_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tempVal_3_3_i_i_reg_767;
    sc_signal< sc_lv<32> > tempVal_3_3_i_i_reg_767_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_3_3_i_i_reg_767_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_3_3_i_i_reg_767_pp0_iter5_reg;
    sc_signal< sc_lv<32> > grp_fu_246_p2;
    sc_signal< sc_lv<32> > tmp_20_0_i_i_reg_772;
    sc_signal< sc_lv<32> > grp_fu_251_p2;
    sc_signal< sc_lv<32> > tmp_20_1_i_i_reg_777;
    sc_signal< sc_lv<32> > grp_fu_256_p2;
    sc_signal< sc_lv<32> > tmp_20_2_i_i_reg_782;
    sc_signal< sc_lv<32> > grp_fu_261_p2;
    sc_signal< sc_lv<32> > tmp_20_3_i_i_reg_787;
    sc_signal< sc_lv<32> > tmp_20_0_1_i_i_reg_792;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_20_1_1_i_i_reg_797;
    sc_signal< sc_lv<32> > tmp_20_2_1_i_i_reg_802;
    sc_signal< sc_lv<32> > tmp_20_3_1_i_i_reg_807;
    sc_signal< sc_lv<32> > tmp_20_0_2_i_i_reg_812;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_20_1_2_i_i_reg_817;
    sc_signal< sc_lv<32> > tmp_20_2_2_i_i_reg_822;
    sc_signal< sc_lv<32> > tmp_20_3_2_i_i_reg_827;
    sc_signal< sc_lv<32> > tmp_20_0_3_i_i_reg_832;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > tmp_20_0_3_i_i_reg_832_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_20_1_3_i_i_reg_839;
    sc_signal< sc_lv<32> > tmp_20_1_3_i_i_reg_839_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_20_2_3_i_i_reg_846;
    sc_signal< sc_lv<32> > tmp_20_2_3_i_i_reg_846_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_20_3_3_i_i_reg_853;
    sc_signal< sc_lv<32> > tmp_20_3_3_i_i_reg_853_pp0_iter7_reg;
    sc_signal< sc_lv<1> > grp_fu_286_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_860;
    sc_signal< sc_lv<1> > tmp_12_reg_865;
    sc_signal< sc_lv<1> > tmp_18_reg_870;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > tmp_26_fu_430_p2;
    sc_signal< sc_lv<1> > tmp_26_reg_875;
    sc_signal< sc_lv<1> > tmp_19_fu_476_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_880;
    sc_signal< sc_lv<1> > notlhs6_fu_498_p2;
    sc_signal< sc_lv<1> > notlhs6_reg_885;
    sc_signal< sc_lv<1> > notrhs6_fu_504_p2;
    sc_signal< sc_lv<1> > notrhs6_reg_890;
    sc_signal< sc_lv<1> > tmp_24_reg_895;
    sc_signal< sc_lv<32> > tmp_i_i_8_fu_534_p3;
    sc_signal< sc_lv<32> > tmp_i_i_8_reg_900;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > ap_phi_mux_i_1_i_i_phi_fu_239_p4;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<32> > grp_fu_246_p0;
    sc_signal< sc_lv<32> > grp_fu_246_p1;
    sc_signal< sc_lv<32> > grp_fu_251_p0;
    sc_signal< sc_lv<32> > grp_fu_251_p1;
    sc_signal< sc_lv<32> > grp_fu_256_p0;
    sc_signal< sc_lv<32> > grp_fu_256_p1;
    sc_signal< sc_lv<32> > grp_fu_261_p0;
    sc_signal< sc_lv<32> > grp_fu_261_p1;
    sc_signal< sc_lv<32> > grp_fu_266_p0;
    sc_signal< sc_lv<32> > grp_fu_266_p1;
    sc_signal< sc_lv<32> > grp_fu_270_p0;
    sc_signal< sc_lv<32> > grp_fu_270_p1;
    sc_signal< sc_lv<32> > grp_fu_274_p0;
    sc_signal< sc_lv<32> > grp_fu_274_p1;
    sc_signal< sc_lv<32> > grp_fu_278_p0;
    sc_signal< sc_lv<32> > grp_fu_278_p1;
    sc_signal< sc_lv<32> > grp_fu_282_p0;
    sc_signal< sc_lv<32> > grp_fu_282_p1;
    sc_signal< sc_lv<32> > grp_fu_286_p0;
    sc_signal< sc_lv<23> > tmp_1_fu_299_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_320_p4;
    sc_signal< sc_lv<1> > notlhs1_fu_329_p2;
    sc_signal< sc_lv<32> > tmp_20_0_3_i_i_to_in_fu_340_p1;
    sc_signal< sc_lv<8> > tmp_fu_343_p4;
    sc_signal< sc_lv<23> > tmp_3_fu_353_p1;
    sc_signal< sc_lv<1> > notrhs_fu_363_p2;
    sc_signal< sc_lv<1> > notlhs_fu_357_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_369_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_375_p2;
    sc_signal< sc_lv<32> > tmp_20_1_3_i_i_to_in_fu_385_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_388_p4;
    sc_signal< sc_lv<23> > tmp_11_fu_398_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_408_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_402_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_414_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_420_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_425_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_380_p2;
    sc_signal< sc_lv<32> > tmp_20_2_3_i_i_to_in_fu_436_p1;
    sc_signal< sc_lv<8> > tmp_14_fu_439_p4;
    sc_signal< sc_lv<23> > tmp_15_fu_449_p1;
    sc_signal< sc_lv<1> > notrhs4_fu_459_p2;
    sc_signal< sc_lv<1> > notlhs4_fu_453_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_465_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_471_p2;
    sc_signal< sc_lv<32> > tmp_20_3_3_i_i_to_in_fu_481_p1;
    sc_signal< sc_lv<8> > tmp_20_fu_484_p4;
    sc_signal< sc_lv<23> > tmp_21_fu_494_p1;
    sc_signal< sc_lv<1> > tmp_22_fu_510_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_514_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_519_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_524_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_529_p2;
    sc_signal< sc_logic > grp_fu_246_ce;
    sc_signal< sc_logic > grp_fu_251_ce;
    sc_signal< sc_logic > grp_fu_256_ce;
    sc_signal< sc_logic > grp_fu_261_ce;
    sc_signal< sc_logic > grp_fu_266_ce;
    sc_signal< sc_logic > grp_fu_270_ce;
    sc_signal< sc_logic > grp_fu_274_ce;
    sc_signal< sc_logic > grp_fu_278_ce;
    sc_signal< sc_logic > grp_fu_282_ce;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state40;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state40();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state20_pp0_stage2_iter4();
    void thread_ap_block_state21_pp0_stage3_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage2_iter5();
    void thread_ap_block_state25_pp0_stage3_iter5();
    void thread_ap_block_state26_pp0_stage0_iter6();
    void thread_ap_block_state27_pp0_stage1_iter6();
    void thread_ap_block_state28_pp0_stage2_iter6();
    void thread_ap_block_state29_pp0_stage3_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter7();
    void thread_ap_block_state31_pp0_stage1_iter7();
    void thread_ap_block_state32_pp0_stage2_iter7();
    void thread_ap_block_state33_pp0_stage3_iter7();
    void thread_ap_block_state34_pp0_stage0_iter8();
    void thread_ap_block_state35_pp0_stage1_iter8();
    void thread_ap_block_state36_pp0_stage2_iter8();
    void thread_ap_block_state37_pp0_stage3_iter8();
    void thread_ap_block_state38_pp0_stage0_iter9();
    void thread_ap_block_state39_pp0_stage1_iter9();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_1_i_i_phi_fu_239_p4();
    void thread_ap_ready();
    void thread_data1_blk_n();
    void thread_data1_read();
    void thread_data2_blk_n();
    void thread_data2_din();
    void thread_data2_write();
    void thread_exitcond_i_i_fu_309_p2();
    void thread_grp_fu_246_ce();
    void thread_grp_fu_246_p0();
    void thread_grp_fu_246_p1();
    void thread_grp_fu_251_ce();
    void thread_grp_fu_251_p0();
    void thread_grp_fu_251_p1();
    void thread_grp_fu_256_ce();
    void thread_grp_fu_256_p0();
    void thread_grp_fu_256_p1();
    void thread_grp_fu_261_ce();
    void thread_grp_fu_261_p0();
    void thread_grp_fu_261_p1();
    void thread_grp_fu_266_ce();
    void thread_grp_fu_266_p0();
    void thread_grp_fu_266_p1();
    void thread_grp_fu_270_ce();
    void thread_grp_fu_270_p0();
    void thread_grp_fu_270_p1();
    void thread_grp_fu_274_ce();
    void thread_grp_fu_274_p0();
    void thread_grp_fu_274_p1();
    void thread_grp_fu_278_ce();
    void thread_grp_fu_278_p0();
    void thread_grp_fu_278_p1();
    void thread_grp_fu_282_ce();
    void thread_grp_fu_282_p0();
    void thread_grp_fu_282_p1();
    void thread_grp_fu_286_p0();
    void thread_i_fu_314_p2();
    void thread_notlhs1_fu_329_p2();
    void thread_notlhs2_fu_402_p2();
    void thread_notlhs4_fu_453_p2();
    void thread_notlhs6_fu_498_p2();
    void thread_notlhs_fu_357_p2();
    void thread_notrhs1_fu_303_p2();
    void thread_notrhs2_fu_408_p2();
    void thread_notrhs4_fu_459_p2();
    void thread_notrhs6_fu_504_p2();
    void thread_notrhs_fu_363_p2();
    void thread_size_blk_n();
    void thread_size_read();
    void thread_threshold_blk_n();
    void thread_threshold_load_to_in_fu_295_p1();
    void thread_threshold_read();
    void thread_tmp_10_fu_420_p2();
    void thread_tmp_11_fu_398_p1();
    void thread_tmp_13_fu_425_p2();
    void thread_tmp_14_fu_439_p4();
    void thread_tmp_15_fu_449_p1();
    void thread_tmp_16_fu_465_p2();
    void thread_tmp_17_fu_471_p2();
    void thread_tmp_19_fu_476_p2();
    void thread_tmp_1_fu_299_p1();
    void thread_tmp_20_0_3_i_i_to_in_fu_340_p1();
    void thread_tmp_20_1_3_i_i_to_in_fu_385_p1();
    void thread_tmp_20_2_3_i_i_to_in_fu_436_p1();
    void thread_tmp_20_3_3_i_i_to_in_fu_481_p1();
    void thread_tmp_20_fu_484_p4();
    void thread_tmp_21_fu_494_p1();
    void thread_tmp_22_fu_510_p2();
    void thread_tmp_23_fu_514_p2();
    void thread_tmp_25_fu_519_p2();
    void thread_tmp_26_fu_430_p2();
    void thread_tmp_27_fu_524_p2();
    void thread_tmp_28_fu_529_p2();
    void thread_tmp_2_fu_320_p4();
    void thread_tmp_3_fu_353_p1();
    void thread_tmp_4_fu_369_p2();
    void thread_tmp_5_fu_335_p2();
    void thread_tmp_6_fu_375_p2();
    void thread_tmp_8_fu_380_p2();
    void thread_tmp_9_fu_388_p4();
    void thread_tmp_fu_343_p4();
    void thread_tmp_i_i_8_fu_534_p3();
    void thread_tmp_s_fu_414_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
