INFO: [VRFC 10-163] Analyzing VHDL file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/x7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity x7seg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/x7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity x7seg
