gpasm-2.0.0_beta2 (Aug 27 2017)_divulong.asm      2017-9-12  18:09:48          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 11 2017) (MINGW32)
                      00004 ; This file was generated Tue Sep 12 18:09:48 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divulong.c"
                      00009         list    p=3264
                      00010         radix dec
                      00011         include "3264.inc"
                      00001                 LIST
                      00002 ;mc32p64.inc    Standard Header File, Version 1.00 by Sinomcu
                      00374                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern PSAVE
                      00017         extern SSAVE
                      00018         extern WSAVE
                      00019         extern STK12
                      00020         extern STK11
                      00021         extern STK10
                      00022         extern STK09
                      00023         extern STK08
                      00024         extern STK07
                      00025         extern STK06
                      00026         extern STK05
                      00027         extern STK04
                      00028         extern STK03
                      00029         extern STK02
                      00030         extern STK01
                      00031         extern STK00
                      00032 ;--------------------------------------------------------
                      00033 ; global declarations
                      00034 ;--------------------------------------------------------
                      00035         global  __divulong
                      00036 
                      00037 ;--------------------------------------------------------
                      00038 ; global definitions
                      00039 ;--------------------------------------------------------
                      00040 ;--------------------------------------------------------
                      00041 ; absolute symbol definitions
                      00042 ;--------------------------------------------------------
                      00043 ;--------------------------------------------------------
                      00044 ; compiler-defined variables
                      00045 ;--------------------------------------------------------
                      00046 UDL__divulong_0 udata
0000                  00047 r0x1003 res     1
0000                  00048 r0x1002 res     1
0001                  00049 r0x1001 res     1
0001                  00050 r0x1000 res     1
0002                  00051 r0x1007 res     1
0002                  00052 r0x1006 res     1
0003                  00053 r0x1005 res     1
0003                  00054 r0x1004 res     1
0004                  00055 r0x1008 res     1
0004                  00056 r0x1009 res     1
0005                  00057 r0x100A res     1
0005                  00058 r0x100B res     1
0006                  00059 r0x100C res     1
0006                  00060 r0x100D res     1
0007                  00061 r0x100E res     1
0007                  00062 r0x100F res     1
                      00063 ;--------------------------------------------------------
                      00064 ; initialized data
                      00065 ;--------------------------------------------------------
                      00066 
                      00067 ;@Allocation info for local variables in function '_divulong'
                      00068 ;@_divulong b                         Allocated to registers r0x1007 r0x1006 r0x1005 r0x1004 ;size:4
                      00069 ;@_divulong a                         Allocated to registers r0x1003 r0x1002 r0x1001 r0x1000 ;size:4
                      00070 ;@_divulong result                    Allocated to registers r0x1008 r0x1009 r0x100A r0x100B ;size:4
                      00071 ;@_divulong mask                      Allocated to registers r0x100C r0x100D r0x100E r0x100F ;size:4
                      00072 ;@end Allocation info for local variables in function '_divulong';
                      00073 
                      00074 ;--------------------------------------------------------
                      00075 ; overlayable items in internal ram 
                      00076 ;--------------------------------------------------------
                      00077 ;       udata_ovr
                      00078 ;--------------------------------------------------------
                      00079 ; code
                      00080 ;--------------------------------------------------------
                      00081 code__divulong  code
                      00082 ;***
                      00083 ;  pBlock Stats: dbName = C
                      00084 ;***
                      00085 ;entry:  __divulong     ;Function start
                      00086 ; 2 exit points
                      00087 ;has an exit
                      00088 ;23 compiler assigned registers:
                      00089 ;   r0x1000
                      00090 ;   STK00
                      00091 ;   r0x1001
                      00092 ;   STK01
                      00093 ;   r0x1002
                      00094 ;   STK02
                      00095 ;   r0x1003
                      00096 ;   STK03
                      00097 ;   r0x1004
                      00098 ;   STK04
                      00099 ;   r0x1005
                      00100 ;   STK05
                      00101 ;   r0x1006
                      00102 ;   STK06
                      00103 ;   r0x1007
                      00104 ;   r0x1008
                      00105 ;   r0x1009
                      00106 ;   r0x100A
                      00107 ;   r0x100B
                      00108 ;   r0x100C
                      00109 ;   r0x100D
                      00110 ;   r0x100E
                      00111 ;   r0x100F
                      00112 ;; Starting pCode block
                      00113 ;;[ICODE] ../libsdcc/_divulong.c:30:  _entry($12) :
                      00114 ;;[ICODE] ../libsdcc/_divulong.c:30:    proc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0000                  00115 __divulong      ;Function start
                      00116 ; 2 exit points
                      00117 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00118 ;       .line   30; "../libsdcc/_divulong.c"    _divulong (unsigned long a, unsigned long b)
0000   5600           00119         MOVRA   r0x1000
0001   5800           00120         MOVAR   STK00
0002   5600           00121         MOVRA   r0x1001
0003   5800           00122         MOVAR   STK01
0004   5600           00123         MOVRA   r0x1002
0005   5800           00124         MOVAR   STK02
0006   5600           00125         MOVRA   r0x1003
                      00126 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0007   5800           00127         MOVAR   STK03
0008   5600           00128         MOVRA   r0x1004
0009   5800           00129         MOVAR   STK04
000A   5600           00130         MOVRA   r0x1005
000B   5800           00131         MOVAR   STK05
000C   5600           00132         MOVRA   r0x1006
000D   5800           00133         MOVAR   STK06
000E   5600           00134         MOVRA   r0x1007
                      00135 ;;[ICODE] ../libsdcc/_divulong.c:32:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {unsigned-long-int literal}
                      00136 ;       .line   32; "../libsdcc/_divulong.c"    unsigned long result = 0;
000F   7600           00137         CLRR    r0x1008
0010   7600           00138         CLRR    r0x1009
0011   7600           00139         CLRR    r0x100A
0012   7600           00140         CLRR    r0x100B
                      00141 ;;[ICODE] ../libsdcc/_divulong.c:33:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] := 0x1 {unsigned-long-int literal}
                      00142 ;       .line   33; "../libsdcc/_divulong.c"    unsigned long mask = 0x01;
0013   3C01           00143         MOVAI   0x01
0014   5600           00144         MOVRA   r0x100C
0015   7600           00145         CLRR    r0x100D
0016   7600           00146         CLRR    r0x100E
0017   7600           00147         CLRR    r0x100F
                      00148 ;;[ICODE] ../libsdcc/_divulong.c:36:    if iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] != 0 goto _whilecontinue_0($3)
                      00149 ;       .line   36; "../libsdcc/_divulong.c"    if (!b) return (unsigned long)-1;
0018   5800           00150         MOVAR   r0x1007
0019   5C00           00151         ORAR    r0x1006
001A   5C00           00152         ORAR    r0x1005
001B   5C00           00153         ORAR    r0x1004
001C   E5B7           00154         JBSET   STATUS,2
001D   A000           00155         GOTO    _00107_DS_
                      00156 ;;[ICODE] ../libsdcc/_divulong.c:36:    ret 0xffffffff {unsigned-long-int literal}
001E   3CFF           00157         MOVAI   0xff
001F   5600           00158         MOVRA   STK02
0020   3CFF           00159         MOVAI   0xff
0021   5600           00160         MOVRA   STK01
0022   3CFF           00161         MOVAI   0xff
0023   5600           00162         MOVRA   STK00
0024   3CFF           00163         MOVAI   0xff
0025   A000           00164         GOTO    _00115_DS_
                      00165 ;;[ICODE] ../libsdcc/_divulong.c:40:  _whilecontinue_0($3) :
                      00166 ;;[ICODE] ../libsdcc/_divulong.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80000000 {unsigned-long-int literal}
0026                  00167 _00107_DS_
                      00168 ;       .line   40; "../libsdcc/_divulong.c"    while (!(b & (1UL << (8*sizeof(unsigned long)-1)))) {
0026   FE00           00169         JBCLR   r0x1004,7
0027   A000           00170         GOTO    _00112_DS_
                      00171 ;;[ICODE] ../libsdcc/_divulong.c:40:    if iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00172 ;;[ICODE] ../libsdcc/_divulong.c:41:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00173 ;       .line   41; "../libsdcc/_divulong.c"    b <<= 1;
0028   D1B7           00174         BCLR    STATUS,0
0029   5200           00175         RLR     r0x1007
002A   5200           00176         RLR     r0x1006
002B   5200           00177         RLR     r0x1005
002C   5200           00178         RLR     r0x1004
                      00179 ;;[ICODE] ../libsdcc/_divulong.c:42:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] << 0x1 {const-unsigned-char literal}
                      00180 ;       .line   42; "../libsdcc/_divulong.c"    mask <<= 1;
002D   D1B7           00181         BCLR    STATUS,0
002E   5200           00182         RLR     r0x100C
002F   5200           00183         RLR     r0x100D
0030   5200           00184         RLR     r0x100E
0031   5200           00185         RLR     r0x100F
                      00186 ;;[ICODE] ../libsdcc/_divulong.c:42:     goto _whilecontinue_0($3)
0032   A000           00187         GOTO    _00107_DS_
                      00188 ;;[ICODE] ../libsdcc/_divulong.c:47:  _whilecontinue_1($8) :
                      00189 ;;[ICODE] ../libsdcc/_divulong.c:47:    if iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] == 0 goto _whilebreak_1($10)
0033                  00190 _00112_DS_
                      00191 ;       .line   47; "../libsdcc/_divulong.c"    while (mask) {
0033   5800           00192         MOVAR   r0x100C
0034   5C00           00193         ORAR    r0x100D
0035   5C00           00194         ORAR    r0x100E
0036   5C00           00195         ORAR    r0x100F
0037   F5B7           00196         JBCLR   STATUS,2
0038   A000           00197         GOTO    _00114_DS_
                      00198 ;;[ICODE] ../libsdcc/_divulong.c:48:    iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] < iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00199 ;       .line   48; "../libsdcc/_divulong.c"    if (a >= b) {
0039   5800           00200         MOVAR   r0x1004
003A   4800           00201         RSUBAR  r0x1000
003B   E5B7           00202         JBSET   STATUS,2
003C   A000           00203         GOTO    _00129_DS_
003D   5800           00204         MOVAR   r0x1005
003E   4800           00205         RSUBAR  r0x1001
003F   E5B7           00206         JBSET   STATUS,2
0040   A000           00207         GOTO    _00129_DS_
0041   5800           00208         MOVAR   r0x1006
0042   4800           00209         RSUBAR  r0x1002
0043   E5B7           00210         JBSET   STATUS,2
0044   A000           00211         GOTO    _00129_DS_
0045   5800           00212         MOVAR   r0x1007
0046   4800           00213         RSUBAR  r0x1003
0047                  00214 _00129_DS_
0047   E1B7           00215         JBSET   STATUS,0
0048   A000           00216         GOTO    _00111_DS_
                      00217 ;;genSkipc:3192: created from rifx:00CC608C
                      00218 ;;[ICODE] ../libsdcc/_divulong.c:48:    if iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00219 ;;[ICODE] ../libsdcc/_divulong.c:49:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ]
                      00220 ;       .line   49; "../libsdcc/_divulong.c"    result += mask;
0049   5800           00221         MOVAR   r0x100C
004A   7E00           00222         ADDRA   r0x1008
004B   5800           00223         MOVAR   r0x100D
004C   F1B7           00224         JBCLR   STATUS,0
004D   6000           00225         JZAR    r0x100D
004E   7E00           00226         ADDRA   r0x1009
004F   5800           00227         MOVAR   r0x100E
0050   F1B7           00228         JBCLR   STATUS,0
0051   6000           00229         JZAR    r0x100E
0052   7E00           00230         ADDRA   r0x100A
0053   5800           00231         MOVAR   r0x100F
0054   F1B7           00232         JBCLR   STATUS,0
0055   6000           00233         JZAR    r0x100F
0056   7E00           00234         ADDRA   r0x100B
                      00235 ;;[ICODE] ../libsdcc/_divulong.c:50:    iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] - iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00236 ;       .line   50; "../libsdcc/_divulong.c"    a -= b;
0057   5800           00237         MOVAR   r0x1007
0058   4A00           00238         RSUBRA  r0x1003
0059   5800           00239         MOVAR   r0x1006
005A   E1B7           00240         JBSET   STATUS,0
005B   6000           00241         JZAR    r0x1006
005C   4A00           00242         RSUBRA  r0x1002
005D   5800           00243         MOVAR   r0x1005
005E   E1B7           00244         JBSET   STATUS,0
005F   6000           00245         JZAR    r0x1005
0060   4A00           00246         RSUBRA  r0x1001
0061   5800           00247         MOVAR   r0x1004
0062   E1B7           00248         JBSET   STATUS,0
0063   6000           00249         JZAR    r0x1004
0064   4A00           00250         RSUBRA  r0x1000
                      00251 ;;[ICODE] ../libsdcc/_divulong.c:50:  _iffalse_1($7) :
                      00252 ;;[ICODE] ../libsdcc/_divulong.c:52:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00253 ;;shiftRight_Left2ResultLit:5213: shCount=1, size=4, sign=0, same=1, offr=0
0065                  00254 _00111_DS_
                      00255 ;       .line   52; "../libsdcc/_divulong.c"    b >>= 1;
0065   D1B7           00256         BCLR    STATUS,0
0066   4E00           00257         RRR     r0x1004
0067   4E00           00258         RRR     r0x1005
0068   4E00           00259         RRR     r0x1006
0069   4E00           00260         RRR     r0x1007
                      00261 ;;[ICODE] ../libsdcc/_divulong.c:53:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] >> 0x1 {const-unsigned-char literal}
                      00262 ;;shiftRight_Left2ResultLit:5213: shCount=1, size=4, sign=0, same=1, offr=0
                      00263 ;       .line   53; "../libsdcc/_divulong.c"    mask >>= 1;
006A   D1B7           00264         BCLR    STATUS,0
006B   4E00           00265         RRR     r0x100F
006C   4E00           00266         RRR     r0x100E
006D   4E00           00267         RRR     r0x100D
006E   4E00           00268         RRR     r0x100C
                      00269 ;;[ICODE] ../libsdcc/_divulong.c:53:     goto _whilecontinue_1($8)
006F   A000           00270         GOTO    _00112_DS_
                      00271 ;;[ICODE] ../libsdcc/_divulong.c:53:  _whilebreak_1($10) :
                      00272 ;;[ICODE] ../libsdcc/_divulong.c:56:    ret iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
0070                  00273 _00114_DS_
                      00274 ;       .line   56; "../libsdcc/_divulong.c"    return result;
0070   5800           00275         MOVAR   r0x1008
0071   5600           00276         MOVRA   STK02
0072   5800           00277         MOVAR   r0x1009
0073   5600           00278         MOVRA   STK01
0074   5800           00279         MOVAR   r0x100A
0075   5600           00280         MOVRA   STK00
0076   5800           00281         MOVAR   r0x100B
                      00282 ;;[ICODE] ../libsdcc/_divulong.c:56:  _return($11) :
                      00283 ;;[ICODE] ../libsdcc/_divulong.c:56:    eproc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0077                  00284 _00115_DS_
0077   000C           00285         RETURN  
                      00286 ; exit point of __divulong
                      00287 
                      00288 
                      00289 ;       code size estimation:
                      00290 ;         120+    0 =   120 instructions (  240 byte)
                      00291 
                      00292         end
gpasm-2.0.0_beta2 (Aug 27 2017)_divulong.asm      2017-9-12  18:09:48          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001EC
ADCR1                             000001ED
ADEOC                             00000001
ADIE                              00000006
ADIF                              00000006
ADIOS0                            00000000
ADIOS1                            00000001
ADIOS3                            00000003
ADIOS4                            00000004
ADIOS5                            00000005
ADIOS7                            00000007
ADOIS2                            00000002
ADOIS6                            00000006
ADON                              00000000
ADRH                              000001EE
ADRL                              000001EF
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CLKS                              00000002
DC                                00000001
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
GIE                               00000007
HAAS                              00000006
HBB                               00000005
HCF                               00000007
HEN                               00000001
HFEN                              00000000
HIBYTE                            000001B3
HTX                               00000004
I2CADDR                           000001F1
I2CCR                             000001F0
I2CDATA                           000001F2
I2CIE                             00000005
I2CIF                             00000005
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              000001BA
INTF                              000001BB
IOP0                              000001C0
IOP1                              000001C4
IOP2                              000001C8
IOP3                              000001CC
LFEN                              00000001
MCR                               000001B8
OEP0                              000001C1
OEP1                              000001C5
OEP2                              000001C9
OEP3                              000001CD
OSCM                              000001BC
P00                               00000000
P00OE                             00000000
P00PU                             00000000
P01                               00000001
P01OE                             00000001
P01PU                             00000001
P02                               00000002
P02OE                             00000002
P02PU                             00000002
P03                               00000003
P03OE                             00000003
P03PU                             00000003
P04                               00000004
P04OE                             00000004
P04PU                             00000004
P05                               00000005
P05OE                             00000005
P05PU                             00000005
P06                               00000006
P06OE                             00000006
P07                               00000007
P07OE                             00000007
P10                               00000000
P10OE                             00000000
P10PU                             00000000
P11                               00000001
P11OE                             00000001
P11PU                             00000001
P12                               00000002
P12OE                             00000002
P12PU                             00000002
P13                               00000003
P13OE                             00000003
P13PU                             00000003
P14                               00000004
P14OE                             00000004
P14PU                             00000004
P15                               00000005
P15OE                             00000005
P15PU                             00000005
P16                               00000006
P16OE                             00000006
P16PU                             00000006
P17                               00000007
P17OE                             00000007
P17PU                             00000007
P20                               00000000
P20OE                             00000000
P20PU                             00000000
P21                               00000001
P21OE                             00000001
P21PU                             00000001
P22                               00000002
P22OE                             00000002
P22PU                             00000002
P23                               00000003
P23OE                             00000003
P23PU                             00000003
P24                               00000004
P24OE                             00000004
P24PU                             00000004
P25                               00000005
P25OE                             00000005
P25PU                             00000005
P26                               00000006
P26OE                             00000006
P26PU                             00000006
P27                               00000007
P27OE                             00000007
P27PU                             00000007
P30                               00000000
P30OE                             00000000
P30PU                             00000000
P31                               00000001
P31OE                             00000001
P31PU                             00000001
PCL                               000001B6
PD                                00000004
PSAVE                             00000000
PUP0                              000001C2
PUP1                              000001C6
PUP2                              000001CA
PUP3                              000001CE
PWM0OE                            00000006
PWM1OE                            00000006
RXAK                              00000000
SRW                               00000002
SSAVE                             00000000
STATUS                            000001B7
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
STK07                             00000000
STK08                             00000000
STK09                             00000000
STK10                             00000000
STK11                             00000000
STK12                             00000000
T0CNT                             000001D1
T0CR                              000001D0
T0DATA                            000001D3
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001D2
T1CNT                             000001D5
T1CR                              000001D4
T1DATA                            000001D7
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001D6
T2CNTH                            000001D9
T2CNTL                            000001DA
T2CR                              000001D8
T2IE                              00000004
T2IF                              00000004
T2LOADH                           000001DB
T2LOADL                           000001DC
T2MOD                             00000005
TC0EN                             00000007
TC1EN                             00000007
TC2EN                             00000007
TK0CLR                            00000003
TK0CNTH                           000001E2
TK0CNTL                           000001E3
TK0CRH                            000001E0
TK0CRL                            000001E1
TK0IE                             00000006
TK0IF                             00000007
TK0JE                             00000005
TK0RCE                            00000004
TK1CLR                            00000003
TK1CNTH                           000001E6
TK1CNTL                           000001E7
TK1CRH                            000001E4
TK1CRL                            000001E5
TK1IE                             00000006
TK1IF                             00000007
TK1JE                             00000005
TK1RCE                            00000004
TK2CLR                            00000003
TK2CNTH                           000001EA
TK2CNTL                           000001EB
TK2CRH                            000001E8
TK2CRL                            000001E9
TK2IE                             00000006
TK2IF                             00000007
TK2JE                             00000005
TK2RCE                            00000004
TO                                00000005
TXAK                              00000003
WSAVE                             00000000
Z                                 00000002
_00107_DS_                        00000026
_00111_DS_                        00000065
_00112_DS_                        00000033
_00114_DS_                        00000070
_00115_DS_                        00000077
_00129_DS_                        00000047
_CONFIG0                          00008000
_CONFIG1                          00008001
_CP_ALL                           00007FFF
_FCPU_128T                        0000FFEF
_FCPU_16T                         0000FFBF
_FCPU_256T                        0000FFFF
_FCPU_2T                          0000FF8F
_FCPU_32T                         0000FFCF
_FCPU_4T                          0000FF9F
_FCPU_64T                         0000FFDF
_FCPU_8T                          0000FFAF
_HRC_LRC                          0000FCFF
_HRC_LXT                          0000FDFF
_HXT_LRC                          0000FEFF
_MCLR_OFF                         0000FF7F
_MCLR_ON                          0000FFFF
_PTWRT_16_1024                    0000FFF7
_PTWRT_16_16                      0000DFF7
_PTWRT_256_256                    0000DFFF
_PTWRT_256_4096                   0000FFFF
_PTWRT_4_4                        0000DFF3
_PTWRT_4_512                      0000FFF3
_PTWRT_64_2048                    0000FFFB
_PTWRT_64_64                      0000DFFB
_VLVR_160                         0000E3FF
_VLVR_185                         0000E7FF
_VLVR_205                         0000EBFF
_VLVR_218                         0000EFFF
_VLVR_232                         0000F3FF
_VLVR_245                         0000F7FF
_VLVR_305                         0000FBFF
_VLVR_360                         0000FFFF
_WDT_ALWAYS_OFF                   0000FFFC
_WDT_ALWAYS_ON                    0000FFFF
_WDT_SLEEP_OFF                    0000FFFD
__32P64                           00000001
__divulong                        00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

