# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Lab1/TwoToFourDecoder.sv" \
"../../../../fpga_top_Lab2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
