
==============================================================================
XRT Build Version: 2.13.479 (2022.1)
       Build Date: 2022-06-25 02:04:47
          Hash ID: 5e92a513c6950e79638b1a879ddb882da34fc683
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.13.479
   Kernels:                stencil_SLR, stencil_mem2Stream
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          5113eb70-e363-84ac-2480-b8023cf9107e
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:                Tue Jul 12 12:59:20 2022
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          xilinx_u280_gen3x16_xdma_1_202211_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 281 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  281 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         bank0
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         bank1
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        40
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        45
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        46
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        47
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        48
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        49
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        50
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        51
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        52
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        53
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        54
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_14
   Index:        55
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_15
   Index:        56
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: stencil_SLR

Definition
----------
   Signature: stencil_SLR (unsigned int size0, unsigned int size1, unsigned int xdim0, unsigned int count, unsigned int batches, float spot_price, float strike_price, float time_to_maturity, float volatility, float risk_free_rate, float delta_t, float delta_S, unsigned int N, unsigned int K, float SMaxFactor, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& a_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& b_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& c_in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& a_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& b_out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& c_out)

Ports
-----
   Port:          IN_R
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          A_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          B_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          C_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUT_R
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          A_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          B_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          C_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x88
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        stencil_SLR_1
   Base Address: 0x800000

   Argument:          size0
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          size1
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          xdim0
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          count
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          batches
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          spot_price
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          strike_price
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          time_to_maturity
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          volatility
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          risk_free_rate
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delta_t
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delta_S
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          N
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SMaxFactor
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          in
   Register Offset:   0x0
   Port:              IN_R
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          a_in
   Register Offset:   0x0
   Port:              A_IN
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          b_in
   Register Offset:   0x0
   Port:              B_IN
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          c_in
   Register Offset:   0x0
   Port:              C_IN
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          a_out
   Register Offset:   0x0
   Port:              A_OUT
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          b_out
   Register Offset:   0x0
   Port:              B_OUT
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          c_out
   Register Offset:   0x0
   Port:              C_OUT
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        stencil_SLR_2
   Base Address: 0xc00000

   Argument:          size0
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          size1
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          xdim0
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          count
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          batches
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          spot_price
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          strike_price
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          time_to_maturity
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          volatility
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          risk_free_rate
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delta_t
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delta_S
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          N
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SMaxFactor
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          in
   Register Offset:   0x0
   Port:              IN_R
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          a_in
   Register Offset:   0x0
   Port:              A_IN
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          b_in
   Register Offset:   0x0
   Port:              B_IN
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          c_in
   Register Offset:   0x0
   Port:              C_IN
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          a_out
   Register Offset:   0x0
   Port:              A_OUT
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          b_out
   Register Offset:   0x0
   Port:              B_OUT
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          c_out
   Register Offset:   0x0
   Port:              C_OUT
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        stencil_SLR_3
   Base Address: 0x1000000

   Argument:          size0
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          size1
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          xdim0
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          count
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          batches
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          spot_price
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          strike_price
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          time_to_maturity
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          volatility
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          risk_free_rate
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delta_t
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          delta_S
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          N
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SMaxFactor
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          in
   Register Offset:   0x0
   Port:              IN_R
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          a_in
   Register Offset:   0x0
   Port:              A_IN
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          b_in
   Register Offset:   0x0
   Port:              B_IN
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          c_in
   Register Offset:   0x0
   Port:              C_IN
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          a_out
   Register Offset:   0x0
   Port:              A_OUT
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          b_out
   Register Offset:   0x0
   Port:              B_OUT
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          c_out
   Register Offset:   0x0
   Port:              C_OUT
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)
Kernel: stencil_mem2Stream

Definition
----------
   Signature: stencil_mem2Stream (void* arg0, void* arg_a, void* arg_b, void* arg_c, void* arg1, unsigned int count, unsigned int xdim0, unsigned int ydim0, unsigned int batch, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& in, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& in_a, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& in_b, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& in_c, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& out, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& out_a, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& out_b, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& out_c)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          IN_R
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          IN_A
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          IN_B
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          IN_C
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUT_R
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUT_A
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUT_B
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUT_C
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x6C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        stencil_mem2Stream_1
   Base Address: 0x810000

   Argument:          arg0
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          arg_a
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          arg_b
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          arg_c
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          arg1
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          count
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          xdim0
   Register Offset:   0x54
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          ydim0
   Register Offset:   0x5C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          batch
   Register Offset:   0x64
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          in
   Register Offset:   0x0
   Port:              IN_R
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          in_a
   Register Offset:   0x0
   Port:              IN_A
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          in_b
   Register Offset:   0x0
   Port:              IN_B
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          in_c
   Register Offset:   0x0
   Port:              IN_C
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          out_a
   Register Offset:   0x0
   Port:              OUT_A
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          out_b
   Register Offset:   0x0
   Port:              OUT_B
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          out_c
   Register Offset:   0x0
   Port:              OUT_C
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --config stencil_3_SLR_u280.cfg --connectivity.nk stencil_SLR:1:stencil_SLR_1 --connectivity.nk stencil_SLR:1:stencil_SLR_2 --connectivity.nk stencil_SLR:1:stencil_SLR_3 --connectivity.slr stencil_mem2Stream_1:SLR0 --connectivity.slr stencil_SLR_1:SLR0 --connectivity.slr stencil_SLR_2:SLR1 --connectivity.slr stencil_SLR_3:SLR2 --connectivity.sp stencil_mem2Stream_1.arg0:HBM[0] --connectivity.sp stencil_mem2Stream_1.arg1:HBM[1] --connectivity.sp stencil_mem2Stream_1.arg_a:HBM[2] --connectivity.sp stencil_mem2Stream_1.arg_b:HBM[3] --connectivity.sp stencil_mem2Stream_1.arg_c:HBM[4] --connectivity.stream_connect stencil_mem2Stream_1.out:stencil_SLR_1.in:4096 --connectivity.stream_connect stencil_mem2Stream_1.out_a:stencil_SLR_1.a_in:4096 --connectivity.stream_connect stencil_mem2Stream_1.out_b:stencil_SLR_1.b_in:4096 --connectivity.stream_connect stencil_mem2Stream_1.out_c:stencil_SLR_1.c_in:4096 --connectivity.stream_connect stencil_SLR_1.out:stencil_SLR_2.in:4096 --connectivity.stream_connect stencil_SLR_1.a_out:stencil_SLR_2.a_in:4096 --connectivity.stream_connect stencil_SLR_1.b_out:stencil_SLR_2.b_in:4096 --connectivity.stream_connect stencil_SLR_1.c_out:stencil_SLR_2.c_in:4096 --connectivity.stream_connect stencil_SLR_2.out:stencil_SLR_3.in:4096 --connectivity.stream_connect stencil_SLR_2.a_out:stencil_SLR_3.a_in:4096 --connectivity.stream_connect stencil_SLR_2.b_out:stencil_SLR_3.b_in:4096 --connectivity.stream_connect stencil_SLR_2.c_out:stencil_SLR_3.c_in:4096 --connectivity.stream_connect stencil_SLR_3.out:stencil_mem2Stream_1.in:4096 --connectivity.stream_connect stencil_SLR_3.a_out:stencil_mem2Stream_1.in_a:4096 --connectivity.stream_connect stencil_SLR_3.b_out:stencil_mem2Stream_1.in_b:4096 --connectivity.stream_connect stencil_SLR_3.c_out:stencil_mem2Stream_1.in_c:4096 --hls.jobs 32 --input_files ./bin/hw/mem2Stream.xo --input_files ./bin/hw/SLR.xo --link --log_dir bin/hw/temp_dir/link/logs/ --optimize 3 --output bin/hw/app_device.xclbin --platform xilinx_u280_gen3x16_xdma_1_202211_1 --remote_ip_cache /home/x_thileeb/repos/ops-hls-pact25-artifact/hancoded_apps/blackscholes/u280_project/../../IP_CACHE --report_level 0 --save-temps --target hw --temp_dir bin/hw/temp_dir/link/ 
   Options:       --config stencil_3_SLR_u280.cfg
                  --connectivity.nk stencil_SLR:1:stencil_SLR_1
                  --connectivity.nk stencil_SLR:1:stencil_SLR_2
                  --connectivity.nk stencil_SLR:1:stencil_SLR_3
                  --connectivity.slr stencil_mem2Stream_1:SLR0
                  --connectivity.slr stencil_SLR_1:SLR0
                  --connectivity.slr stencil_SLR_2:SLR1
                  --connectivity.slr stencil_SLR_3:SLR2
                  --connectivity.sp stencil_mem2Stream_1.arg0:HBM[0]
                  --connectivity.sp stencil_mem2Stream_1.arg1:HBM[1]
                  --connectivity.sp stencil_mem2Stream_1.arg_a:HBM[2]
                  --connectivity.sp stencil_mem2Stream_1.arg_b:HBM[3]
                  --connectivity.sp stencil_mem2Stream_1.arg_c:HBM[4]
                  --connectivity.stream_connect stencil_mem2Stream_1.out:stencil_SLR_1.in:4096
                  --connectivity.stream_connect stencil_mem2Stream_1.out_a:stencil_SLR_1.a_in:4096
                  --connectivity.stream_connect stencil_mem2Stream_1.out_b:stencil_SLR_1.b_in:4096
                  --connectivity.stream_connect stencil_mem2Stream_1.out_c:stencil_SLR_1.c_in:4096
                  --connectivity.stream_connect stencil_SLR_1.out:stencil_SLR_2.in:4096
                  --connectivity.stream_connect stencil_SLR_1.a_out:stencil_SLR_2.a_in:4096
                  --connectivity.stream_connect stencil_SLR_1.b_out:stencil_SLR_2.b_in:4096
                  --connectivity.stream_connect stencil_SLR_1.c_out:stencil_SLR_2.c_in:4096
                  --connectivity.stream_connect stencil_SLR_2.out:stencil_SLR_3.in:4096
                  --connectivity.stream_connect stencil_SLR_2.a_out:stencil_SLR_3.a_in:4096
                  --connectivity.stream_connect stencil_SLR_2.b_out:stencil_SLR_3.b_in:4096
                  --connectivity.stream_connect stencil_SLR_2.c_out:stencil_SLR_3.c_in:4096
                  --connectivity.stream_connect stencil_SLR_3.out:stencil_mem2Stream_1.in:4096
                  --connectivity.stream_connect stencil_SLR_3.a_out:stencil_mem2Stream_1.in_a:4096
                  --connectivity.stream_connect stencil_SLR_3.b_out:stencil_mem2Stream_1.in_b:4096
                  --connectivity.stream_connect stencil_SLR_3.c_out:stencil_mem2Stream_1.in_c:4096
                  --hls.jobs 32
                  --input_files ./bin/hw/mem2Stream.xo
                  --input_files ./bin/hw/SLR.xo
                  --link
                  --log_dir bin/hw/temp_dir/link/logs/
                  --optimize 3
                  --output bin/hw/app_device.xclbin
                  --platform xilinx_u280_gen3x16_xdma_1_202211_1
                  --remote_ip_cache /home/x_thileeb/repos/ops-hls-pact25-artifact/hancoded_apps/blackscholes/u280_project/../../IP_CACHE
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir bin/hw/temp_dir/link/ 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
