Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
| Date         : Tue Mar 17 14:38:00 2015
| Host         : XCOJLAWLEY32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k325t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   105 |
| Minimum Number of register sites lost to control set restrictions |   291 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           73 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |            3187 |         1080 |
| Yes          | No                    | No                     |              56 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1677 |          673 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                          |                                                                       Enable Signal                                                                      |                                             Set/Reset Signal                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/n_0_FSM_onehot_fsm_reg[1]   |                1 |              1 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                          |                                                                                                          |                1 |              1 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[21]_i_1                                                      | pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[13]_i_1      |                1 |              1 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                          | pcie_7x_0_i/inst/inst/n_0_user_reset_out_i_1                                                             |                1 |              2 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/n_0_reset_n_reg1_i_1                                |                1 |              2 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_wr_be_o[3]_i_1                                                                                                                  | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                1 |              4 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/BMD_GEN2_I/poll_cntr_20_160                                                                                                               | app/BMD/BMD_EP/BMD_GEN2_I/n_0_poll_cntr_7_0[7]_i_1                                                       |                1 |              4 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[21]_i_1                                                      |                                                                                                          |                3 |              4 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_TX/n_0_wait_trn_count[3]_i_1                                                                                                           |                                                                                                          |                1 |              4 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__4                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__0                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                4 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__2                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                3 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_CF/n_0_cfg_intf_state[4]_i_1                                                                                                                 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                1 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_CF/n_0_cfg_dwaddr[4]_i_1                                                                                                                     | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                1 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__6                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__1                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                3 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1                                     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__6                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__1                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                3 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__5                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__4                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__3                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__2                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__5                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                3 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__0                                                | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/n_0_index[4]_i_1                                                   | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__3                                  | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_strad_bmd_128_rx_state[6]_i_1                                                                                                   | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                2 |              5 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1                                              |                                                                                                          |                2 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__6                                           |                                                                                                          |                2 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_CF/n_0_cfg_cap_max_lnk_width[5]_i_1                                                                                                          | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                3 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1    | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                3 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__0                                           |                                                                                                          |                2 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1__0 | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O54                                                                                                                                 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                4 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__2                                           |                                                                                                          |                1 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/E[0]                                                                                                                                | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                4 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__4                                           |                                                                                                          |                2 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__5                                           |                                                                                                          |                3 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__1                                           |                                                                                                          |                3 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__3                                           |                                                                                                          |                2 |              6 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/n_0_pl_ltssm_state_q[5]_i_1                                        |                2 |              7 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_cpld_real_size[6]_i_1                                                                                                           | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                5 |              7 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                          | app/BMD/BMD_EP/BMD_GEN2_I/n_0_poll_cntr_7_0[7]_i_1                                                       |                2 |              8 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/BMD_GEN2_I/n_0_poll_cntr_15_8[7]_i_1                                                                                                      | app/BMD/BMD_EP/BMD_GEN2_I/n_0_poll_cntr_7_0[7]_i_1                                                       |                2 |              8 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_cpl_ur_found_o[7]_i_1                                                                                                           | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                4 |              8 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_cpl_ur_tag_o[7]_i_1                                                                                                             | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                5 |              8 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O58[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                5 |              8 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_addr_o[6]_i_1                                                                                                                   | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                3 |              9 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_bmd_128_rx_state[7]_i_1                                                                                                         | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                5 |             10 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_TX/n_0_cur_mwr_dw_count[9]_i_1                                                                                                         | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                3 |             10 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                          | pcie_7x_0_i/inst/inst/pcie_top_i/n_0_cfg_bus_number_d[7]_i_1                                             |                3 |             16 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_TX/n_0_cur_wr_count[15]_i_1                                                                                                            | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                5 |             16 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__1                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                9 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__4                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                7 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__5                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                7 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__2                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                9 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__3                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                7 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__0                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                8 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1                                             | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                8 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__6                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |                9 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_cpld_tlp_bytecount[11]_i_1                                                                                                      | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                6 |             19 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O56[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               10 |             20 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O59                                                                                                                                 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                8 |             20 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/n_0_converge_cnt[0]_i_1__5 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/n_0_converge_cnt[0]_i_1__6 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt[0]_i_1__2 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/n_0_converge_cnt[0]_i_1__4 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_converge_cnt[0]_i_1    |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt[0]_i_1__1 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/O1                                                             | app/BMD/BMD_EP/EP_MEM/EP_MEM/O138[0]                                                                     |                7 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_converge_cnt[0]_i_1__0 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/n_0_converge_cnt[0]_i_1__3 |                6 |             22 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O53[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               13 |             28 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O62[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               13 |             28 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O61[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               14 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O63[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               14 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O4                                                                                                                          | app/BMD/BMD_EP/EP_MEM/EP_MEM/SR[0]                                                                       |                8 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_MEM/n_0_pre_wr_data[31]_i_1                                                                                                            | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               12 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O140                                                                                                                        | app/BMD/BMD_EP/EP_MEM/EP_MEM/n_0_rd_d_o[31]_i_1                                                          |               19 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_MEM/EP_MEM/n_0_mrd_perf[0]_i_1                                                                                                         | app/BMD/BMD_EP/EP_MEM/EP_MEM/SR[0]                                                                       |                8 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O108[0]                                                                                                                     | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |                7 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O3[0]                                                                                                                       | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               11 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_wr_data_o[31]_i_1                                                                                                               | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               10 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O55[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               17 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O57[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               18 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/O60[0]                                                                                                                              | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               12 |             32 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                          | app/BMD/BMD_EP/EP_MEM/EP_MEM/SR[0]                                                                       |               13 |             34 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_TX/n_0_pmwr_addr[31]_i_1                                                                                                               | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               17 |             38 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_req_tc_o[2]_i_1                                                                                                                 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               18 |             45 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_TX/n_0_cur_rd_count[15]_i_1                                                                                                            | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               26 |             54 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                          |                                                                                                          |               26 |             54 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          |                                                                                                          |               30 |             59 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_RX/n_0_cpld_found_o[31]_i_1                                                                                                            | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               23 |             64 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                          |                                                                                                                                                          |                                                                                                          |               32 |             72 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[127]_i_1                                                     | pcie_7x_0_i/inst/inst/user_reset_out                                                                     |               52 |            129 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | app/BMD/BMD_EP/EP_TX/n_0_trn_td[127]_i_1                                                                                                                 | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               68 |            130 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                             | pcie_7x_0_i/inst/inst/user_reset_out                                                                     |               49 |            134 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2           |               45 |            144 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                          | pcie_7x_0_i/inst/inst/user_reset_out                                                                     |               61 |            171 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/O1                          |               52 |            176 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                          | app/BMD/BMD_EP/EP_MEM/EP_MEM/O1                                                                          |               68 |            197 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/phy_rdy_n_int                                                      |              210 |            605 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |              231 |            722 |
|  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |                                                                                                                                                          | pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                   |              397 |           1129 |
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+


