================================================================================ 
Commit: 52d47165e8fa9fce4a7a5058a4b880b352d0e7ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:12 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2272.01
BIOS ID change from 2272.00 to 2272.01
Hsd-es-id: NO-HSD
Original commit date: Tue Jul 3 11:42:04 2018 -0700
Change-Id: I5ec760f70196cf2c0a095087ed6bf831bc01e435
Original commit hash: 3aa4cb7c3686d8f640891b53a579f670547820e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4ce39a01c9561b6f1f46b3839f20f6835a7fecf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:11 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] UART peripheral changes causing the ICL-N and ICL-refresh-N boot issue on VP-FARM and missing bios debug logs with debug BIOS - Part2
Added Pin Mux values policy override in PEI.
Hsd-es-id: No-HSD
Original commit date: Tue Jul 3 13:33:50 2018 -0700
Change-Id: Ibad9c779c433a9a9c55408a3a2fe6d65d017b417
Original commit hash: bc8f0ae0eb853389be2076c3358f4a6bc3a7ea22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf

================================================================================ 
Commit: 77e5f5b1e1ff195a7e55265cac2d6c2e067c7bd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:09 2018 -0700 
-------------------------------------------------------------------------------- 
Delimit Package C State in Bios up to Pkg C2 for B0 and C7 for B1
Limited packgeC to c6 for Astep C2 for B0 and C7 for B1
Hsd-es-id: 1605461005
Original commit date: Tue Jul 3 19:19:24 2018 +0530
Change-Id: I8209eca9fe6c8f1b9cf90c6fa803a7217bfb448c
Original commit hash: b1ef3668566ce4e175b1f3d79d989c8492f99c26

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 6085d62de92dc57ef1dab7b366a040c9e28e946b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Tue Jul 3 12:16:20 2018 -0700
Original commit date: Tue Jul 3 12:16:20 2018 -0700
Original commit hash: 7d9b6db98ad30bf87a03bdf1142c1333b692645a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl

================================================================================ 
Commit: 7cedfd3664465d1bd9994307f6432e77bdbb9c8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue Jul 3 11:59:38 2018 -0700
Original commit date: Tue Jul 3 11:59:38 2018 -0700
Original commit hash: 916869c5ef8eec71eb76fda0b8974076bf8c226b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 01c00b4df299c924cd4f0b6d1eee143dd258e900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:04 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jul 3 17:17:26 2018 +0000
Original commit date: Tue Jul 3 17:17:26 2018 +0000
Original commit hash: 7972dc89bf58a98d977519f7946b4661be492d1b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa8a2f7d579abe32d653cb64adc2e58c72078e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:03 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Enable Extended Bank Hashing feature]
Enable EBH - Extended Bank Hashing feature.
This is supported from ICL B0 and on.

Original commit date: Fri Jun 29 13:57:34 2018 -0700
Change-Id: I0d80d82215ef4645b1f0db157a6b935180648a5d
Original commit hash: c298fde284cd40c4c78fd557bac2f77da4cddf8f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: e7090d0d07c9529865b43aacad3bb41d7c6757b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:15:00 2018 -0700 
-------------------------------------------------------------------------------- 
Fix CS failure while GPIO pads locked.
EC_SLP_S0IX_N set to GpioOutputStateUnlock.
EC_SMI_LP_N set to GpioPadConfigUnlock.

Original commit date: Tue Jul 3 18:19:28 2018 +0800
Change-Id: I15a3bee7e6d34e5cd981846406ce77a6ca951ba0
Original commit hash: b2636db48ab32b864c7a4a0afd3534fdaaf2aca6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclUSds.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclYRvpC.h

================================================================================ 
Commit: 342bc55f49a5150add1fa00084ad2de953d56ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Provide flexibility for function# programming same as PCH
1. Program function number to 0 for first enabled iTBT PCIe RP
2. Return the _ADR for iTBT PCIe RP according to the function map
Hsd-es-id: 1407233932
Original commit date: Thu Jun 28 16:40:08 2018 +0800
Change-Id: I3480cb0ef2151e639fa34bf44dd369c2f6eeb6f6
Original commit hash: 6a00fbf169005254954bdddd8994b331424284f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: daa967dd55c1982d8bcf667256447d19d2aa545c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:58 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: [ICL][Security]:Bios downgrade via capsule is not getting successful from efi shell
CPU exception happens during update when BiosGaurd is enabled.
This is because there's a CPU NVS Area structure change, so the offset of BiosGuardMemAddress changes, too.
Update driver (built with an older structure) should be re-built accordingly to accommodate the change.
Besides, allocate pool for BiosGuard NVS Area to avoid memory abuse.
Also added backward compatibility for supporting older BIOS update (before v2242).

Original commit date: Fri Jun 22 18:12:51 2018 +0800
Change-Id: I1cf92d925420bb86b060c4cd4815d8ee447d50f3
Original commit hash: 9fdad9968d1e0d622e1a274484008b0dff552cce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
IceLakePlatSamplePkg/capsulebuild.bat
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf

================================================================================ 
Commit: 65c07d11dffa4f622fca07e3600b156dc72ffee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:57 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS :Rename The field name from "Board Id" to "Board Name" under BIOS page
1.Corrected Board Id & Board Name
2.Remove hard code from PeiBoardConfigLib.c

Original commit date: Mon Jun 25 17:47:38 2018 +0800
Change-Id: Iee8435eea102b2001c1505c0590fe48ae829bb57
Original commit hash: d931caa3e4c2ec18588fbb5e1a42e388660b8fa5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Include/Library/PeiDxeBoardIdsLib.h
IceLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
IceLakePlatSamplePkg/Setup/Main.vfr
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 8473be46f96833e84294925bc99487189e0894f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jul 3 00:09:04 2018 -0700
Original commit date: Tue Jul 3 00:09:04 2018 -0700
Original commit hash: 1c12c6311f30ebe17811d92cb741fa3271326765

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7da7211c5fcd74a47635a23d957325a07c0808dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue Jul 3 00:03:53 2018 -0700
Original commit date: Tue Jul 3 00:03:53 2018 -0700
Original commit hash: 7886b17796d8befeb782ae2c67a7237cc80ca5a7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bed35e93533f80133c9eb4e1a040fbeda26ceed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:54 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS need to set LTR Enable Bit for Ibtbt Root port and devices behind .
BIOS not setting the LTR causing Package C state lmited to C1/C2.
BIOS to set LTR Enable Bit during post mem.

Original commit date: Mon Jul 2 23:50:02 2018 +0530
Change-Id: I22682275c90938063abf7e3f455c7972a5a87edd
Original commit hash: 8821539c815d4a4475128450b47b77f394159bef

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/SiPkgDxeLib.dsc
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaItbtPcieLib.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/PciExpressInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: dd4f327eecf096fb7ad4ed2893900f21947ff1ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:52 2018 -0700 
-------------------------------------------------------------------------------- 
GenNvs should not update NVS ASL file and header files if there is no change
The .h file and .asl will not be generate if the original file is equal to the new one
Hsd-es-id: 1506146471
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506146471
Attestation-link: N/A
Original commit date: Fri Jun 29 16:14:33 2018 +0800
Change-Id: Ifd280a7ed42f6ccaf77e9edf33de7e6618771ed0
Original commit hash: d86c5976b33cf73ac197163caf5c433a1228cff1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: e06933f0e7022f6b172838d798c99ea90265e00b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:51 2018 -0700 
-------------------------------------------------------------------------------- 
Natural alignment check fail on CPU's Config Block
Hsd-es-id: 1506135425
Original commit date: Fri Jun 29 16:24:16 2018 +0800
Change-Id: I2730fe12927da4b4b635ee9a3adc03e0c651e545
Original commit hash: e4fdf229eaa660b6daecc4388c73948de36bc3be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTxtConfig.h

================================================================================ 
Commit: 21abc868f15716dc2e2d52499955c108bdb4216a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:46 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 2 21:12:32 2018 +0000
Original commit date: Mon Jul 2 21:12:32 2018 +0000
Original commit hash: 04830288a1ae6ae3fd6a96c491161a2b60a3af74

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b7e67c172843b6c539eabfe28d27a64434912500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:45 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Update default memory speed according to EV recommendation]
Update default DDR SAGV Mid memory speed according to EV recommendation:
 - DDR4: change from 2933 to 2667
 - LP4: no change

Original commit date: Mon Jul 2 12:55:54 2018 -0700
Change-Id: Icc8ef68e00ab8d41835272a03b913968f9fe3027
Original commit hash: b815fa7579fe4bb52e9f05d8287362a83d3a48ae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 423e8180760653276c1ffe71545be8a8a7b17603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:40 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Auto-Commit-FSP
Mon Jul 2 05:03:36 2018 -0700
Original commit date: Mon Jul 2 05:03:36 2018 -0700
Original commit hash: a11d17fb79dad773ece373f1088edabc43c90593

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h
IceLakeFspPkg/Include/FsptUpd.h

================================================================================ 
Commit: e8fa23a6367c7d7297e76d3383398f35949536c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:39 2018 -0700 
-------------------------------------------------------------------------------- 
Install HECI PPI at all times
Changed code flow so HECI PPI will be installed before ME devices initialization

Original commit date: Fri Jun 29 14:10:57 2018 +0200
Change-Id: I211181816b90a67fdfc9f5e4d5430c8106b551a3
Original commit hash: 8171dae0d1d4c8946e62a7794122779ea518a2e7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: df7b9d914312eecdd9f52c62fce6bd335948c6eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:38 2018 -0700 
-------------------------------------------------------------------------------- 
ICL_Security: Few SCT Test cases are failing.
Use Pcd to replace TPM_FALG and SIO_NAT87393

Original commit date: Mon Jul 2 13:25:02 2018 +0800
Change-Id: Ief96d4bb1504ff3bf711bd342c9db01c827ffc07
Original commit hash: 0f8e58de78d8ff6aaf371ec5114489c827970d74

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/HiiConfigAccess.c

================================================================================ 
Commit: 2e98bf289cbab6711ae151f9ccf446a1beddf037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:37 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: e76189179092fb7b4734183355ecfa582ce1b7f8
[ICL] Ctrl + P still works even after disabling AMT BIOS Features in BIOS Setup.
Resolution: Do not install DXE AMT policy if AMT BIOS feature is disabled, and move all SOL disable check before P2SB lock.
Impacted Platform: All ICL platform.
Hsd-es-id: 2203270534
Original commit date: Fri Jun 29 12:48:42 2018 +0800
Change-Id: I5866474339b80e963ebd73315cf5d7846ee8c47d
Original commit hash: 53ef2ff2ee5205ac9f97179e737928bc03bd56f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.c
IceLakeSiliconPkg/Amt/Library/DxeAsfLib/DxeAsfLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: c179953698e46b1be2c6e5b0726dd0c0b94e49d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jul 2 00:14:24 2018 -0700
Original commit date: Mon Jul 2 00:14:24 2018 -0700
Original commit hash: 94c6bebb6a519c5c381a6bbde0fcf9ac5bd21b84

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 42dc698dfa33fe79fcb5d87f281bf5529f643a49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jul 2 00:08:18 2018 -0700
Original commit date: Mon Jul 2 00:08:18 2018 -0700
Original commit hash: 7c7ae50d0a3354b0e851729cc47e0a7a58ff847e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2e647ffb75a4c2709b3a5a73a4df1d7188dd091b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Jul 2 00:04:20 2018 -0700
Original commit date: Mon Jul 2 00:04:20 2018 -0700
Original commit hash: d0ff26dab8e56eebdba822e57ed1de86658e00b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c24b06930f29f32d3b71c33844aeb955fe4184f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 2 03:38:41 2018 +0000
Original commit date: Mon Jul 2 03:38:41 2018 +0000
Original commit hash: 81e331023f9a745cc90bfc60f947f7e8579e00f8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a682ed5af897307ad77524650c83cd5507f74fbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:30 2018 -0700 
-------------------------------------------------------------------------------- 
FSP to be loaded as standard FV and PeiCore inside FSP can dispatch PEIMs from boot loader
This is Phase #3.
Api/Dispatch/Edk Mode is booting to Windows 10 and S3 successfully.

Original commit date: Fri Jun 29 15:44:52 2018 +0800
Change-Id: I4a10c17aa702720ca697b3db52d34c85df870b94
Original commit hash: 245b58648ee5a5b7d69001e75da6163d55c1b7d0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.inf
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
IceLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
IceLakeFspPkg/Library/MmPciCf8Lib/MmPciCf8Lib.inf
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreT.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Include/Library/MmPciLib.h
IceLakeSiliconPkg/Include/Library/SiPolicyLib.h
IceLakeSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.c
IceLakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.inf
IceLakeSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitLib.inf
IceLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFvi.c
IceLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
IceLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/BiosLockLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/PeiDxeSmmBiosLockLib.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitFsp.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.inf
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.inf

================================================================================ 
Commit: a0f935b8933066e2b717d2d19661a635590238fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jul 1 00:08:43 2018 -0700
Original commit date: Sun Jul 1 00:08:43 2018 -0700
Original commit hash: 6e6f3b5f836568dfebeb3626c028fccff9c9f572

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c6fe02882e206fe0bb71636bc19b361db0514807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun Jul 1 00:04:06 2018 -0700
Original commit date: Sun Jul 1 00:04:06 2018 -0700
Original commit hash: ae52444a75b4dd13030a347e0c54a52fa5c0e6a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d5ad631423cea0b7741ad769e9f3f3367d3f64b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat Jun 30 00:08:16 2018 -0700
Original commit date: Sat Jun 30 00:08:16 2018 -0700
Original commit hash: 5c8bfb6b6b8876325a353d873ce1e6394bdd0083

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 80f0d30c40d87460ef2d5e139c751659beced914 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:21 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH]Create a generic LibPcieFindCapId () and FindExtCapId () functions in Silicon Package which can be used by any SI driver.
Moved over some useful functions from PchPciExpressHelpersLibrary to a new library which is accessible by any SI driver

Original commit date: Fri Jun 8 19:31:17 2018 -0700
Change-Id: If5bb6ca06a643e07d9b45bce73ff44da64528e97
Original commit hash: 61babf71ea996bc148f72bf860060adf267c1c73

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeSiliconPkg/Include/Library/PciExpressHelpersLib.h
IceLakeSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.c
IceLakeSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.inf
IceLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PeiDxeSmmPchPciExpressHelpersLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 02d3a55788f19189abbab341c026b3730e7dda95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:18 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 29 17:50:37 2018 +0000
Original commit date: Fri Jun 29 17:50:37 2018 +0000
Original commit hash: bcdfcdd2dae247b244437de542ad93583b27eb07

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 587e5d0b3f28585d58ab5d972154746e822cded0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][ICL C0 updates from CTE]
ICL C0 register updates from CTE.
Additional change:
 - MrcSetCpuInformation() was duplicated in MemoryInit.c and MrcOemPlatform.c - moved it to MrcGeneral.c to have the same code used by both full BIOS and MiniBios.

Original commit date: Thu Jun 28 17:45:59 2018 -0700
Change-Id: Icdf3ba0e67ad11090fa71fad8f34a93a816b7005
Original commit hash: 5870362a42247c1a15266b20a265ec6918cc5be5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl2xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl3xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl6xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl2xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl3xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl6xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h

================================================================================ 
Commit: 8ef5c5966f1c95230937ba63d716e1510159bdcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:10 2018 -0700 
-------------------------------------------------------------------------------- 
ICL_Security: Few SCT Test cases are failing.
Fix SCT Test fail.
1. Sync HiiConfigAccess.c solution. For SCT HiiTest
2. Sync DxePlatformImageVerificationLib.c solution. For SCT ImageServicesTest will hang.

Original commit date: Fri Jun 29 13:38:17 2018 +0800
Change-Id: I0de4f7f00d68f5e52cc12eabb12c7b446c4d1d95
Original commit hash: be252a28dbd0e2f8c7f80e7b9c9733d079c5166b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Setup.h
IceLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
IceLakePlatSamplePkg/Setup/Boot.vfr
IceLakePlatSamplePkg/Setup/HiiConfigAccess.c
IceLakePlatSamplePkg/Setup/Setup.c
IceLakePlatSamplePkg/Setup/SetupPrivate.h

================================================================================ 
Commit: de59c88d443c190d94f41e20e6872bdfd0e14ccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Jun 29 00:09:03 2018 -0700
Original commit date: Fri Jun 29 00:09:03 2018 -0700
Original commit hash: 140db108f282ae4c48f1987d4b1a94adf8fa7a9d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 32ffa3ff76757da4eb637218db34f26edfe5bc99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Jun 29 00:03:16 2018 -0700
Original commit date: Fri Jun 29 00:03:16 2018 -0700
Original commit hash: 23d36b781f834bf64bcc680f93358ea8eebdb983

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8047ea0ac051b05b173e1831f7ef4208f9cc1cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:05 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL UN] Adding GPP_H8 definition for ICL UN due to board documentation miss(DP_INT_HPD_MAS)
Take 2: Moving GPIO definito from YN to UN GPIO table.
Hsd-es-id: 1407310081
Original commit date: Thu Jun 28 16:43:54 2018 -0700
Change-Id: I11419f77255142649f1937263d2948307703da17
Original commit hash: 1c993498c9758ce1cafd8bfe9b341135277622fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: 6f19c1ca21962469df305cea205d9520ad9532f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:02 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 28 23:03:42 2018 +0000
Original commit date: Thu Jun 28 23:03:42 2018 +0000
Original commit hash: b62f39428aaceb454fecd829255e5ae03d38b8cc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b974476fefab39389d05b1e058c1d49b0408a839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:14:02 2018 -0700 
-------------------------------------------------------------------------------- 
[Natural alignment check fail on MEMORY_CONFIG_NO_CRC and MEMORY_CONFIGURATION]
1. Aligned PlatformMemorySize inside MEMORY_CONFIG_NO_CRC to be on 8-byte boundary.
2. Removed BerEnable / BerAddress[4] - not used in ICL MRC.
3. Also removed DCTT parameters from Setup code - not used in ICL MRC.

Original commit date: Wed Jun 27 16:14:52 2018 -0700
Change-Id: I68bf237a0124424a76995d69d7cfca80b31f5967
Original commit hash: 18bdca872507a87af50e0b89e314cdcdca00de98

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 32e510ceadd7f1de99ac69f164105b2fa487b1db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:57 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 28 19:22:15 2018 +0000
Original commit date: Thu Jun 28 19:22:15 2018 +0000
Original commit hash: 14fc02550e89b378381ab19da3fc82c5b66d39ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93cead51e17bc31a635ebc49bb535377f7cf1801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:56 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Update DRAM address decode/encode routines to ICL]
Updated to the lastest ICL code:
-Removed DDR3 & wio2 config cases
-Removed BER registers
-Added EBH (Enhanced Bank Enable) with XaB and XbB

Original commit date: Wed Jun 13 12:03:22 2018 -0700
Change-Id: Idfb204160ec5bef047cc470db3bbc40662733fba
Original commit hash: af8f97cbd4c63836e00f1478c4e45a3a48fe722d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 0e3970bba736c170ea527b98929588f2e2dc2a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:54 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Thu Jun 28 12:00:06 2018 -0700
Original commit date: Thu Jun 28 12:00:06 2018 -0700
Original commit hash: 0829b89dc84e73cc503cc76746257a84c67d1c43

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 0d758e67f3f150fc252cc4e9422a51e450533910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:49 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Please add info text on Platform Information Menu / PCH Information to display "PMC Patch Version"
Resolution: Add new Heci command to get image FW version.
Impacted Platform: All ICL platform.
Hsd-es-id: 2202320125
Original commit date: Tue Jun 26 17:45:34 2018 +0800
Change-Id: I1295bfeadf9711bfc7e1bc28c18b2cb150f0723f
Original commit hash: 233caa0a47d56d12cb5fd47bf80732028f15d7d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/Main.vfr
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 833d9c8c3d587ada0c43ccbfc91e936482b56374 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:46 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Use DXE policy for any features that are only in used in DXE
1.Fix the error that mNumOfDevAspmOverride is always 0.
2.Fix the system hang when mPcieDeviceTable is not provided.

Original commit date: Thu Jun 28 13:44:03 2018 +0800
Change-Id: I1bc1ffbdcde531cfb4c7c82fcc521e4f6fbdd2d9
Original commit hash: 6c0c178a74d810375d53701621b0a3f1004c126d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: 4e6343558457f2a96af2e02d4c93c1879542a146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:45 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Klocwork issues for ME and AMT based on ICL Release_2254_00
Resolution: fix KW scan issue based on the report.
Impacted Platform: All ICL platform.
Hsd-es-id: 1506109017
Original commit date: Wed Jun 27 15:22:04 2018 +0800
Change-Id: I3663f744f2b3010ed05d4395ed50978a4e45de5a
Original commit hash: a53b3d19e8fbaeefe7d7ed6fdaba2136f7ccef5a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/Inventory.c
IceLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/bhp_impl_ta.c

================================================================================ 
Commit: d338412a10b573e8360f63d6c5c45e22ab7b07e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu Jun 28 00:08:42 2018 -0700
Original commit date: Thu Jun 28 00:08:42 2018 -0700
Original commit hash: c59500b70a0d6fbab28538683e785d1b6b849eff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b095065d9c9d568e65c62b7711acaf2854bb0cff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu Jun 28 00:04:03 2018 -0700
Original commit date: Thu Jun 28 00:04:03 2018 -0700
Original commit hash: 353f047be883ce877504e23c0856156eada1c3df

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4da7381e5e6cb36276c3324241b21abf786c23b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:42 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Natural alignment check fail on TCSS_PEI_CONFIG
Hsd-es-id: 1506135387
Original commit date: Wed Jun 27 17:21:05 2018 +0800
Change-Id: I573036bfd1f2c918f1ae6ef6417bc67fc77bae1f
Original commit hash: 835c27287e29ff8b67bf64ae0da8aa0a77f91714

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h

================================================================================ 
Commit: 15d55ae016d9746dc5f8e238b1ede6f7bf4e32a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:41 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Clean up source files
1. Do not use tab characters
2. No trailing white space in one line
3. All files must end with CRLF
Hsd-es-id: 222855
Original commit date: Wed Jun 27 16:33:57 2018 +0800
Change-Id: I364e03ab7ba929af83dbd2651b82aac4a1db3272
Original commit hash: ea7da017b44de6b827f0a627753f05b75e11718d

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcd.c
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcd.inf
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcdStr.uni
BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothAttribute.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothConfigGetData.c
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManager.uni
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
BpCommonPkg/Bluetooth/BluetoothHidDxe/BluetoothHidDxe.c
BpCommonPkg/Bluetooth/Library/HidLib/HidLib.c
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
BpCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
BpCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
BpCommonPkg/Csm/TcgLegacy/Tis.c
BpCommonPkg/Csm/TcgLegacy/TpmComm.c
BpCommonPkg/Csm/TcgLegacy/TpmComm.h
BpCommonPkg/Include/Library/BeepLib.h
BpCommonPkg/Include/Library/CmosAccessLib.h
BpCommonPkg/Include/Library/TraceHubDebugLib.h
BpCommonPkg/Include/Library/Usb3DebugPortLib.h
BpCommonPkg/Include/Library/Usb3DebugPortParameterLib.h
BpCommonPkg/Library/BeepLibNull/BeepLibNull.c
BpCommonPkg/Library/BeepLibNull/BeepLibNull.inf
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.c
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.inf
BpCommonPkg/Library/DxeCoreFpdtPerformanceLib/DxeCoreFpdtPerformanceLib.c
BpCommonPkg/Library/PciHostBridgeLibPciHostBridgePlatformProtocol/PciHostBridgeLibPciHostBridgePlatformProtocol.c
BpCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.c
BpCommonPkg/Library/PlatformBeepMapLibNull/PlatformBeepMapLibNull.inf
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.c
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.inf
BpCommonPkg/Library/PlatformPostCodeMapLibNull/PlatformPostCodeMapLibNull.inf
BpCommonPkg/Library/PropertySetCoreVariablesLib/PropertySetCoreVariablesLibNullClass.c
BpCommonPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleCommon.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleCommon.h
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcg2TxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcg2TxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcgTxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcgTxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTxtOneTouchPpVendorLibSampleCommon.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/TxtOneTouchData.h
BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.c
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.inf
BpCommonPkg/Tools/FCE/ReadMe.txt
BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h
BpCommonPkg/Tools/FCE/Source/FCE/Common.c
BpCommonPkg/Tools/FCE/Source/FCE/Common.h
BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.h
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.h
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/Variable.c
BpCommonPkg/Tools/FCE/Source/FCE/Variable.h
BpCommonPkg/Tools/FCE/Source/FCE/VariableCommon.h
BpCommonPkg/Tools/FMMT/ReadMe.txt
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.h
BpCommonPkg/Tools/GenBiosId/GenBiosId.c
BpCommonPkg/Tools/KeyEnroll/HowToBuild.txt
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h
BpCommonPkg/Tools/KeyEnroll/Unaligned.c
BpCommonPkg/Tools/KeyEnroll/Variable.c
BpCommonPkg/Tools/KeyEnroll/Variable.h
BpCommonPkg/Tools/KeyEnroll/VariableCommon.h
BpCommonPkg/Tools/SignFv/SignFv.c
BpCommonPkg/Tools/SignFv/SignFv.h
BpCommonPkg/Tools/UniTool/UniTool.py
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.asl
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.c
BpCommonPkg/Universal/FpdtPei/FpdtPei.c
BpCommonPkg/Universal/HashDxeCrypto/Driver.c
BpCommonPkg/Universal/HashDxeCrypto/Driver.h
BpCommonPkg/Universal/HashDxeCrypto/HashDxeCrypto.c
BpCommonPkg/Universal/HashDxeCrypto/HashDxeCrypto.inf
BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
BpCommonPkg/Universal/HddPassword2/HddPasswordStrings.uni
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/TpmProvision/TpmProvision.c
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.inf
BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 67e217b617cdcbb9801110d4b492e15623dff4dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:32 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Title: [ICL YN] System hangs during boot to windows, pointing to outstanding CPU reads to xHCI"
This reverts commit 558bd4527d88b78d1211aed59212c30dc9afd655 which is a work-around to enable windows boot for ICL YN platform.
Hsd-es-id: 1407048612
Original commit date: Wed Jun 20 13:23:09 2018 -0700
Change-Id: I3166326bc07df34a1057f6d7d441b24776641d59
Original commit hash: df896d0a5dbdb9a59eb94b584fa2d666e10134fd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: a26a8458e06c394e58909570ea35ce0a6ed272bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Wed Jun 27 11:59:10 2018 -0700
Original commit date: Wed Jun 27 11:59:10 2018 -0700
Original commit hash: 81b0300df45bde10379b930781a447e9f03d4161

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 394257df1f00347e96317fc2ffd79af4da8d4c8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:30 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL UN] Adding GPP_H8 definition for ICL UN due to board documentation miss(DP_INT_HPD_MAS)
Hsd-es-id: 1407310081
Original commit date: Tue Jun 26 16:34:20 2018 -0700
Change-Id: I6cead902c0932a506884ba27e7cdacf1bdc2b545
Original commit hash: 3c53b5817bb8210e02ee2838bd718cd40b44ec13

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: ac7f6bc5f4262cf1dc24ae668d3a1c8d2f7f635b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed Jun 27 00:08:39 2018 -0700
Original commit date: Wed Jun 27 00:08:39 2018 -0700
Original commit hash: 85861d88620ed2d907766bea7177b08fe2aa6439

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5d29007c99d67ccea47657e7552213c4337c6ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed Jun 27 00:03:33 2018 -0700
Original commit date: Wed Jun 27 00:03:33 2018 -0700
Original commit hash: 6b201ffee47e79af4387c48b79722db2660b177d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ea6c432a44e1854744df751a2eb56aa0b1975386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:23 2018 -0700 
-------------------------------------------------------------------------------- 
VS2017 build support in ICL
VS2017 build support.
Hsd-es-id: 1406783968
Original commit date: Wed Jun 27 10:27:32 2018 +0800
Change-Id: Ia50b7d0f80ea02a454befe717d36078f1d34fb46
Original commit hash: a8ea0671f5a151e7e2e1b123d1ac8be0e525a71e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/AcpiTimerLib.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmiHandler.c
IceLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
IceLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/prebuild.bat
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf

================================================================================ 
Commit: fa6c56cc0d8da09800b1e8ce1952b937fc82a342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:21 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Broken chain of trust in SecureBoot
Port of multiple security fixes from CNL.

Original commit date: Mon Jun 11 21:22:44 2018 -0700
Change-Id: Ia395ca214ea0f5d8d8c37d64953b99c810c1e431
Original commit hash: 255f36bc967a8ef1b796d4e605319a0f9af79c3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/BiosInfo/BiosInfo.c
IceLakePlatSamplePkg/BiosInfo/BiosInfo.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: 839a5e17c675c42527fd735780d9281a6d9c8fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:18 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 26 22:41:06 2018 +0000
Original commit date: Tue Jun 26 22:41:06 2018 +0000
Original commit hash: 431f9df6567539b0675c1ff0103c9c5a84eb939b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1d71f06a37216d09c1ee3d46c8f1ca8ca85fe43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][2LM]Moving the 2LM post_ddr initialization earlier in the MRC phase.
Moving the 2LM post DDR initialization of Astro and FMHC earlier in the MRC phase,
after the detection of the near memory size and after setting the memory map.

Original commit date: Wed Jun 20 11:52:07 2018 -0700
Change-Id: Ice67fa63dc4f4980d0cd3b342193079508bb0b08
Original commit hash: 7db2b7cad6d3955a4321081113c89e1cd3f8af6a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: bf17f3a16fc93259ee0f46b8ac097bb6dab3fa87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:16 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Unexpected Serial Library Features in ICL RC 2222
Expose ACPI Variables for external reference
Add PowerGating Handling for UART so it ready to use in SEC/PEI in PCI mode.
Hsd-es-id: 2204160607
Original commit date: Tue Jun 19 14:42:48 2018 -0700
Change-Id: I181e3be0b3bbf8aa2da4783fd8d5c87e9e50d3e8
Original commit hash: 829b692fe284cf23f398136a9d02e80860f7650a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 7ea3b6b760300f4ce1f226f150e07c045e61af78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:15 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 26 20:37:28 2018 +0000
Original commit date: Tue Jun 26 20:37:28 2018 +0000
Original commit hash: 374a9fee650fd26f18315a761231d252f9fa4978

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77ac104680c86b25c4f5061a02639703b4c05ddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Tue Jun 26 12:18:48 2018 -0700
Original commit date: Tue Jun 26 12:18:48 2018 -0700
Original commit hash: 77cc86460a7ca2e43bd94ce166761a266f56b552

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl

================================================================================ 
Commit: 9e6c005b3055bdcddbf01b329d4bd1cd0c740f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:12 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue Jun 26 11:59:37 2018 -0700
Original commit date: Tue Jun 26 11:59:37 2018 -0700
Original commit hash: 9ac525989d5a51c44a0eb217aea44536c40e970f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 98ec3ea1c1e9ec76f086528c32545e6b2786063e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:11 2018 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for CPU based on ICL Release_2254_00
Hsd-es-id: 1605357713
Original commit date: Mon Jun 25 17:51:57 2018 -0700
Change-Id: Ie3d5e2a8d4b5a65e720b46cd1994915131deabe7
Original commit hash: fed1f889a5f5fa9784d08b351bba54bf6e72155c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

================================================================================ 
Commit: 2f4b2de60864a981fa314c18e8789b3eaed49b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:06 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1011
Integrate  ICL GOP 14.0.1011 released by GOP team

Original commit date: Tue Jun 26 14:29:26 2018 +0530
Change-Id: If36d4f4d4c1a156fa85d91bf958a1a664922fe1a
Original commit hash: f469161f434d348195977f7169ddb99eb1bd93c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: e983a0174921afb86f918105ce36ad2d0e8581a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:05 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 26 17:38:58 2018 +0000
Original commit date: Tue Jun 26 17:38:58 2018 +0000
Original commit hash: 2d6cd8d6c27a6b05ab32ecc47818b01eae2ea487

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9548b54bedcbd58a32e860b6e6a9c277691ca3e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:05 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Klocwork issues for MRC based on ICL Release_2254_00
Initialized 'MarginCheckL2Table' array elements in this MrcMarginLimitCheck() function.

Original commit date: Mon Jun 25 17:53:36 2018 -0700
Change-Id: I1775e3e5c9d353df110dab918cf68700390254fe
Original commit hash: f3dbb3382e21c175ea75e712a63acc215872c520

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: ca8f68f8be104f64104f320cd2d040dfd266b133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:13:04 2018 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW2518
Updated ICL VR override tables for VR and PM overrides

Original commit date: Mon Jun 25 12:18:42 2018 -0700
Change-Id: Ic55fc962c1c7a7c9dcaffeb532e2220c0981da5d
Original commit hash: 04399eb249889320d32b356570fbfaab9d2e0ead

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 1009f1100a1e34a6965fb1985f60a34b1764c65b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:12:59 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-R][PEG] PCIe PEG Gen4 support
 Added Sa PCIe Gen4 support code which is under restricted.

Original commit date: Fri Jun 15 18:14:46 2018 +0530
Change-Id: I39cbf9a107f24f63250f790d3dc64a8d81c3c44a
Original commit hash: c570cf26f4b495e7ec7e7d60c9de2721fd465eb4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/OemSetup.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Private/SaPegHob.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaPciExpressLib.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

================================================================================ 
Commit: 8203ac89c3cfb602955b8591ba59d206bf2bd080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:12:57 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix pin muxing in GPIO IP for UART peripheral - Part2
UART0 and UART2 removed from GpioGetNativePadByFunction.
Proper pin muxing definitions for UART0 and UART2 added.
Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1806247389
Original commit date: Thu Jun 21 11:06:35 2018 +0200
Change-Id: Ib519d8781037989e13d5a95982675b1e0a1bd36d
Original commit hash: 440e221b0af9f5619d9c0defdf366e121760fb67

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/GpioPinsIclN.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 77ba78a2e563813b8e04aacf0ba6f36bf50b6abb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:12:56 2018 -0700 
-------------------------------------------------------------------------------- 
IcePlatSamplePkg: Add missing override tag
Hsd-es-id: 1504760429
Original commit date: Tue Jun 26 16:02:40 2018 +0800
Change-Id: I244702577ebc92d9d6c56aa4089121c91b5e0b4f
Original commit hash: fd7d01570a125b2dc34ed6fe932f289f73e8dc27

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h

================================================================================ 
Commit: 3f8be7926ce40e53384da9e66bc07b1463d7d139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:12:54 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jun 26 00:10:20 2018 -0700
Original commit date: Tue Jun 26 00:10:20 2018 -0700
Original commit hash: 7417915e1eebdcfe97cb940325dd7b0239bac1aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7c6f648dd92d98749faba5ee758450d0c64e4dfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:12:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Original commit date: Tue Jun 26 00:03:48 2018 -0700
Original commit hash: 968618a2dc78831501c1f2d7fa65b8893a0bfb83

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcd.c
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcd.inf
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcdStr.uni
BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothAttribute.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothConfigGetData.c
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManager.uni
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
BpCommonPkg/Bluetooth/BluetoothHidDxe/BluetoothHidDxe.c
BpCommonPkg/Bluetooth/Library/HidLib/HidLib.c
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
BpCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
BpCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
BpCommonPkg/Csm/TcgLegacy/Tis.c
BpCommonPkg/Csm/TcgLegacy/TpmComm.c
BpCommonPkg/Csm/TcgLegacy/TpmComm.h
BpCommonPkg/Include/Library/BeepLib.h
BpCommonPkg/Include/Library/CmosAccessLib.h
BpCommonPkg/Include/Library/TraceHubDebugLib.h
BpCommonPkg/Include/Library/Usb3DebugPortLib.h
BpCommonPkg/Include/Library/Usb3DebugPortParameterLib.h
BpCommonPkg/Library/BeepLibNull/BeepLibNull.c
BpCommonPkg/Library/BeepLibNull/BeepLibNull.inf
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.c
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.inf
BpCommonPkg/Library/DxeCoreFpdtPerformanceLib/DxeCoreFpdtPerformanceLib.c
BpCommonPkg/Library/PciHostBridgeLibPciHostBridgePlatformProtocol/PciHostBridgeLibPciHostBridgePlatformProtocol.c
BpCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.c
BpCommonPkg/Library/PlatformBeepMapLibNull/PlatformBeepMapLibNull.inf
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.c
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.inf
BpCommonPkg/Library/PlatformPostCodeMapLibNull/PlatformPostCodeMapLibNull.inf
BpCommonPkg/Library/PropertySetCoreVariablesLib/PropertySetCoreVariablesLibNullClass.c
BpCommonPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleCommon.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleCommon.h
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcg2TxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcg2TxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcgTxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcgTxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTxtOneTouchPpVendorLibSampleCommon.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/TxtOneTouchData.h
BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.c
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.inf
BpCommonPkg/Tools/FCE/ReadMe.txt
BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h
BpCommonPkg/Tools/FCE/Source/FCE/Common.c
BpCommonPkg/Tools/FCE/Source/FCE/Common.h
BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.h
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.h
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/Variable.c
BpCommonPkg/Tools/FCE/Source/FCE/Variable.h
BpCommonPkg/Tools/FCE/Source/FCE/VariableCommon.h
BpCommonPkg/Tools/FMMT/ReadMe.txt
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.h
BpCommonPkg/Tools/GenBiosId/GenBiosId.c
BpCommonPkg/Tools/KeyEnroll/HowToBuild.txt
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h
BpCommonPkg/Tools/KeyEnroll/Unaligned.c
BpCommonPkg/Tools/KeyEnroll/Variable.c
BpCommonPkg/Tools/KeyEnroll/Variable.h
BpCommonPkg/Tools/KeyEnroll/VariableCommon.h
BpCommonPkg/Tools/SignFv/SignFv.c
BpCommonPkg/Tools/SignFv/SignFv.h
BpCommonPkg/Tools/UniTool/UniTool.py
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.asl
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.c
BpCommonPkg/Universal/FpdtPei/FpdtPei.c
BpCommonPkg/Universal/HashDxeCrypto/Driver.c
BpCommonPkg/Universal/HashDxeCrypto/Driver.h
BpCommonPkg/Universal/HashDxeCrypto/HashDxeCrypto.c
BpCommonPkg/Universal/HashDxeCrypto/HashDxeCrypto.inf
BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
BpCommonPkg/Universal/HddPassword2/HddPasswordStrings.uni
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/TpmProvision/TpmProvision.c
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.inf
BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/AcpiTimerLib.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientSiliconPkg/Tools/GenNvs/GenNvs.py
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.inf
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h
IceLakeFspPkg/Include/FsptUpd.h
IceLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
IceLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
IceLakeFspPkg/Library/MmPciCf8Lib/MmPciCf8Lib.inf
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreT.inf
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/BiosInfo/BiosInfo.c
IceLakePlatSamplePkg/BiosInfo/BiosInfo.inf
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclUSds.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclYRvpC.h
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmiHandler.c
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspWrapperPlatformLib.c
IceLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformResetLib/DxeFspWrapperPlatformResetLib.c
IceLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformResetLib/DxeFspWrapperPlatformResetLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Include/Library/PeiDxeBoardIdsLib.h
IceLakePlatSamplePkg/Include/OemSetup.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Include/Setup.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
IceLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/Boot.vfr
IceLakePlatSamplePkg/Setup/HiiConfigAccess.c
IceLakePlatSamplePkg/Setup/Main.vfr
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/SaSetup.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.c
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakePlatSamplePkg/Setup/SetupPrivate.h
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh
IceLakePlatSamplePkg/capsulebuild.bat
IceLakePlatSamplePkg/prebuild.bat
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/Inventory.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.c
IceLakeSiliconPkg/Amt/Library/DxeAsfLib/DxeAsfLib.c
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTxtConfig.h
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
IceLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Include/Library/MmPciLib.h
IceLakeSiliconPkg/Include/Library/PciExpressHelpersLib.h
IceLakeSiliconPkg/Include/Library/SiPolicyLib.h
IceLakeSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.c
IceLakeSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.inf
IceLakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.c
IceLakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.inf
IceLakeSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitLib.inf
IceLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFvi.c
IceLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
IceLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
IceLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/bhp_impl_ta.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/Include/GpioPinsIclN.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/BiosLockLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/PeiDxeSmmBiosLockLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PeiDxeSmmPchPciExpressHelpersLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitFsp.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SiPkgDxeLib.dsc
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/Include/Private/SaPegHob.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaPciExpressLib.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl2xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl3xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl6xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl2xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl3xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl6xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/PciExpressInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.inf
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.inf

================================================================================ 
Commit: a718eb9ffd53945ca02fdcf12b59d19acfecefc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:37 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2272.01
BIOS ID change from 2272.00 to 2272.01
Hsd-es-id: NO-HSD
Original commit date: Tue Jul 3 11:42:04 2018 -0700
Change-Id: I5ec760f70196cf2c0a095087ed6bf831bc01e435
Original commit hash: 3aa4cb7c3686d8f640891b53a579f670547820e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 61b9714e81e1dfdfda7b091d18e6e9e59240193c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:36 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] UART peripheral changes causing the ICL-N and ICL-refresh-N boot issue on VP-FARM and missing bios debug logs with debug BIOS - Part1
Added Pin Mux values policy override in PEI
Hsd-es-id: No-HSD
Original commit date: Tue Jul 3 13:33:50 2018 -0700
Change-Id: Ibad9c779c433a9a9c55408a3a2fe6d65d017b417
Original commit hash: bc8f0ae0eb853389be2076c3358f4a6bc3a7ea22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf

================================================================================ 
Commit: 125b6e85885afaeadaa41f8d95a6758dd332329d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:34 2018 -0700 
-------------------------------------------------------------------------------- 
Delimit Package C State in Bios up to Pkg C2 for B0 and C7 for B1
Limited packgeC to c6 for Astep C2 for B0 and C7 for B1
Hsd-es-id: 1605461005
Original commit date: Tue Jul 3 19:19:24 2018 +0530
Change-Id: I8209eca9fe6c8f1b9cf90c6fa803a7217bfb448c
Original commit hash: b1ef3668566ce4e175b1f3d79d989c8492f99c26

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 7f41e7c1477ace9df07350a20ba3090ddd0d1e5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Tue Jul 3 12:16:20 2018 -0700
Original commit date: Tue Jul 3 12:16:20 2018 -0700
Original commit hash: 7d9b6db98ad30bf87a03bdf1142c1333b692645a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl

================================================================================ 
Commit: 9aa0a74bac68f1e00801fc437718c6fdc137445f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue Jul 3 11:59:38 2018 -0700
Original commit date: Tue Jul 3 11:59:38 2018 -0700
Original commit hash: 916869c5ef8eec71eb76fda0b8974076bf8c226b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: efa293e5a4aaf74d7062f0f435b652c668af62cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:28 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jul 3 17:17:26 2018 +0000
Original commit date: Tue Jul 3 17:17:26 2018 +0000
Original commit hash: 7972dc89bf58a98d977519f7946b4661be492d1b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2915cd15d5c5f762161fe5a362ca6a6d0159798a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:27 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Enable Extended Bank Hashing feature]
Enable EBH - Extended Bank Hashing feature.
This is supported from ICL B0 and on.

Original commit date: Fri Jun 29 13:57:34 2018 -0700
Change-Id: I0d80d82215ef4645b1f0db157a6b935180648a5d
Original commit hash: c298fde284cd40c4c78fd557bac2f77da4cddf8f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: a6db8f04ebee8c7851ddfea88a1e44646324159f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:23 2018 -0700 
-------------------------------------------------------------------------------- 
Fix CS failure while GPIO pads locked.
EC_SLP_S0IX_N set to GpioOutputStateUnlock.
EC_SMI_LP_N set to GpioPadConfigUnlock.

Original commit date: Tue Jul 3 18:19:28 2018 +0800
Change-Id: I15a3bee7e6d34e5cd981846406ce77a6ca951ba0
Original commit hash: b2636db48ab32b864c7a4a0afd3534fdaaf2aca6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclUSds.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclYRvpC.h

================================================================================ 
Commit: 1241b048ada002cce09513a9004faacd40c29468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Provide flexibility for function# programming same as PCH
1. Program function number to 0 for first enabled iTBT PCIe RP
2. Return the _ADR for iTBT PCIe RP according to the function map
Hsd-es-id: 1407233932
Original commit date: Thu Jun 28 16:40:08 2018 +0800
Change-Id: I3480cb0ef2151e639fa34bf44dd369c2f6eeb6f6
Original commit hash: 6a00fbf169005254954bdddd8994b331424284f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: ea49119b3b6cf4bc655428737fd3fbc85f292014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:21 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: [ICL][Security]:Bios downgrade via capsule is not getting successful from efi shell
CPU exception happens during update when BiosGaurd is enabled.
This is because there's a CPU NVS Area structure change, so the offset of BiosGuardMemAddress changes, too.
Update driver (built with an older structure) should be re-built accordingly to accommodate the change.
Besides, allocate pool for BiosGuard NVS Area to avoid memory abuse.
Also added backward compatibility for supporting older BIOS update (before v2242).

Original commit date: Fri Jun 22 18:12:51 2018 +0800
Change-Id: I1cf92d925420bb86b060c4cd4815d8ee447d50f3
Original commit hash: 9fdad9968d1e0d622e1a274484008b0dff552cce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
IceLakePlatSamplePkg/capsulebuild.bat
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf

================================================================================ 
Commit: 99d7923f2d76ade535ac84cab0b82c674e75fe9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:20 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS :Rename The field name from "Board Id" to "Board Name" under BIOS page
1.Corrected Board Id & Board Name
2.Remove hard code from PeiBoardConfigLib.c

Original commit date: Mon Jun 25 17:47:38 2018 +0800
Change-Id: Iee8435eea102b2001c1505c0590fe48ae829bb57
Original commit hash: d931caa3e4c2ec18588fbb5e1a42e388660b8fa5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Include/Library/PeiDxeBoardIdsLib.h
IceLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
IceLakePlatSamplePkg/Setup/Main.vfr
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: a5d658d54a85cdd7861ac6836b3ee7ddbcd475a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jul 3 00:09:04 2018 -0700
Original commit date: Tue Jul 3 00:09:04 2018 -0700
Original commit hash: 1c12c6311f30ebe17811d92cb741fa3271326765

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7d2532a81ae7e22a6f1fe6a666c54999b647f363 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue Jul 3 00:03:53 2018 -0700
Original commit date: Tue Jul 3 00:03:53 2018 -0700
Original commit hash: 7886b17796d8befeb782ae2c67a7237cc80ca5a7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 87862ce93dd44aa83e7ff0e57e5a312fd19e4196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:17 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS need to set LTR Enable Bit for Ibtbt Root port and devices behind .
BIOS not setting the LTR causing Package C state lmited to C1/C2.
BIOS to set LTR Enable Bit during post mem.

Original commit date: Mon Jul 2 23:50:02 2018 +0530
Change-Id: I22682275c90938063abf7e3f455c7972a5a87edd
Original commit hash: 8821539c815d4a4475128450b47b77f394159bef

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/SiPkgDxeLib.dsc
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaItbtPcieLib.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/PciExpressInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: b55abf2b0d5e3fead40c3403fa5181072209ac77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:14 2018 -0700 
-------------------------------------------------------------------------------- 
GenNvs should not update NVS ASL file and header files if there is no change
The .h file and .asl will not be generate if the original file is equal to the new one
Hsd-es-id: 1506146471
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506146471
Attestation-link: N/A
Original commit date: Fri Jun 29 16:14:33 2018 +0800
Change-Id: Ifd280a7ed42f6ccaf77e9edf33de7e6618771ed0
Original commit hash: d86c5976b33cf73ac197163caf5c433a1228cff1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: dee33f3a4576293506f806614ea83cbef68a89ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:13 2018 -0700 
-------------------------------------------------------------------------------- 
Natural alignment check fail on CPU's Config Block
Hsd-es-id: 1506135425
Original commit date: Fri Jun 29 16:24:16 2018 +0800
Change-Id: I2730fe12927da4b4b635ee9a3adc03e0c651e545
Original commit hash: e4fdf229eaa660b6daecc4388c73948de36bc3be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTxtConfig.h

================================================================================ 
Commit: 2e49d80bd2d25bdc3fcb70d84ce01588247bc7c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:09 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 2 21:12:32 2018 +0000
Original commit date: Mon Jul 2 21:12:32 2018 +0000
Original commit hash: 04830288a1ae6ae3fd6a96c491161a2b60a3af74

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0438e7c20140d1fc01a9c46effed7193533adc31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:08 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Update default memory speed according to EV recommendation]
Update default DDR SAGV Mid memory speed according to EV recommendation:
 - DDR4: change from 2933 to 2667
 - LP4: no change

Original commit date: Mon Jul 2 12:55:54 2018 -0700
Change-Id: Icc8ef68e00ab8d41835272a03b913968f9fe3027
Original commit hash: b815fa7579fe4bb52e9f05d8287362a83d3a48ae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 667f1dae9cbabd2eae56901a0a4d45a1da013413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:03 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Auto-Commit-FSP
Mon Jul 2 05:03:36 2018 -0700
Original commit date: Mon Jul 2 05:03:36 2018 -0700
Original commit hash: a11d17fb79dad773ece373f1088edabc43c90593

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h
IceLakeFspPkg/Include/FsptUpd.h

================================================================================ 
Commit: 53e6620e42799c60a1ba33591b49736f03963b46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:02 2018 -0700 
-------------------------------------------------------------------------------- 
Install HECI PPI at all times
Changed code flow so HECI PPI will be installed before ME devices initialization

Original commit date: Fri Jun 29 14:10:57 2018 +0200
Change-Id: I211181816b90a67fdfc9f5e4d5430c8106b551a3
Original commit hash: 8171dae0d1d4c8946e62a7794122779ea518a2e7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 55b5ee6eb6a9e94e1a879aaa3573cedd766f22f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:01 2018 -0700 
-------------------------------------------------------------------------------- 
ICL_Security: Few SCT Test cases are failing.
Use Pcd to replace TPM_FALG and SIO_NAT87393

Original commit date: Mon Jul 2 13:25:02 2018 +0800
Change-Id: Ief96d4bb1504ff3bf711bd342c9db01c827ffc07
Original commit hash: 0f8e58de78d8ff6aaf371ec5114489c827970d74

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/HiiConfigAccess.c

================================================================================ 
Commit: 45237e740bfa28cfc8c56d47ff2d2f56c01c39c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:05:00 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: e76189179092fb7b4734183355ecfa582ce1b7f8
[ICL] Ctrl + P still works even after disabling AMT BIOS Features in BIOS Setup.
Resolution: Do not install DXE AMT policy if AMT BIOS feature is disabled, and move all SOL disable check before P2SB lock.
Impacted Platform: All ICL platform.
Hsd-es-id: 2203270534
Original commit date: Fri Jun 29 12:48:42 2018 +0800
Change-Id: I5866474339b80e963ebd73315cf5d7846ee8c47d
Original commit hash: 53ef2ff2ee5205ac9f97179e737928bc03bd56f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.c
IceLakeSiliconPkg/Amt/Library/DxeAsfLib/DxeAsfLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 35d60cba6e5de95fefd19c9905f7fe7ec0359943 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jul 2 00:14:24 2018 -0700
Original commit date: Mon Jul 2 00:14:24 2018 -0700
Original commit hash: 94c6bebb6a519c5c381a6bbde0fcf9ac5bd21b84

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 996c9a00ed47d755554669ea4e0fecf37186c449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jul 2 00:08:18 2018 -0700
Original commit date: Mon Jul 2 00:08:18 2018 -0700
Original commit hash: 7c7ae50d0a3354b0e851729cc47e0a7a58ff847e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 212fb52ce05438647f52c251dd2195a5b1ed67a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Jul 2 00:04:20 2018 -0700
Original commit date: Mon Jul 2 00:04:20 2018 -0700
Original commit hash: d0ff26dab8e56eebdba822e57ed1de86658e00b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 59763459fd7c9beec5415531ba47039ac8a88405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:54 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jul 2 03:38:41 2018 +0000
Original commit date: Mon Jul 2 03:38:41 2018 +0000
Original commit hash: 81e331023f9a745cc90bfc60f947f7e8579e00f8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f03b2f66254ee52a8591031555fd38a61b9e4ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:53 2018 -0700 
-------------------------------------------------------------------------------- 
[1504760429]FSP to be loaded as standard FV and PeiCore inside FSP can dispatch PEIMs from boot loader
This is Phase #3.
Api/Dispatch/Edk Mode is booting to Windows 10 and S3 successfully.
Hsd-es-id: 1504760429
Original commit date: Fri Jun 29 15:44:52 2018 +0800
Change-Id: I4a10c17aa702720ca697b3db52d34c85df870b94
Original commit hash: 245b58648ee5a5b7d69001e75da6163d55c1b7d0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.inf
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
IceLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
IceLakeFspPkg/Library/MmPciCf8Lib/MmPciCf8Lib.inf
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreT.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Include/Library/MmPciLib.h
IceLakeSiliconPkg/Include/Library/SiPolicyLib.h
IceLakeSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.c
IceLakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.inf
IceLakeSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitLib.inf
IceLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFvi.c
IceLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
IceLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/BiosLockLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/PeiDxeSmmBiosLockLib.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitFsp.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.inf
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.inf

================================================================================ 
Commit: 1703ff22ffc6f56fa2372dbd437dcfa09792930d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jul 1 00:08:43 2018 -0700
Original commit date: Sun Jul 1 00:08:43 2018 -0700
Original commit hash: 6e6f3b5f836568dfebeb3626c028fccff9c9f572

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 70ac24c653181fddc2191967bc9ad5873fba3e8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun Jul 1 00:04:06 2018 -0700
Original commit date: Sun Jul 1 00:04:06 2018 -0700
Original commit hash: ae52444a75b4dd13030a347e0c54a52fa5c0e6a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b0779e20d85d7a3c6376dc64a87b773d59979546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat Jun 30 00:08:16 2018 -0700
Original commit date: Sat Jun 30 00:08:16 2018 -0700
Original commit hash: 5c8bfb6b6b8876325a353d873ce1e6394bdd0083

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 94d68e3504529511970ad21e4a955d64c8c1047d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:42 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Create a generic LibPcieFindCapId () and FindExtCapId () functions in Silicon Package which can be used by any SI driver.
Moved over some useful functions from PchPciExpressHelpersLibrary to a new library which is accessible by any SI driver

Original commit date: Fri Jun 8 19:31:17 2018 -0700
Change-Id: If5bb6ca06a643e07d9b45bce73ff44da64528e97
Original commit hash: 61babf71ea996bc148f72bf860060adf267c1c73

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeSiliconPkg/Include/Library/PciExpressHelpersLib.h
IceLakeSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.c
IceLakeSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.inf
IceLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PeiDxeSmmPchPciExpressHelpersLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: d021263a9b7bbfbdac5f6afadd28535a4e9c6b30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:39 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 29 17:50:37 2018 +0000
Original commit date: Fri Jun 29 17:50:37 2018 +0000
Original commit hash: bcdfcdd2dae247b244437de542ad93583b27eb07

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b8b863ef4cc98d8acca83f76fc899d7f1139e37a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:38 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][ICL C0 updates from CTE]
ICL C0 register updates from CTE.
Additional change:
 - MrcSetCpuInformation() was duplicated in MemoryInit.c and MrcOemPlatform.c - moved it to MrcGeneral.c to have the same code used by both full BIOS and MiniBios.

Original commit date: Thu Jun 28 17:45:59 2018 -0700
Change-Id: Icdf3ba0e67ad11090fa71fad8f34a93a816b7005
Original commit hash: 5870362a42247c1a15266b20a265ec6918cc5be5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl2xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl3xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl6xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl2xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl3xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl6xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h

================================================================================ 
Commit: 0a9a6253199602f6fae79b78b58535fad701b230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:30 2018 -0700 
-------------------------------------------------------------------------------- 
ICL_Security: Few SCT Test cases are failing.
Fix SCT Test fail.
1. Sync HiiConfigAccess.c solution. For SCT HiiTest
2. Sync DxePlatformImageVerificationLib.c solution. For SCT ImageServicesTest will hang.

Original commit date: Fri Jun 29 13:38:17 2018 +0800
Change-Id: I0de4f7f00d68f5e52cc12eabb12c7b446c4d1d95
Original commit hash: be252a28dbd0e2f8c7f80e7b9c9733d079c5166b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Setup.h
IceLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
IceLakePlatSamplePkg/Setup/Boot.vfr
IceLakePlatSamplePkg/Setup/HiiConfigAccess.c
IceLakePlatSamplePkg/Setup/Setup.c
IceLakePlatSamplePkg/Setup/SetupPrivate.h

================================================================================ 
Commit: ecf6c28b906847350b3e95be88093383fcd956a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Jun 29 00:09:03 2018 -0700
Original commit date: Fri Jun 29 00:09:03 2018 -0700
Original commit hash: 140db108f282ae4c48f1987d4b1a94adf8fa7a9d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c2d04638258b7c9ebab61cfe0f1dbdc204bd8e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Jun 29 00:03:16 2018 -0700
Original commit date: Fri Jun 29 00:03:16 2018 -0700
Original commit hash: 23d36b781f834bf64bcc680f93358ea8eebdb983

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: eeb09f560fd59df32071fab14cc369012175e4f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:26 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL UN] Adding GPP_H8 definition for ICL UN due to board documentation miss(DP_INT_HPD_MAS)
Take 2: Moving GPIO definito from YN to UN GPIO table.
Hsd-es-id: 1407310081
Original commit date: Thu Jun 28 16:43:54 2018 -0700
Change-Id: I11419f77255142649f1937263d2948307703da17
Original commit hash: 1c993498c9758ce1cafd8bfe9b341135277622fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: eeb355b2ebd9afd353c0bbe0610403b071a4d015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:23 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 28 23:03:42 2018 +0000
Original commit date: Thu Jun 28 23:03:42 2018 +0000
Original commit hash: b62f39428aaceb454fecd829255e5ae03d38b8cc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41e90ff4712ffd2278df21385935dd78032d1555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:22 2018 -0700 
-------------------------------------------------------------------------------- 
[Natural alignment check fail on MEMORY_CONFIG_NO_CRC and MEMORY_CONFIGURATION]
1. Aligned PlatformMemorySize inside MEMORY_CONFIG_NO_CRC to be on 8-byte boundary.
2. Removed BerEnable / BerAddress[4] - not used in ICL MRC.
3. Also removed DCTT parameters from Setup code - not used in ICL MRC.

Original commit date: Wed Jun 27 16:14:52 2018 -0700
Change-Id: I68bf237a0124424a76995d69d7cfca80b31f5967
Original commit hash: 18bdca872507a87af50e0b89e314cdcdca00de98

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 3ecb2af223fc70478ce12c76161dbe657e83ce83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:17 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 28 19:22:15 2018 +0000
Original commit date: Thu Jun 28 19:22:15 2018 +0000
Original commit hash: 14fc02550e89b378381ab19da3fc82c5b66d39ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e548c628a40aeaff8fc95b6aff71b7532f1cdbd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:16 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Update DRAM address decode/encode routines to ICL]
Updated to the lastest ICL code:
-Removed DDR3 & wio2 config cases
-Removed BER registers
-Added EBH (Enhanced Bank Enable) with XaB and XbB

Original commit date: Wed Jun 13 12:03:22 2018 -0700
Change-Id: Idfb204160ec5bef047cc470db3bbc40662733fba
Original commit hash: af8f97cbd4c63836e00f1478c4e45a3a48fe722d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: aedbce7119d093b8020d5480fc3ce6ef0a796dab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Thu Jun 28 12:00:06 2018 -0700
Original commit date: Thu Jun 28 12:00:06 2018 -0700
Original commit hash: 0829b89dc84e73cc503cc76746257a84c67d1c43

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: e49dfb6c7adc107f06f2e57d7207520ca26bda41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:10 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Please add info text on Platform Information Menu / PCH Information to display "PMC Patch Version"
Resolution: Add new Heci command to get image FW version.
Impacted Platform: All ICL platform.
Hsd-es-id: 2202320125
Original commit date: Tue Jun 26 17:45:34 2018 +0800
Change-Id: I1295bfeadf9711bfc7e1bc28c18b2cb150f0723f
Original commit hash: 233caa0a47d56d12cb5fd47bf80732028f15d7d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/Main.vfr
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 7c295c2998b363decceed304a2114d4be0e71bbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:08 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Use DXE policy for any features that are only in used in DXE
1.Fix the error that mNumOfDevAspmOverride is always 0.
2.Fix the system hang when mPcieDeviceTable is not provided.

Original commit date: Thu Jun 28 13:44:03 2018 +0800
Change-Id: I1bc1ffbdcde531cfb4c7c82fcc521e4f6fbdd2d9
Original commit hash: 6c0c178a74d810375d53701621b0a3f1004c126d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: 73e519498b4ad69523afc4df5c4caa59500c71c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:07 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Klocwork issues for ME and AMT based on ICL Release_2254_00
Resolution: fix KW scan issue based on the report.
Impacted Platform: All ICL platform.
Hsd-es-id: 1506109017
Original commit date: Wed Jun 27 15:22:04 2018 +0800
Change-Id: I3663f744f2b3010ed05d4395ed50978a4e45de5a
Original commit hash: a53b3d19e8fbaeefe7d7ed6fdaba2136f7ccef5a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/Inventory.c
IceLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/bhp_impl_ta.c

================================================================================ 
Commit: dc98a6d87cc9612384b9f21e6a1f4bc365b4d8e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu Jun 28 00:08:42 2018 -0700
Original commit date: Thu Jun 28 00:08:42 2018 -0700
Original commit hash: c59500b70a0d6fbab28538683e785d1b6b849eff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9d3fb8cc8d592c3e835c5d17eccaec5fe4f6fb00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu Jun 28 00:04:03 2018 -0700
Original commit date: Thu Jun 28 00:04:03 2018 -0700
Original commit hash: 353f047be883ce877504e23c0856156eada1c3df

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1ee4f6964418bbf031d0e03f3bd603701ddeba82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:04 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Natural alignment check fail on TCSS_PEI_CONFIG
Hsd-es-id: 1506135387
Original commit date: Wed Jun 27 17:21:05 2018 +0800
Change-Id: I573036bfd1f2c918f1ae6ef6417bc67fc77bae1f
Original commit hash: 835c27287e29ff8b67bf64ae0da8aa0a77f91714

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h

================================================================================ 
Commit: 1607436e014e0e9e48e66c4cb93bc76e9414f707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:04:03 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Clean up source files
1. Do not use tab characters
2. No trailing white space in one line
3. All files must end with CRLF
Hsd-es-id: 222855
Original commit date: Wed Jun 27 16:33:57 2018 +0800
Change-Id: I364e03ab7ba929af83dbd2651b82aac4a1db3272
Original commit hash: ea7da017b44de6b827f0a627753f05b75e11718d

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcd.c
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcd.inf
BpCommonPkg/Applications/DumpDynPcd/DumpDynPcdStr.uni
BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothAttribute.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothConfigGetData.c
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManager.uni
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
BpCommonPkg/Bluetooth/BluetoothHidDxe/BluetoothHidDxe.c
BpCommonPkg/Bluetooth/Library/HidLib/HidLib.c
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
BpCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
BpCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
BpCommonPkg/Csm/TcgLegacy/Tis.c
BpCommonPkg/Csm/TcgLegacy/TpmComm.c
BpCommonPkg/Csm/TcgLegacy/TpmComm.h
BpCommonPkg/Include/Library/BeepLib.h
BpCommonPkg/Include/Library/CmosAccessLib.h
BpCommonPkg/Include/Library/TraceHubDebugLib.h
BpCommonPkg/Include/Library/Usb3DebugPortLib.h
BpCommonPkg/Include/Library/Usb3DebugPortParameterLib.h
BpCommonPkg/Library/BeepLibNull/BeepLibNull.c
BpCommonPkg/Library/BeepLibNull/BeepLibNull.inf
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.c
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.inf
BpCommonPkg/Library/DxeCoreFpdtPerformanceLib/DxeCoreFpdtPerformanceLib.c
BpCommonPkg/Library/PciHostBridgeLibPciHostBridgePlatformProtocol/PciHostBridgeLibPciHostBridgePlatformProtocol.c
BpCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.c
BpCommonPkg/Library/PlatformBeepMapLibNull/PlatformBeepMapLibNull.inf
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.c
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.inf
BpCommonPkg/Library/PlatformPostCodeMapLibNull/PlatformPostCodeMapLibNull.inf
BpCommonPkg/Library/PropertySetCoreVariablesLib/PropertySetCoreVariablesLibNullClass.c
BpCommonPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleCommon.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleCommon.h
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcg2TxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcg2TxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcgTxtOneTouchPpVendorLibSample.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTcgTxtOneTouchPpVendorLibSample.inf
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/SmmTxtOneTouchPpVendorLibSampleCommon.c
BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/TxtOneTouchData.h
BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.c
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.inf
BpCommonPkg/Tools/FCE/ReadMe.txt
BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h
BpCommonPkg/Tools/FCE/Source/FCE/Common.c
BpCommonPkg/Tools/FCE/Source/FCE/Common.h
BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.h
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.h
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/Variable.c
BpCommonPkg/Tools/FCE/Source/FCE/Variable.h
BpCommonPkg/Tools/FCE/Source/FCE/VariableCommon.h
BpCommonPkg/Tools/FMMT/ReadMe.txt
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.h
BpCommonPkg/Tools/GenBiosId/GenBiosId.c
BpCommonPkg/Tools/KeyEnroll/HowToBuild.txt
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h
BpCommonPkg/Tools/KeyEnroll/Unaligned.c
BpCommonPkg/Tools/KeyEnroll/Variable.c
BpCommonPkg/Tools/KeyEnroll/Variable.h
BpCommonPkg/Tools/KeyEnroll/VariableCommon.h
BpCommonPkg/Tools/SignFv/SignFv.c
BpCommonPkg/Tools/SignFv/SignFv.h
BpCommonPkg/Tools/UniTool/UniTool.py
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.asl
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.c
BpCommonPkg/Universal/FpdtPei/FpdtPei.c
BpCommonPkg/Universal/HashDxeCrypto/Driver.c
BpCommonPkg/Universal/HashDxeCrypto/Driver.h
BpCommonPkg/Universal/HashDxeCrypto/HashDxeCrypto.c
BpCommonPkg/Universal/HashDxeCrypto/HashDxeCrypto.inf
BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
BpCommonPkg/Universal/HddPassword2/HddPasswordStrings.uni
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/SerialStatusCodeWorker.c
BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c
BpCommonPkg/Universal/TpmProvision/TpmProvision.c
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.inf
BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 0f96c3ed0afa33362639c20ecdb3421aaf5f6db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:52 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Revert "Title: [ICL YN] System hangs during boot to windows, pointing to outstanding CPU reads to xHCI"
This reverts commit 558bd4527d88b78d1211aed59212c30dc9afd655 which is a work-around to enable windows boot for ICL YN platform.
Hsd-es-id: 1407048612
Original commit date: Wed Jun 20 13:23:09 2018 -0700
Change-Id: I3166326bc07df34a1057f6d7d441b24776641d59
Original commit hash: df896d0a5dbdb9a59eb94b584fa2d666e10134fd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: cf2c21b6aafa26af8bcc5d0ec51b17de3124c7ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Wed Jun 27 11:59:10 2018 -0700
Original commit date: Wed Jun 27 11:59:10 2018 -0700
Original commit hash: 81b0300df45bde10379b930781a447e9f03d4161

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: f60ea2c97d5554370198c86a572ebb15701e6bdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:49 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL UN] Adding GPP_H8 definition for ICL UN due to board documentation miss(DP_INT_HPD_MAS)
Hsd-es-id: 1407310081
Original commit date: Tue Jun 26 16:34:20 2018 -0700
Change-Id: I6cead902c0932a506884ba27e7cdacf1bdc2b545
Original commit hash: 3c53b5817bb8210e02ee2838bd718cd40b44ec13

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: 367177116b99f67efd60fa35f19a08e6139d051a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed Jun 27 00:08:39 2018 -0700
Original commit date: Wed Jun 27 00:08:39 2018 -0700
Original commit hash: 85861d88620ed2d907766bea7177b08fe2aa6439

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 24796ccf8600a0dfbd455c156d846ffa768abf40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed Jun 27 00:03:33 2018 -0700
Original commit date: Wed Jun 27 00:03:33 2018 -0700
Original commit hash: 6b201ffee47e79af4387c48b79722db2660b177d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 26c5c5f64cfb605844cf2e976436621408caad6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:43 2018 -0700 
-------------------------------------------------------------------------------- 
VS2017 build support in ICL
VS2017 build support.
Hsd-es-id: 1406783968
Original commit date: Wed Jun 27 10:27:32 2018 +0800
Change-Id: Ia50b7d0f80ea02a454befe717d36078f1d34fb46
Original commit hash: a8ea0671f5a151e7e2e1b123d1ac8be0e525a71e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/AcpiTimerLib.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmiHandler.c
IceLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
IceLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/prebuild.bat
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf

================================================================================ 
Commit: 3bfc01b63e5734be1de9f18ae521436b536eb587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:39 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Broken chain of trust in SecureBoot
Port of multiple security fixes from CNL.

Original commit date: Mon Jun 11 21:22:44 2018 -0700
Change-Id: Ia395ca214ea0f5d8d8c37d64953b99c810c1e431
Original commit hash: 255f36bc967a8ef1b796d4e605319a0f9af79c3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/BiosInfo/BiosInfo.c
IceLakePlatSamplePkg/BiosInfo/BiosInfo.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: c4bc058cb0024a057ab50bef1df2da76af254852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:36 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 26 22:41:06 2018 +0000
Original commit date: Tue Jun 26 22:41:06 2018 +0000
Original commit hash: 431f9df6567539b0675c1ff0103c9c5a84eb939b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e04f5cfda406155e018eda995d898eafd3325cb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:35 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][2LM]Moving the 2LM post_ddr initialization earlier in the MRC phase.
Moving the 2LM post DDR initialization of Astro and FMHC earlier in the MRC phase,
after the detection of the near memory size and after setting the memory map.
Hsd-es-id: 1407290213
Original commit date: Wed Jun 20 11:52:07 2018 -0700
Change-Id: Ice67fa63dc4f4980d0cd3b342193079508bb0b08
Original commit hash: 7db2b7cad6d3955a4321081113c89e1cd3f8af6a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: 831e4745c901d1240ff63738dcdcf6ffd0f525a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:33 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Unexpected Serial Library Features in ICL RC 2222
Expose ACPI Variables for external reference
Add PowerGating Handling for UART so it ready to use in SEC/PEI in PCI mode.
Hsd-es-id: 2204160607
Original commit date: Tue Jun 19 14:42:48 2018 -0700
Change-Id: I181e3be0b3bbf8aa2da4783fd8d5c87e9e50d3e8
Original commit hash: 829b692fe284cf23f398136a9d02e80860f7650a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 83ef47c46dccf98e968612c219f58ffdc114620d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:32 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 26 20:37:28 2018 +0000
Original commit date: Tue Jun 26 20:37:28 2018 +0000
Original commit hash: 374a9fee650fd26f18315a761231d252f9fa4978

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df8899625e1110f5df91f0edbc73284f1cf1646c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Tue Jun 26 12:18:48 2018 -0700
Original commit date: Tue Jun 26 12:18:48 2018 -0700
Original commit hash: 77cc86460a7ca2e43bd94ce166761a266f56b552

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl

================================================================================ 
Commit: b85559badae3afd19fe0258b0db3321da1da2ff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue Jun 26 11:59:37 2018 -0700
Original commit date: Tue Jun 26 11:59:37 2018 -0700
Original commit hash: 9ac525989d5a51c44a0eb217aea44536c40e970f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 5d58db62d6b9aff52e2d89edf1b83e4e526ef5b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:28 2018 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for CPU based on ICL Release_2254_00
Hsd-es-id: 1605357713
Original commit date: Mon Jun 25 17:51:57 2018 -0700
Change-Id: Ie3d5e2a8d4b5a65e720b46cd1994915131deabe7
Original commit hash: fed1f889a5f5fa9784d08b351bba54bf6e72155c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

================================================================================ 
Commit: f619e0c8bef1e9f3bba49488a072665bd8b6dbef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:24 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1011
Integrate  ICL GOP 14.0.1011 released by GOP team

Original commit date: Tue Jun 26 14:29:26 2018 +0530
Change-Id: If36d4f4d4c1a156fa85d91bf958a1a664922fe1a
Original commit hash: f469161f434d348195977f7169ddb99eb1bd93c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: aa71b7df833265a944e4b9a48bf3bd8d1f904d4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:23 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 26 17:38:58 2018 +0000
Original commit date: Tue Jun 26 17:38:58 2018 +0000
Original commit hash: 2d6cd8d6c27a6b05ab32ecc47818b01eae2ea487

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b37a2f77c1dbe1c2906871ba8ffb60b547476174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:22 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Klocwork issues for MRC based on ICL Release_2254_00
Initialized 'MarginCheckL2Table' array elements in this MrcMarginLimitCheck() function.

Original commit date: Mon Jun 25 17:53:36 2018 -0700
Change-Id: I1775e3e5c9d353df110dab918cf68700390254fe
Original commit hash: f3dbb3382e21c175ea75e712a63acc215872c520

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e8b2a86e1ed9f1b975c9649f43629aaa1c158367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:21 2018 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW2518
Updated ICL VR override tables for VR and PM overrides

Original commit date: Mon Jun 25 12:18:42 2018 -0700
Change-Id: Ic55fc962c1c7a7c9dcaffeb532e2220c0981da5d
Original commit hash: 04399eb249889320d32b356570fbfaab9d2e0ead

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 611cddc6ce55e911815b803ebb09e524653824ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-R][PEG] PCIe PEG Gen4 support
 Added Sa PCIe Gen4 support code which is under restricted.

Original commit date: Fri Jun 15 18:14:46 2018 +0530
Change-Id: I39cbf9a107f24f63250f790d3dc64a8d81c3c44a
Original commit hash: c570cf26f4b495e7ec7e7d60c9de2721fd465eb4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/OemSetup.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Private/SaPegHob.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaPciExpressLib.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

================================================================================ 
Commit: 21cab84398929e29fa959df91d798e25a7678cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:14 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix pin muxing in GPIO IP for UART peripheral - Part1 
UART0 and UART2 removed from GpioGetNativePadByFunction.
Proper pin muxing definitions for UART0 and UART2 added.
Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1806247389
Original commit date: Thu Jun 21 11:06:35 2018 +0200
Change-Id: Ib519d8781037989e13d5a95982675b1e0a1bd36d
Original commit hash: 440e221b0af9f5619d9c0defdf366e121760fb67

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/GpioPinsIclN.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 45725386277571b92347d2d306af9c20b6866eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:13 2018 -0700 
-------------------------------------------------------------------------------- 
IcePlatSamplePkg: Add missing override tag
Hsd-es-id: 1504760429
Original commit date: Tue Jun 26 16:02:40 2018 +0800
Change-Id: I244702577ebc92d9d6c56aa4089121c91b5e0b4f
Original commit hash: fd7d01570a125b2dc34ed6fe932f289f73e8dc27

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h

================================================================================ 
Commit: 85d22500b831eee46e337159419d3c2ae0ecd709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 16:03:12 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jun 26 00:10:20 2018 -0700
Original commit date: Tue Jun 26 00:10:20 2018 -0700
Original commit hash: 7417915e1eebdcfe97cb940325dd7b0239bac1aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 09f2742adc020447db9d97bccc59dc11dedef9ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue Jun 26 00:03:48 2018 -0700
Original commit date: Tue Jun 26 00:03:48 2018 -0700
Original commit hash: 968618a2dc78831501c1f2d7fa65b8893a0bfb83

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bb66a34d1cee60c3cd5065378a96022367450317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:44 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Fix klocwork reported errors in FSP.
Fixed klocwork reported error including infinite loop and
NULL pointer deferenced.
Also corrected duplicate FSPO override tags.
Hsd-es-id: 1605358251
Original commit date: Tue Jun 26 09:43:31 2018 +0800
Change-Id: I26139ac5ca676726b91c32c0e2d0e46997d2ff07
Original commit hash: dd4031d554da296620e664104a184b5273e8dac1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Override/DoxygenFspOverride.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspNotifyPhase/FspNotifyPhasePeim.c
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspPlatformLib/FspPlatformNotify.c

================================================================================ 
Commit: d4a24eaa9277f264bd54b4b2a8860392b25045b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:43 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] ICP-LP B0 Integrate Chipsetinit Version 5
Hsd-es-id: 1407285085
Original commit date: Tue Jun 19 15:03:43 2018 -0700
Change-Id: I7fbd2fad6984035b4c03c4a2399f229d57e42d3b
Original commit hash: 46d2e3d4104ff7cfe7a80b24b655ba171fff2175

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c

================================================================================ 
Commit: 69eb8a4dd6f7c1b6dac710a94ce9a6cb2a12a117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:42 2018 -0700 
-------------------------------------------------------------------------------- 
Move ITbtNvsArea protocol to private folder
Hsd-es-id: 1605359496
Original commit date: Tue Jun 19 17:18:23 2018 +0800
Change-Id: I8e6f8ccd8a5a2838ece54ad6b1bd2151baf065a6
Original commit hash: e2835d2a1fd8dbfa5a509912b7c4b1b604d10b5d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c
IceLakeSiliconPkg/Tbt/Include/Private/ITbtNvsAreaDef.h
IceLakeSiliconPkg/Tbt/Include/Private/Protocol/ITbtNvsArea.h

================================================================================ 
Commit: 01db2a109687a1d52394805f70bf2956c1f93ad1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 25 20:10:50 2018 -0700
Original commit date: Mon Jun 25 20:10:50 2018 -0700
Original commit hash: 322164f4c23dcc6afa13b6fedfaf7d9acc5668de

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f72f797deca28d3fb3b71285d0a5644c6427a96e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:40 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x14
Update ICL B0 with Patch 0x14
Hsd-es-id: 2204192754
Original commit date: Mon Jun 25 11:40:48 2018 -0700
Change-Id: Ifa38d5ccfd7ac14a7290790deff16054e764e924
Original commit hash: 73a09f2d0dfb4a3e95c76d473a545c4ec90f136a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 829a9d64b83e6745110a8003b19ad52840d178a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:38 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] DSDT ASL compile errors/warnings
Changes to fix various ASL errors
Hsd-es-id: 1407266051
Original commit date: Tue Jun 12 13:59:27 2018 -0700
Change-Id: I6721cd465e42a92276fd759c72e05bb22011adb2
Original commit hash: aae311548f1dea606d5b60d545b0f26fef411d01

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/LPC_DEV.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchClockControl.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl
IceLakeSiliconPkg/Tbt/AcpiTables/ITbt.asl

================================================================================ 
Commit: cccd8b65b132907fc7832c76879a5e467101e61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:37 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Intel TrustedDeviceSetupRestricted Name Change
Change all references to DropShip to the official Intel Trusted Device Setup name.
Hsd-es-id: 2204147534
Original commit date: Thu Jun 21 13:14:00 2018 -0700
Change-Id: Iab5445634c23f5fbf76a9d4fd98984a6a90432de
Original commit hash: c11c69ae9e3dc561374a66e219fff94a2479c388

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakeSiliconPkg/Amt/Include/Amt.h

================================================================================ 
Commit: c8db90faf01715038b718b7ce59c4812d9701aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:35 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL] RST VMD UEFI driver requires space in BIOS image.
Integrated preOS RST VMD driver to support VMD controller which is a framework for VMD EFI driver integration.
Hsd-es-id: 1506130642
Original commit date: Fri Jun 15 14:32:23 2018 -0700
Change-Id: I18b3a6860c3be5617085838f082f21c884d93bd3
Original commit hash: 2859140314c54adc88a1f4cac39260360a67e852

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: bb48950c3b488c8e0e3da6aed54341a2cdb7e8ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:31 2018 -0700 
-------------------------------------------------------------------------------- 
2LM: Update 2LM code with the learnings from HFPGA boot camp
1) Fix FMHC port id to 0x7F from 0x18
2) Add PEG3 port id 0x57
3) Fix timeout logic in FmssMailboxInterface.c
4) Add Capability limit programming for PCIe, MFVC and L1PM capabilities.
Hsd-es-id: 2204189550
Original commit date: Mon Jun 25 05:55:27 2018 -0700
Change-Id: I1a0895f7860398f7d76afc6be3b4bae4fb6a29db
Original commit hash: 35e849d06f6af17c80fc9d83f01b45d09269c4b2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c

================================================================================ 
Commit: 3b9fd4691c555680ce8417c6b94a474c3dec1bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Jun 25 12:40:08 2018 -0700
Original commit date: Mon Jun 25 12:40:08 2018 -0700
Original commit hash: 47563b5d8f19e2383bc59db46223e019b3c47125

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: de1b75b7e013ffbb50187a3872c321f88b7f0f1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update BGUP generation scripts for new BIOS ROM naming convention
-Modify BGUP generation to account for Performance build
-Update BIOS SVN in BGPDT and Capsule
Hsd-es-id: 1407295268
Original commit date: Thu Jun 21 16:03:45 2018 -0700
Change-Id: Iabbc839013fc536a23f1f0fb0f187c9838dc3d15
Original commit hash: 95748c83d905a676dbd87b47731c6183f948cb9d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a56e97578cf42d679dbc44ae9ac09c653eeaff56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 25 05:33:42 2018 -0700
Original commit date: Mon Jun 25 05:33:42 2018 -0700
Original commit hash: 4199728fdc213ecb8d3e43fe4416172720fdd241

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 93f54aa9d5217fb2d773abadf087773334e4b822 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:26 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Remove Auto Connection Feature
* Since there is no clear use case for WiFi Auto Connection feature,
  but it brings more security risks, remove it from WCM.
* Remove Add Network module, Manage Network module, and Network
  Priority Setting module.
* Remove Save Configuration item on connection page, and remove
  Certificate Input item on certificate enrollment page.
* Remove KMS and Protected Variable module and Admin Password.
V2:
* Renamed some Marcos and Structures to avoid confusion.
* Change Scan frequency from 60 back to 30.
Hsd-es-id: <223056 >
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Fri Jun 22 16:34:37 2018 +0800
Change-Id: I6672580f36b6a23d566763f7037ade247c6887df
Original commit hash: f624192c2d44c4c6fd71b8eb34248b3e403c019a

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsServiceSample.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableFormatEx.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: b3b7b0e0e9fab348628a0e284bf30b007364f29f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jun 24 00:08:41 2018 -0700
Original commit date: Sun Jun 24 00:08:41 2018 -0700
Original commit hash: be411b5ba26dcc8c744bfba99b30f9a594be5ade

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4b611e6f8383ae9520f9231e619f21dae335c420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun Jun 24 00:03:21 2018 -0700
Original commit date: Sun Jun 24 00:03:21 2018 -0700
Original commit hash: 17ddee8da48ddcf4bef2724ef085fe3ce1754e48

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7f966bb20ce912cef3246681a47e7f0c844d0068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat Jun 23 00:08:58 2018 -0700
Original commit date: Sat Jun 23 00:08:58 2018 -0700
Original commit hash: b24cccd44e85697f191d1afc11878f9451540c59

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 847ed0377df0e911cd69fd168e1a09de07844b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat Jun 23 00:03:52 2018 -0700
Original commit date: Sat Jun 23 00:03:52 2018 -0700
Original commit hash: 37ec81578bed03b23e7b612f4e687c2b7acfa0f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: def4cadc10ff26c4d44da35a5e05d97dfb290e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Jun 22 00:12:06 2018 -0700
Original commit date: Fri Jun 22 00:12:06 2018 -0700
Original commit hash: 5c5835268fdd7dfec9382500931950674c3f6a22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 05691cfe5a333c714639bfae245d359a33757b1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Jun 22 00:03:32 2018 -0700
Original commit date: Fri Jun 22 00:03:32 2018 -0700
Original commit hash: bee42a35a3054cc0abc8113fa91f2da9946064d6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5ec7696fdbe63e9f2db200b6ae0201f58f883476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:10 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Vccprim_3p3 shows high power - need BIOS to program GPPPC_B_17 to low when WWLAN is not used.
WWAN setup option to default DISABLE
Hsd-es-id: 1407266604
Original commit date: Wed Jun 20 09:56:56 2018 -0700
Change-Id: Iaf151f4d381e088923c038dd21eb02528e3ff887
Original commit hash: 39ac81737a1f28ab0ce9d477e6ad06a3d66c31e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: c03617c380b7f8479de3a6c01925b903bedd86f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:09 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] LPC DID read returns wrong DID value
1. Removed the usage of PcdFspPciExpressBaseAddress and rolled back to PcdPciExpressBaseAddress.
2. Use build PCD to distinguish what PCD type of PcdPciExpressBaseAddress.
3. Removed redundant PCD, gClientSiliconPkgTokenSpaceGuid.PcdFspmBaseAddress (No need to pass PcdFspmBaseAddress to FSP inside).

Original commit date: Thu Jun 21 13:22:35 2018 +0800
Change-Id: I57571ebde0507a1c171e5ea4b17e8b50b35d2a34
Original commit hash: fe998420501578cd5e0c08eac80dc8d0afd321e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.inf
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/BiosLockLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/PeiDxeSmmBiosLockLib.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: 3fa2c3d809c1d6c074fa89c365100883a8936051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu Jun 21 00:09:05 2018 -0700
Original commit date: Thu Jun 21 00:09:05 2018 -0700
Original commit hash: f0643d3c5721f123f047b4ff3b4222b10b983467

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 329ee4a7c4bfd1d811c93187ff12076012d395f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu Jun 21 00:03:35 2018 -0700
Original commit date: Thu Jun 21 00:03:35 2018 -0700
Original commit hash: cf7e4e231f77d2934bed8d3a4e0eecc960611ee6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1b81f9f53040e50855a4d92c729ee713fbc2a773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:05 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg Tools: Add top level Makefile to compile all C tools
1. Two top level Makefiles are added to compile C tools.
2. Update C tool Makefile to use the absolute path of edk2 BaseTools.
3. Update KeyEnroll Makefile to use the consistent path with BpmGen/SignFv.
Hsd-es-id: 222688
Original commit date: Fri Jun 8 17:58:47 2018 +0800
Change-Id: I239758dd18b8a14deca109526ea6e71cf0b74a5c
Original commit hash: d2c341289e804464e35466404b0e6e9eb5ae12e7

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/BpmGen/GNUmakefile
BpCommonPkg/Tools/BpmGen/Makefile
BpCommonPkg/Tools/FCE/Source/BfmLib/GNUmakefile
BpCommonPkg/Tools/FCE/Source/BfmLib/Makefile
BpCommonPkg/Tools/FCE/Source/FCE/GNUmakefile
BpCommonPkg/Tools/FCE/Source/FCE/Makefile
BpCommonPkg/Tools/FMMT/Source/FMMT/GNUmakefile
BpCommonPkg/Tools/FMMT/Source/FMMT/Makefile
BpCommonPkg/Tools/FitGen/GNUmakefile
BpCommonPkg/Tools/FitGen/Makefile
BpCommonPkg/Tools/GNUmakefile
BpCommonPkg/Tools/GenBiosId/GNUmakefile
BpCommonPkg/Tools/GenBiosId/Makefile
BpCommonPkg/Tools/KeyEnroll/GNUmakefile
BpCommonPkg/Tools/KeyEnroll/Makefile
BpCommonPkg/Tools/Makefile
BpCommonPkg/Tools/SignFv/GNUmakefile
BpCommonPkg/Tools/SignFv/Makefile

================================================================================ 
Commit: dff27c00d87dd35e85280b9ce88cf78da91c7ca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:03 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: [ICL] TPM fails to enumerate during system boot with BtG Profile0
Ported fix from TGL.
BIOS should disconnect TPMs only in the following cases:
  a) ME FWSTS4 bit 12 is set (TPM_DISCONNECT_ALL) or ENF Shutdown path is taken by ME FW.
  b) BtG ACM status reports error, Measured boot is enabled and TPM was not successfully initialized by BtG.
Hsd-es-id: 1806194815
Original commit date: Mon Jun 18 11:29:55 2018 -0700
Change-Id: I03de5cb79edd9d8d03c511c70d7999e6db990b5a
Original commit hash: 1f64efb2d541ca8f7150a3bf8a1bfb26079ee33a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c

================================================================================ 
Commit: 9881c75daded685bdf9f792d7b010acd88079a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:57:02 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: DropShipRestricted Change to Driver Implementation
Changes the current implementation of DropShip as a Library class with functions
to a DXE Driver that publishes a protocol to be consumed by external modules.
Hsd-es-id:2204147711
Original commit date: Thu Jun 14 15:53:12 2018 -0700
Change-Id: I28f807bd28c5e363432ab023f06a812fd2a5834e
Original commit hash: 500d13c43531de9ed39907bec00194bae0fbfce3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MiscOemType0x83Function.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bdf73079634fd40385920bbf0ce796232c5828ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Wed Jun 20 12:00:23 2018 -0700
Original commit date: Wed Jun 20 12:00:23 2018 -0700
Original commit hash: 4cc3b603d15b046a48cc324c83000d6d4facedde

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 7f1436d3b172d48a1523f7c7f9ea9fdc8f222097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:56 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fixed UART0 Pin Muxing and assert on ICL R/N.
Removed UART0 default definition for UART0 and changed Pin Mux definition from GPP E to GPP D UART Pins.

Original commit date: Wed Jun 20 10:10:37 2018 -0700
Change-Id: I9cfbe8f3d6b7303c1fe0abeda751764f4350650d
Original commit hash: fb5a54ac0f0b2abdcd3f2f92dcb7110fb8232193

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Include/GpioPinsIclN.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: bf297f7f99d8325d8930df1d481b20c6dd6414af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:54 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2253_01
Hsd-es-id: <NO HSD>
Original commit date: Wed Jun 20 18:59:41 2018 +0800
Change-Id: I20b56eef815a929b37f87a25597ce21f88a4407d
Original commit hash: 44805cacb196ae78010468b29cb955d22068ed73

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 50c24b99abdedad16e13f18d55ffe7a2868bb9a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:52 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Title: Clean up the NVS usage from CPU Pei modules" to resolve P-State fail issue.
This reverts commit 9a3f26e4307f0cdad3eaa5c2d546d8925c979ca7.
Hsd-es-id: N/A
Original commit date: Wed Jun 20 18:20:59 2018 +0800
Change-Id: I21b65a55cfaccac7750f2c07e1c0850a032f78a0
Original commit hash: 744f059166cf92a4940649f086014761b18e171e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 4c5fdeb728cc24b74a319a3a28d46d70b3e2f01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed Jun 20 00:08:35 2018 -0700
Original commit date: Wed Jun 20 00:08:35 2018 -0700
Original commit hash: 250440f14b1554a7984d7c5f5361877cc43bbebf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 51b6488d72c27f76c9bd1cf58a563527ead34e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed Jun 20 00:04:30 2018 -0700
Original commit date: Wed Jun 20 00:04:30 2018 -0700
Original commit hash: 26af9971b2b3dfdd903dd148c6dc01d936c17569

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 240619aff922c331e6c31aa857254c15c6ed5ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:50 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2252_02
Hsd-es-id: N/A
Original commit date: Wed Jun 20 14:54:59 2018 +0800
Change-Id: Id785ba2315ffb621fc8535cb5d6278277f94e47d
Original commit hash: cc140873d0de3ddf8c84c6cb32b1b2b5f999ee7f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6a40957a518d99228e41990bb61fe5a53e10bf56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:49 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "CS Convergence: Unify ACPI device names between Client and Server" due to it break P-State feature.
This reverts commit 14b71a6433343334ffc7aca4d1d4a52015d27719.
Hsd-es-id: N/A
Original commit date: Wed Jun 20 14:44:07 2018 +0800
Change-Id: I75a9adf78e52a5caab78db0153bb7970a303e57d
Original commit hash: fbfd07b606a2c8b9ac2675b269b9b9f2cef864d1

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/LpcB.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PCIEDOCK.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PCI_DRC.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PciTree.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Sio/WPCN381U_LPT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Video.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Ecdt/Ecdt.act
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/KslIRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SptSata.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclUDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclYLpDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciKslILpDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciSds.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
IceLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
IceLakePlatSamplePkg/EC/Asl/Bat1Real.asl
IceLakePlatSamplePkg/EC/Asl/Bat2Real.asl
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtIrmt/Irmt.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4CtdpPolicy.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/DplyParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir2Participant.asl
IceLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl
IceLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/Xhci.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgRpCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgRpSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Peg/HgDgpu.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegRtd3.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuTraceHub.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SegSsdt/SegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl
IceLakeSiliconPkg/Tbt/AcpiTables/ITbt.asl

================================================================================ 
Commit: 3ce314b96541367e02e19f0f07675bd102290910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:45 2018 -0700 
-------------------------------------------------------------------------------- 
When PDC is 2-wire DCI OOB, S0ix override setting should be "No Change"
The change applies to ICL/LKF/TGL. 4-wire requires disqualifying MPHYCPG to enter s0ix, but 2-wire does not. (1504564368)
Hsd-es-id: 1604714014,1604741948
Original commit date: Tue Jun 19 15:53:17 2018 +0800
Change-Id: I42afda423778439a25a120f68474bf4fa8ab3428
Original commit hash: b5b64f347a47f30e3639f0fa5be70791f7ac99ad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/DebugSetup.c
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c

================================================================================ 
Commit: 81e079479c9960e5e689029f856a114f098d3384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:41 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] CNVi RF_RESET and CLKREQ can be enabled on multiple pads.
CNVi policy and UPD needs to provide additional setting for platform to choose, depending on board routing requirement.
Hsd-es-id: 1506128030
Original commit date: Thu Jun 14 12:04:12 2018 +0800
Change-Id: I1e9c5d50d22f1c95dc676bc50c7f3d9ef3dd48bf
Original commit hash: 0a21daa674f3ccb3fbc6ad14b0818d74fa846c4a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
IceLakeSiliconPkg/Pch/Include/GpioPinsIclLp.h
IceLakeSiliconPkg/Pch/Include/GpioPinsIclN.h
IceLakeSiliconPkg/Pch/Include/Private/GpioNativePads.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibIcl.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelper.h
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 9c646663ad1493e682fceabd7dbbad102d7cfdad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Tue Jun 19 12:19:54 2018 -0700
Original commit date: Tue Jun 19 12:19:54 2018 -0700
Original commit hash: b18dcabf0c0b35531352016eb3fa31c60d1489b1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/ITbtNvsAreaDef.h

================================================================================ 
Commit: 541b5a6fa1362c67ba435eb63a0f85a9c95a42c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:35 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2252.01
BIOS ID change from 2252.00 to 2252.01
Hsd-es-id: No-HSD
Original commit date: Tue Jun 19 11:21:02 2018 -0700
Change-Id: I65c28e948011a0383b3dd65ac390dff14c5460cc
Original commit hash: 9a0a4f8f3426baa2150ddb1c19ff71ddd584a996

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c0f7aa0615719426b243296d77807f6f2912b509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:34 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] RFI/SSC control through BIOS is not working for PCH
RFI/SSC control through BIOS is not working for PCH
In case of ICL platforms, where we have 38.4MHz XTAL clock as a reference for the RFI.
Update RFI and SSC registers
Hsd-es-id: 1407281016
Original commit date: Mon Jun 18 10:05:32 2018 -0700
Change-Id: I3c8658a70ee67334b1ed1cbdebf9add3510c2f0c
Original commit hash: 3a06bac2c5c89dd01c32c90e686708c2d0dcd7d9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmcFivr.h

================================================================================ 
Commit: 84ff456ec6dc1020d40f6d456430db9ce0117687 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:31 2018 -0700 
-------------------------------------------------------------------------------- 
Fix GenNvs space bug and error message bug
--Fix bug of trailing spaces
--Fix bug of Reserve[0] error
Hsd-es-id: 1806170103
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806170103
Attestation-link: N/A
Original commit date: Tue Jun 19 14:03:18 2018 +0800
Change-Id: I239ac8ff0ade0d47c6ab0d7274902bf2f06c1bf7
Original commit hash: cb21d888e467f2dd51ee9348aa57094348eefac4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: fb79ac0c439a0cc74dcd15917b57cecb45c06ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update ICL B0 with Patch 0x12

Original commit date: Mon Jun 18 11:13:57 2018 -0700
Change-Id: If93169d984976ebba973b9c43e7635e1eb229f65
Original commit hash: cab6a22297bcaffb26e42220261d022d2c4b45e3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 0e658194c7dd0b718f2a928c080df6cc640e0407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:28 2018 -0700 
-------------------------------------------------------------------------------- 
Fix ICP-H Simics assert due to IRQ40 conflict.
Remove GPIO_ICL_H_GPP_I6 GPIO programming.
Hsd-es-id: <NO HSD>
Original commit date: Tue Jun 19 18:26:36 2018 +0800
Change-Id: Ie5356777e36c9132274d044434d1415afc8eaf83
Original commit hash: 4ea0dc6bce747e867fa673883364efc19c37676f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclR.h

================================================================================ 
Commit: 1eeb3ab7779cee5024e0245b624d14df3c85c30f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:28 2018 -0700 
-------------------------------------------------------------------------------- 
Remove ICL RVPC eMMC workaround.
Enable eMMC by default for ICL RVPC
Hsd-es-id: <NO HSD>
Original commit date: Tue Jun 19 13:33:52 2018 +0800
Change-Id: Ic93d8dfb9e1e8449f887c91f375c6d537d4b51b3
Original commit hash: 1e18df0c15ea4a9d61d7c4ed20701299ea16545a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 4f58c6a0d04dd152117fc41ab46853f0092128a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:27 2018 -0700 
-------------------------------------------------------------------------------- 
Unify ACPI device names between Client and Server
Client and Server UEFI BIOS ASL code uses different names for devices, e.g., PCI0 vs PC00 for PCI devices and XHC vs XHCI for xHCI devices.
The name difference makes process of merging client BIOS ACPI code changes into server BIOS code more time-consuming and more difficult.
It also adds a lot of conditionally compiled code that handles just the name differences.
As a solution the Client ACPI names were changed, PCIx changed to PCxx (where: xx is hexadecimal number 00..FF) and XHC to XHCI.

Original commit date: Fri Jun 15 11:28:10 2018 +0200
Change-Id: I0f63ef6fd02df39513159f363a2993d91c94c988
Original commit hash: 14b71a6433343334ffc7aca4d1d4a52015d27719

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/LpcB.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PCIEDOCK.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PCI_DRC.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PciTree.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Sio/WPCN381U_LPT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Video.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Ecdt/Ecdt.act
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/KslIRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SptSata.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclUDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclYLpDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciKslILpDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciSds.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
IceLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
IceLakePlatSamplePkg/EC/Asl/Bat1Real.asl
IceLakePlatSamplePkg/EC/Asl/Bat2Real.asl
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtIrmt/Irmt.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4CtdpPolicy.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/DplyParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir2Participant.asl
IceLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl
IceLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/Xhci.h
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgRpCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Pch/HgRpSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HybridGraphics/Peg/HgDgpu.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegRtd3.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuTraceHub.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxCommon.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SegSsdt/SegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl
IceLakeSiliconPkg/Tbt/AcpiTables/ITbt.asl

================================================================================ 
Commit: f24839e779b4fe3e37bf853ce714e72ed620bd25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jun 19 00:08:32 2018 -0700
Original commit date: Tue Jun 19 00:08:32 2018 -0700
Original commit hash: cc6eb41a3c2062039e09b898e33dd1efcdc52288

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6a116c4e4f12cdc3fecc886547f795b8dabf720a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue Jun 19 00:04:15 2018 -0700
Original commit date: Tue Jun 19 00:04:15 2018 -0700
Original commit hash: eb3bf0368309588ecbc04310491b74163373c825

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 68bf5ff9e6ed6aad3a288951deebdaf0a38ec1b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:20 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Vtd Iommu Protocol part 2
fix a coding error.
Hsd-es-id: 2202718713
Original commit date: Mon Jun 18 21:34:38 2018 -0700
Change-Id: Ib90d833d0c3f4c6e86cd14d3e0f7541a475bf03f
Original commit hash: 2f8832c8939d633f9fe68d43c579b0f0d28155e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: fd97c63b5717bdabef29ac8c3c589539ad370c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:19 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Add board_id support for ICL-H
Board ID support was added in GpioIsDswGroup function
in GpioPrivateLibIcl.c file.
Hsd-es-id: 2204103492
Original commit date: Thu Jun 14 16:27:30 2018 +0200
Change-Id: I85795babb080c5b136f29e9cec44d2e6919f2f9a
Original commit hash: bfe2847c34f8bc66e307c9a6f6b589bb92b09a46

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIcl.c

================================================================================ 
Commit: 2c5d3a7191d1eed512b88049a8240a113974c55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:18 2018 -0700 
-------------------------------------------------------------------------------- 
Fix ICL-R/N VP FARM BIOS assert due to corresponding GPIO table is missing.
Add default GPIO table for ICL-R/H.
Add empty GPIO table for ICL-R/N.
Hsd-es-id: 2204103492
Original commit date: Tue Jun 19 11:42:38 2018 +0800
Change-Id: Iea56b4a73cd6071beee85ce2fb1852dc1ba10bb9
Original commit hash: c7e4837ea527e6f04c137dae2750165198af0b71

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclR.h

================================================================================ 
Commit: 3974e9da545dbb2c8fb35dcf61a320173354e1b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Possible out-of-bounds memory writes in platform code
Sync CFL, Possible out-of-bounds memory writes in platform code fix code into [ICL]
Original commit date: Tue May 22 15:12:32 2018 +0800
Change-Id: I63218c4fae0458f8ef3cc63cba813105b6998097
Original commit hash: 83cd23bb761dbd613062497f47aa27aec0c969d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: e849deb4e1f7da7aabc3055db8a9b56978bf9175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:15 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg UserAuthentication: Fix the frame of password input box
The issue is that we aligned password input UI with SMM handler to
allow 32 maximum password chars instead of 20 at
3aa52462bedb96790320cbc2d908cd4549704c3a, but the length of popup
strings (including popup message and '---...') are not >= 32,
then the frame of password input box will be expanded/shrunk when
inputting long password and then deleting, there will be lapped
frames of password input box.
The patch updates the length of '---...' to 32 to allow 32 maximum
password chars input and the frame of password input box is fixed.
Test done:
1. Build pass with VS2015.
2. Make sure the issue is gone with the patch.
https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=222985
Hsd-es-id: none
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Fri Jun 15 16:21:52 2018 +0800
Change-Id: I03cd8a2f5458568c73272151a303686d6b4d2878
Original commit hash: 38d04558ad72f7f68e4659956399440d93702060

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Library/UserPasswordUiLib/UserPasswordUiLib.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.c

================================================================================ 
Commit: 32aff3264b572cd60e705c2be0f06dccdaee5d04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:13 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 19 00:23:38 2018 +0000
Original commit date: Tue Jun 19 00:23:38 2018 +0000
Original commit hash: 8d37bc42d288a045d402dba1c0d8a9186cae7db4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72dfa27e57613637567fb654fc5434f5773551bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:13 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Update default memory speed according to EV recommendation]
Update default SAGV Mid memory speed according to EV recommendation:
 - DDR4: 2933
 - LP4: 2400
Additional fix for[ICL][MRC][Add support for new SA Device ID for ICL-YN to MRC MiniBIOS]
 - Add missing Device ID's to MiniBios

Original commit date: Mon Jun 18 15:14:28 2018 -0700
Change-Id: Iff765d44138d824660a9419dc3bd06e58f650a16
Original commit hash: 6d142fb64e4280424ac916bcda8041eee0d80c68

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 96fedcf6a3c1cffa735fdbcf33dd852d555f3189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:11 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Vtd Iommu Protocol

Original commit date: Thu Jun 14 11:57:28 2018 -0700
Change-Id: I150ac6c9fd3d5f0a63a23ed25d4bdde5a7161eba
Original commit hash: fa6b6dc3ab0bd52661d05e537cfceb3ba45d4123

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiFsp.inf
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxeExtra.uni
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 56187d0c5c3275dc07838da798c0c4a9b3d6638c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:10 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 18 20:28:44 2018 +0000
Original commit date: Mon Jun 18 20:28:44 2018 +0000
Original commit hash: 1ae38feff26d83fae106c5954886ad6c012047ca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3458d157df38674d2750d5f28793202573ba1f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:09 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][MrcDccFinalization is not setting ActiveClks and CrValid bits]
MrcDccFinalization() function should set DccMainFsmControl0.ActiveClks.
Also it's missing new CrValid bits that were added in ICL B0.

Original commit date: Wed Jun 13 16:12:58 2018 -0700
Change-Id: I5e98913b6b96ca7b2fae65fd4b02e4926c11891a
Original commit hash: cc06e5266415e33108283127e52c4c08d1a361b3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 581a26c69d923e0691cc98212a21684b42ea6d3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:01 2018 -0700 
-------------------------------------------------------------------------------- 
Upload RST PreOS 17.0.0.3516 to ICL BIOS
Upload new RST PreOS in version 17.0.0.3516 (Alpha Candidate) to ICL BIOS.
Hsd-es-id: 1806247337
Original commit date: Fri Jun 15 12:47:46 2018 +0200
Change-Id: I0570ed9e84f736907e87d705bec5564f3c805682
Original commit hash: 21b93b1d62cf73656a0e2363695f72a06f6af94d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin

================================================================================ 
Commit: 00e8eaf61ee29eea46074d434cc236cc87dd005a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 18 00:14:02 2018 -0700
Original commit date: Mon Jun 18 00:14:02 2018 -0700
Original commit hash: 0a6e115164c9685a33c1f9ef0755a91b031e3234

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ee9e34b4b4b8bd68668427e134b906e809e0ba71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:56:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 18 00:08:20 2018 -0700
Original commit date: Mon Jun 18 00:08:20 2018 -0700
Original commit hash: b9646d2537dde85972707a1e76fdc8c38c48e282

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9f98f21ba59480a4ee3ba035c4780fe77c2787ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Jun 18 00:03:48 2018 -0700
Original commit date: Mon Jun 18 00:03:48 2018 -0700
Original commit hash: 4bc08c9d7e29bc4b5ce2081038fa38013da081dc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ae47cb5efb142802e873d1ef3d890c85f8a58437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jun 17 00:11:45 2018 -0700
Original commit date: Sun Jun 17 00:11:45 2018 -0700
Original commit hash: 4a60de690251950aa12a2f4c0baa86800a8fe14d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 14640dbed2a2c071b9e4f9ed1d3814868167e49e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun Jun 17 00:04:07 2018 -0700
Original commit date: Sun Jun 17 00:04:07 2018 -0700
Original commit hash: c234f5c4257e014b261ee2d3214b10b79963e566

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f2c02277a19c8a07db5a4d3f0c660acdc77afc31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat Jun 16 00:11:49 2018 -0700
Original commit date: Sat Jun 16 00:11:49 2018 -0700
Original commit hash: cb5afa919f47a422475c99110e12a68424780198

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f3195299f7e6eb467f2e535675b2359369cdcc67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat Jun 16 00:03:32 2018 -0700
Original commit date: Sat Jun 16 00:03:32 2018 -0700
Original commit hash: c8bf4a2513ccc18c27a4b253fc15af376b716f0a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c802c8d3b273834ed4af318bbb231799c53f4129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:53 2018 -0700 
-------------------------------------------------------------------------------- 
Title: Clean up the NVS usage from CPU Pei modules
Resolution: There are some NVS usage in CPU Pei moduels, looks it's for coding convenience, however for the code size concern for FSP we should not do it anymore.
Impacted Platform: IceLake

Original commit date: Thu Jun 7 10:35:51 2018 +0200
Change-Id: I3c106ce483779fc39c4fadad191ad12582c2624b
Original commit hash: 9a3f26e4307f0cdad3eaa5c2d546d8925c979ca7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 80d19b4e99f91418231f7d32b4549f3c4509d77a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Fri Jun 15 11:59:41 2018 -0700
Original commit date: Fri Jun 15 11:59:41 2018 -0700
Original commit hash: 20bff57016064068852f77a37e513726cb6de3e1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: a68567212be6463d8b4ed0c1fe8406205399536b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:49 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL A0 Patch 0x2C
Hsd-es-id: NO HSD
Original commit date: Thu Jun 14 13:39:38 2018 -0700
Change-Id: I23cdc3fc0b494518e8f33e0688e8e788d07a0df4
Original commit hash: d50e1d2dd52fc9a806fcde2dcd3fabff9d566481

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 9db8a2d1ca3649c724a85411a9a466afaa9d43d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:48 2018 -0700 
-------------------------------------------------------------------------------- 
Title: ICL_Security:PRMMR strings should not enumerate in HSTI
log with SGX disable in bios and HSTI errors should capture.
Impacted Platforms: ICL
Resolution:
- Add an else statement at the enable if check and the below new string
  will be added to accommodate the check on supported but not enabled:
  HSTI error - Unexpected Status 0x0006000E: Platform Security Specification
  CPU Security Configuration - Processor Reserved Memory Range Register
  is Supported but Disabled
- Move the Debug Test check message inside of if statement for the PRMRR is
  enabled check.
  DEBUG_INFO: PRMRR programmed consistently on all cores Test
- Several define directives where renamed and moved under hostbridgecomon.h file, replaced to comply
Original commit date: Wed Jun 13 17:00:30 2018 -0700
Change-Id: I6816ea4fe566f97039a85de581820f86bcc72fc6
Original commit hash: 4b2fce123e99f981733db7ee06c3215f967621c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 50b8df4e39a95a734d5cb1fefe050394c82475be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:44 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspBinPkg: Update license header statements
Add function in GenCfgOpt to remove tailing white space.
Update copyright header and add space line in the file end
to align with coreboot open source coding style.
Hsd-es-id: 1504764744
Original commit date: Fri Jun 15 16:43:04 2018 +0800
Change-Id: Id3fdd3373401eeb0a78147aa0245a93e1d226119
Original commit hash: 3784e2ae4ef43e75a96c1b33f411bdf76fa3f248

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/FirmwareVersionInfoHob.h
ClientSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/IntelFsp2Pkg/Tools/GenCfgOpt.py
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakeFspBinPkg/Include/FspInfoHob.h
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 1491498cee2466c5929cfa545647a9657fc749d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:43 2018 -0700 
-------------------------------------------------------------------------------- 
Subject: [PATCH] ICL processor USB3 Compliance and Loopback enabling in bios
1. Entering processor USB3 controller into Compliance mode.
2. Entering processor USB3 controller into Loopback mode.
Hsd-es-id: 1806108132
Original commit date: Thu Jun 7 15:47:39 2018 +0800
Change-Id: I5b1f37e4657b903193290c736796555dd028185f
Original commit hash: 607cea8b5898b7968d4d26e00dc8f816c6463e37

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 630b4d922551de0fe624cb479ea273699369eb94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:42 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 15 10:21:48 2018 +0000
Original commit date: Fri Jun 15 10:21:48 2018 +0000
Original commit hash: 3079ba5f1e7b5ef5ded9f8d5f6f2713dcd74c76c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dac815fd96cccf1a5009df0cb73ac8aa72afc631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:41 2018 -0700 
-------------------------------------------------------------------------------- 
FSP to be loaded as standard FV and PeiCore inside FSP can dispatch PEIMs from boot loader
This is Phase #2 for fixing issues of Dispatch Mode.

Original commit date: Mon Jun 11 20:05:12 2018 +0800
Change-Id: Ifa0709e9ecb24e8be2fb912d8dca0cb0cd42f7a1
Original commit hash: a5e591e260955349ccd602bde587c2479a32ed68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/BaseFspCommonLib.inf
ClientSiliconPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/FspCommonLib.c
IceLakeFspPkg/BuildFv.cmd
IceLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
IceLakeFspPkg/FspGlobalDataInit/Pei/Ia32/FspHelper.nasm
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/FspInit/Pei/FspS3Notify.c
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/IceLakeFspPkgConfig.dsc
IceLakeFspPkg/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.c
IceLakeFspPkg/Library/FspInfoLib/FspInfoLib.c
IceLakeFspPkg/Library/FspInfoLib/FspInfoLib.inf
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
IceLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperExtractGuidedLib/PeiFspWrapperExtractGuidedLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/BaseFspCommonLib.inf
IceLakePlatSamplePkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/FspCommonLib.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.inf
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.inf
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/prep.bat
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 8593dbe176c37794a8513f91a35937c6ad861d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:38 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS to skip GPIO pad configuration lock down for PCH USB-C SBU pins
[Description] Because SBU Pin control by PMC, RC code set GPIO PadConfig unlock mode when TypeC port enable.
Hsd-es-id: 1504695583
Original commit date: Tue Jun 5 13:59:31 2018 +0800
Change-Id: Ida7a7c1ce387ef639f01651898a3a535f1c0ad09
Original commit hash: a16f1d942b3b1b24940230c2f5938522faab6744

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: d5c7a201317b30dabf2713a203a77d49e55fc1f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:37 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Jun 15 00:09:34 2018 -0700
Original commit date: Fri Jun 15 00:09:34 2018 -0700
Original commit hash: 00b61e59b0932541932392d354b6f39465c35175

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f08da4546674ecc30528200bf39d09358c42d612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Jun 15 00:03:16 2018 -0700
Original commit date: Fri Jun 15 00:03:16 2018 -0700
Original commit hash: 8a1e42dce29dbd3d49f874ad16e204ef20fc4f4b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2fb141002ce9d6f020f3ef490090f4a56fe7eaea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:35 2018 -0700 
-------------------------------------------------------------------------------- 
Bios Workaround for Rd/Wr Access to CPU USB.DBC Registers
USBX_HOST_CFG_MMIO_GROUP that need Rd/Wr access using DFX_UNTRUSTED_SAI in order to support use cases where customers will be able to use DBC in Green(Without unlock) state.
Hsd-es-id: 2203389030
Original commit date: Tue Jun 5 10:12:02 2018 +0800
Change-Id: I3e03528f532673196c61c0bcfc59f275d180f0d9
Original commit hash: 583f2327cfbf69786696ae244454b3dbd94e60a6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/PeiDxeUsbInitLib.inf
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 4978269379029dd6351e7b6c7b932fd9bd93e6b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:34 2018 -0700 
-------------------------------------------------------------------------------- 
Title: JHI tool not available
Resolution: Port open source DAL tool to UEFI
Impacted Platform: ICL
Hsd-es-id: 1604883085
Original commit date: Thu Jun 14 16:08:57 2018 +0800
Change-Id: Ib36a9839f847e883aa1c47af57398e5ca93423f4
Original commit hash: aa8dc14f821ffa4a2bcaa0de694ee3bdee58b88a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Include/Private/JhiInternal.h
IceLakeSiliconPkg/Me/Include/Protocol/JhiProtocol.h
IceLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
IceLakeSiliconPkg/Me/Jhi/Dxe/Jhis.c
IceLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/BeihaiPlugin.c
IceLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/Mei.c

================================================================================ 
Commit: eeab1c5fa462df4156a73db1c7d1280bc750f649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:32 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 15 00:44:00 2018 +0000
Original commit date: Fri Jun 15 00:44:00 2018 +0000
Original commit hash: 4a4e02650c7ed0e75f5e4bd606738b7467210042

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4739909c22f4b99486b75237a576860be1483dbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:31 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Update MiniBios with latest ucode patch for B0/B1
1. Add m_c0_706e1_80000010.inc patch for MiniBios
2. update B1 step printing.

Original commit date: Thu Jun 14 18:55:34 2018 +0300
Change-Id: I20c551383e2b82f6b5293a5c9a2caa1bc4b88758
Original commit hash: ca3b364e1e1e25fed477f5c5050594990f80e84b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_c0_706e1_80000006.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_c0_706e1_80000010.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 94a060a7028cd188e8341fd905549ed5799c49e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:30 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: FADT only defines 32 or 64 bit addresses
Add code to only define 32 or 64 bit addresses for spec compliance.
Previously both were defined to solve an RTC wake issue
Hsd-es-id: 2204097764
Original commit date: Tue Jun 12 11:41:26 2018 -0700
Change-Id: Ief68b2f98e78cedcabfd4bc8c2ac909eca562684
Original commit hash: efd9866a26298f3f01b5f959082e0d8e12a5abc4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: ddd003f4878f2a3be807c544ee7e328aafae110c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Thu Jun 14 12:18:00 2018 -0700
Original commit date: Thu Jun 14 12:18:00 2018 -0700
Original commit hash: 9d29f3598652e60098fd463fb89fd83fa0d42084

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: 8e05bf53d4800ce431048cd300194e7da6f78434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Thu Jun 14 11:59:48 2018 -0700
Original commit date: Thu Jun 14 11:59:48 2018 -0700
Original commit hash: 83d6d062ae08ade2b3e2b4e1d7bdf5cb4e38563f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 4034c3f3de1a987619da4fd3270dc30cddc21aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:24 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL B1 TCSS PCIe IOMMU] TCSS PCIe IOMMU can't be enabled (is PD) since its ACPI DMAR structures are missing,
[ICL A2] TCSS PCIe VTDBAR enable bit set to 1 when VTd is DISabled

Original commit date: Thu Jun 14 10:02:08 2018 +0530
Change-Id: Iba0cb60caf261f58f5d24ed32dba1a992e24306f
Original commit hash: 3832a9b8171f6f4d12f89565d7cae73673d3d755

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/VtdInitLib.h
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 8430151fe0b1056f006660fd80d9b8d7f1730988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:21 2018 -0700 
-------------------------------------------------------------------------------- 
xHCI programming update
Update of xHCI programming based on BIOS Guide updates rev7

Original commit date: Mon Jun 11 15:13:59 2018 +0200
Change-Id: I8968709b639e6f64b998e61da85639beda036abc
Original commit hash: a75a50e44af7a059f8e8a5f17cfdbf7aefc48b5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: c37faac1102c7329ce97983f9c92a9a1fe00afad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:20 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-Y][ICL-U][HID] Pre-OS Virtual keyboard Feature NOT available in BIOS setting.
Set initial value to RespLength
Hsd-es-id: 2203661405
Original commit date: Mon Jun 11 19:40:58 2018 +0800
Change-Id: I6b1050231eb170f671fdda041577a7d4485c11d5
Original commit hash: 6561cf72d1517d09f6046cd46a0e6fedadb466d7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c

================================================================================ 
Commit: cd87f8f134f0ed0781cad6cf50fea8cf21b772a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu Jun 14 00:09:25 2018 -0700
Original commit date: Thu Jun 14 00:09:25 2018 -0700
Original commit hash: 707c38b4eaeb4c2f6efb6060bbdeeb77a05073be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 33a70b078e64e056be23128ad37d9824e7bfa768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu Jun 14 00:03:27 2018 -0700
Original commit date: Thu Jun 14 00:03:27 2018 -0700
Original commit hash: 2dce31b7749193237eaffd5537c59b472d066294

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e87a1653384d5c7cf78d597975de0db2eaa67540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:15 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Increase Fsps FV size to fix FSP GCC build failure
Hsd-es-id: na
Original commit date: Thu Jun 14 13:42:15 2018 +0800
Change-Id: I9b3251e26ddb46cdae76f8bf5ae1bce74b2c4aa7
Original commit hash: 83098f80eba28b000b955daebf088ec7d4b60c92

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf

================================================================================ 
Commit: 0d0889b0d347eabd171e69686c677f5b282cb97b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:12 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]ICL-U SDS-EMMC and SD Card controller need to disable by default
Setting PchScsEmmcEnabled & PchScsSdCardEnabled default as disabled in ICL-SDS
Hsd-es-id: 2204043677
Original commit date: Fri Jun 8 11:45:11 2018 +0800
Change-Id: I5b5f5179e4c1f8eccc69deb886484a6bac3d0008
Original commit hash: 8cfe2348fa9da3484e9e5419df7d17177b8a8af9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 51f3fc59fd533f33676f15d01363c3cdb2c2b597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:12 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: 665dce22a4befcbacdd51f601fcd55772467f43e
[CFLRVP] KVM Switch having duplicate entry field
Resolution: Change description of ForcMebxSyncUp.
Impacted Platform: All ICL platform.
Hsd-es-id: 1506125783
Original commit date: Wed Jun 13 20:59:08 2018 +0800
Change-Id: I663fdac0e37322afa58841ef36e11ad3fe8ac29c
Original commit hash: 4807490d80aae025b3f76c9a32c3ca04beb0e172

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Me/Include/CoreBiosMsg.h
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: da71952f88b1898afa4cba71c34a921008049051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:10 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 14 00:47:04 2018 +0000
Original commit date: Thu Jun 14 00:47:04 2018 +0000
Original commit hash: f265ad289147481886994caf909f41b70913b129

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9841678c38be8140b2d4869ee6ec579d7d219503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:09 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] PCH Serial Io UART support Part 2 - Policy Changes
COM Port Support, new _DSM for UART, I2C/UART IP divided, PSS Lib update
Take 3

Original commit date: Tue Apr 24 17:12:43 2018 -0700
Change-Id: Ie5c294710654ae5ed00b99e1287f786684ad72e4
Original commit hash: 4e75a9a09557544424af1c4308382c5f78cad87c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
IceLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
IceLakePlatSamplePkg/Include/Library/I2cAccessLib.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
IceLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
IceLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PssLib/PssLib.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.inf
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/I2cMasterCommonLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiI2cMasterLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiSerialIoInitLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibIcl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibInternal.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiI2cMasterLib/I2cMasterPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 5117b50d12ca9a8d25127e827cb56877fedb7bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:06 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Command Voltage Centering should center per rank in LPDDR4]
Command Voltage Centering should center per rank in LPDDR4, and current code centers per channel.
Update the code to center per Rank in LPDDR4 and per DIMM in DDR4.
Additional changes:
 - Clean up warning messages in DCC code - only warn if still saturated at 0 or 63 even after AipCb change.
 - Skip self refresh and LP4 DqDqs retraining if MrcSafeConfig is enabled
 - Disable SAGV by default in MiniBios, as most of the time we use it to test a single speed.

Original commit date: Wed Jun 13 09:47:39 2018 -0700
Change-Id: I8654f7b5b48cb387794519548fe504590cd5c1ff
Original commit hash: 86b9e0d693a1abceae8d3ed3de3cd0dd1e87ee69

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 76ea9f2d36bff9368395110f5ba1a3314164529b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:05 2018 -0700 
-------------------------------------------------------------------------------- 
Enable Camarillo Device in BIOS by default on Windows platform
Enabling Thermal Device (B0:D4:F0) by default.

Original commit date: Mon Jun 4 14:47:15 2018 -0700
Change-Id: I9ba4001c184bc3b075fbad3078a2b751e07f189c
Original commit hash: 660945bbcf8f474313ea79dbb1ad92b21bda257b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 350335d1c50f67e8a2113662893b09ad5fbc46b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:04 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "ICL BIOS [PO][U42][Y42] : Intel DPTF processor participant is enumerating in Device manager, even after DPTF configuration Disabled in BIOS."
This reverts commit 93762347790d0aa18034c60254342db8c487034f.
As the requirements got changed to keep the Camarillo device enabled by default, need to remove the w/a added for A0 as part of this hsd: 1604731383.
Skipping to revert file SaSetup.hfr on purpose for this review, as the setup option will get enabled by default in this review: https://git-amr-7.devtools.intel.com/gerrit/#/c/14152/
Hsd-es-id: <1407089041>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/1407089041>
Original commit date: Thu Jun 7 16:38:46 2018 -0700
Change-Id: I734720dd7b5457a0bb7dc415cbffb6c5d6cd78d4
Original commit hash: 0d815810e7fe9c26d96b4ab54e0cc20a523ffa70

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: 73530fcacb564c56671025bcd403dcaca3e17ed4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:55:02 2018 -0700 
-------------------------------------------------------------------------------- 
ICL: Optimize the VR overrides tables
Porting VR Optimization override table changes from CNL into ICL
Hsd-es-id: 2204035555
Original commit date: Fri Jun 1 09:48:11 2018 -0700
Change-Id: I49f7694d4f422574937825a5a279a1803d3be55a
Original commit hash: b02cb3f74c76fc9874701b107b6beec72db13cb2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Include/SaAccess.h

================================================================================ 
Commit: 4ccc9a9801ac6ca39defbe380a752849b104d401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Wed Jun 13 12:18:38 2018 -0700
Original commit date: Wed Jun 13 12:18:38 2018 -0700
Original commit hash: e6378eb3bd30d7a4da6a8b237b869a3fd73a2f2a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: b5f8d040d0ac7876be9a2ab91c137eb5078539e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Wed Jun 13 12:01:56 2018 -0700
Original commit date: Wed Jun 13 12:01:56 2018 -0700
Original commit hash: 6a7100d2136f7ed41df7d7e56d647c27abf1930a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 6210870c4fc4d12e2cb2f9d7eaa862260d28f319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:53 2018 -0700 
-------------------------------------------------------------------------------- 
[Icelake-U Linux] ACPI Error: Method parse/execution failed \_SB.GINF, AE_AML_PACKAGE_LIMIT (20180313/psparse-516)
Fixed ACPI error: AE_AML_PACKAGE_LIMIT (20180313/psparse-516)

Original commit date: Thu May 17 10:19:08 2018 +0800
Change-Id: I6d2fe3322efb8992614d86f637fa6d7029b9b35f
Original commit hash: b22da20352bea37c2828c2bdda150823649d189b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PCI_DRC.ASL
IceLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

================================================================================ 
Commit: caee54b48c87f7e611b13510e1dc2e03ad9a43ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:52 2018 -0700 
-------------------------------------------------------------------------------- 
IncludePrivate should be restricted to Private include section only
In SiPkg.dec.template file, there is inherent issue violating spec.IncludePrivate should be under specific IP/functionality [Includes.Common.Private] only
Impacted Platform: IceLake

Original commit date: Wed Jun 6 12:22:42 2018 +0200
Change-Id: Idfab87340d16662742f2e7371b0e3a4e2d66a0ea
Original commit hash: e7a59761e7423c7c4c56f8d4a97a526964035e9d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: b9eae5376decd09d7137508c8131f5ed77767d97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed Jun 13 00:09:05 2018 -0700
Original commit date: Wed Jun 13 00:09:05 2018 -0700
Original commit hash: f046c9e6bd4cd6c6cab4caaa3743fe2cf6e38b6e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 25ea0088b4914460506ced4935570b5addb177c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed Jun 13 00:03:31 2018 -0700
Original commit date: Wed Jun 13 00:03:31 2018 -0700
Original commit hash: 5bd228028b93f1cf9c43e1699f2f50e6c1825298

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 68db87d1ecb71c8baad06b6a3fadb60f9db99f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:49 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Support TraceHub Trace in FSP package
Support TraceHub Trace in FSP package.

Original commit date: Wed May 30 11:44:48 2018 +0800
Change-Id: I2f4122b0393b76003b1c3a77cccb59ce8a59b0a5
Original commit hash: 187442b4959313d3194d575a43870995486758ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
IceLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Include/Library/TraceHubDebugLib.h
IceLakeFspPkg/Include/Library/TraceHubHookLib.h
IceLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
IceLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.inf
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Override/DoxygenFspOverride.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c

================================================================================ 
Commit: 7b160a8632103b66a30787878d528517d720251b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:47 2018 -0700 
-------------------------------------------------------------------------------- 
SplitFspBin.py update to support X64 driver in FSP binary
1. Add PE32+ header definition.
2. Check the Magic number of PE Optional Header to decide it is a PE (0x10b) or PE32+ (0x20b) image.
3. Once decided, use corresponding header format to parse relocation information.
4. If we are handling PE32+ image, patch 64bit address instead of 32bit address.

Original commit date: Mon Jun 11 17:32:16 2018 +0800
Change-Id: I339705a13f2400fdf73c25f9b71095259bc7a4f5
Original commit hash: e2536c82e6b4c50651a8701629c31346754a8363

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFsp2Pkg/Tools/SplitFspBin.py
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 2c0ad017eecc23b65483025d017a2e583247d427 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:46 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Observed SUT is not waking from S3/ S4 Using WOWLAN with THP Non vpro SRA Module
Merging fix from CNL to ICL.
Hsd-es-id: 1604653986
Original commit date: Thu May 31 16:27:17 2018 +0800
Change-Id: Id5bc9f7c7e131557e908d87339efc42ae4768768
Original commit hash: 64f2499a7dc110ccc0b78422519a8efbecf6f0a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 84607142f139d4dffb5a8c96dd42338c87f12162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:45 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][WWAN]M.2 WWAN BB_Reset doesn't assert low when entering S3/S4 with BIOS ACPI D3Cold WWAN D0/L1.2 setting
Merging WWAN fix from CNL to ICL.
Hsd-es-id: 1407050867
Original commit date: Fri May 18 10:11:30 2018 +0800
Change-Id: I79da2fa6127cc448d19da7c5c63b35535aa0358b
Original commit hash: 5eda10e576109a55fd9e9a52794a95acc48b9fb2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7a2515e86522b9e9d2064e550b861ab0e97f272c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:43 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] VS2013 compile error with recent change to DxePchPolicyLib.c file
Fixing the build error on VS 2013

Original commit date: Tue Jun 12 11:38:56 2018 -0700
Change-Id: Ie0f8d8b7fcfd3d3e623ea3b24e175254184ab533
Original commit hash: a98469a7ca3a1dbb06d8c1bf33a758105ad49b35

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c

================================================================================ 
Commit: 70663fb7a85a34f10dfc9e7c3c3bc61eb595d265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:42 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 12 23:34:07 2018 +0000
Original commit date: Tue Jun 12 23:34:07 2018 +0000
Original commit hash: 29ea92bd9382de5c790792789e0890a052ececc9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2a7be0a03820ee4272447848d9c3847feed463e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:41 2018 -0700 
-------------------------------------------------------------------------------- 
Adding ICL-U mDVP BIOS support
Hsd-es-id: 1406903285
Original commit date: Wed May 16 10:33:15 2018 -0700
Change-Id: I526e8d13a10c1843e3e13b80ae3ae1eed04a3520
Original commit hash: 5ff9c8909f55f1492dad9bee3f74b72e2683ce2b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: 685853ddef5ba57ac75b2daa1733b48b03c2b037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 9 15:54:09 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2242.01
BIOS ID change from 2242.00 to 2242.01
Hsd-es-id: <No-HSD>
Original commit date: Tue Jun 12 11:41:03 2018 -0700
Change-Id: Ib6fa70d44b1e464df851976d034147d23f0687cb
Original commit hash: 3c76003379ae375b6bb935f61fef6140e7044339

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
IceLakeFspBinPkg/Docs/IceLake_FSP_Integration_Guide.chm
IceLakeFspBinPkg/Docs/IceLake_FSP_Integration_Guide.pdf
IceLakePlatSamplePkg/Docs/PlatApi.chm
IceLakeSiliconPkg/Docs/SiPkgApi.chm
