single_data_mem.v,verilog,xil_defaultlib,../../../../../../计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
