module reg1 (clk);
 input clk;


 BUF_X1 rebuffer17 (.A(r1q),
    .Z(net28));
 CLKBUF_X1 rebuffer16 (.A(net28),
    .Z(net27));
 CLKBUF_X1 rebuffer15 (.A(net27),
    .Z(net26));
 CLKBUF_X1 rebuffer14 (.A(net26),
    .Z(net25));
 CLKBUF_X1 rebuffer13 (.A(net25),
    .Z(net24));
 CLKBUF_X1 rebuffer12 (.A(net24),
    .Z(net23));
 CLKBUF_X1 rebuffer11 (.A(net23),
    .Z(net22));
 CLKBUF_X1 rebuffer10 (.A(net22),
    .Z(net21));
 CLKBUF_X1 rebuffer9 (.A(net21),
    .Z(net20));
 CLKBUF_X1 rebuffer8 (.A(net20),
    .Z(net19));
 CLKBUF_X1 rebuffer7 (.A(net19),
    .Z(net18));
 CLKBUF_X1 rebuffer6 (.A(net18),
    .Z(net17));
 CLKBUF_X1 rebuffer5 (.A(net17),
    .Z(net16));
 CLKBUF_X1 rebuffer4 (.A(net16),
    .Z(net15));
 CLKBUF_X1 rebuffer3 (.A(net15),
    .Z(net14));
 CLKBUF_X1 rebuffer2 (.A(net14),
    .Z(net12));
 BUF_X4 rebuffer1 (.A(net12),
    .Z(net1));
 DFF_X1 r1 (.CK(clk),
    .Q(r1q));
 submodule u1 (.r1q_i(net12),
    .r1q(net1),
    .clk(clk));
endmodule
module submodule (r1q_i,
    r1q,
    clk);
 input r1q_i;
 input r1q;
 input clk;


 DFF_X1 r10 (.D(r1q));
 DFF_X1 r11 (.D(r1q));
 DFF_X1 r12 (.D(r1q));
 DFF_X1 r2 (.D(u5z),
    .CK(clk));
 DFF_X1 r3 (.D(r1q_i),
    .CK(clk));
 DFF_X1 r4 (.D(r1q),
    .CK(clk));
 DFF_X1 r5 (.D(r1q),
    .CK(clk));
 DFF_X1 r6 (.D(r1q_i),
    .CK(clk));
 DFF_X1 r7 (.D(r1q_i),
    .CK(clk));
 DFF_X1 r8 (.D(r1q));
 DFF_X1 r9 (.D(r1q));
 BUF_X2 u1 (.A(r1q_i),
    .Z(u1z));
 BUF_X4 u2 (.A(u1z),
    .Z(u2z));
 BUF_X4 u3 (.A(u2z),
    .Z(u3z));
 BUF_X4 u4 (.A(u3z),
    .Z(u4z));
 BUF_X4 u5 (.A(u4z),
    .Z(u5z));
endmodule
