#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 21 12:44:14 2020
# Process ID: 24816
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.runs/synth_1
# Command line: vivado.exe -log multiplyXBar.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplyXBar.tcl
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.runs/synth_1/multiplyXBar.vds
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source multiplyXBar.tcl -notrace
Command: synth_design -top multiplyXBar -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 680 
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:19]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 693.582 ; gain = 244.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplyXBar' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:7]
INFO: [Synth 8-6157] synthesizing module 'integercomputeBlockPynq' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlockPynq.v:4]
INFO: [Synth 8-6157] synthesizing module 'ParallelBuffer' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/Parrallel Buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'SingleBuffer' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/FlipFlop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SingleBuffer' (1#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/FlipFlop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ParallelBuffer' (2#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/Parrallel Buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplyComputePynq' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/multiplyComputePynq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplyComputePynq' (3#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/multiplyComputePynq.v:4]
INFO: [Synth 8-6157] synthesizing module 'dataSplit' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/dataSplit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dataSplit' (4#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/dataSplit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'integercomputeBlockPynq' (5#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier.srcs/sources_1/new/integercomputeBlockPynq.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/mux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/mux.v:4]
INFO: [Synth 8-6157] synthesizing module 'XBar' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:49]
INFO: [Synth 8-6155] done synthesizing module 'XBar' (7#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:19]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:20]
INFO: [Synth 8-6155] done synthesizing module 'multiplyXBar' (8#1) [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:7]
WARNING: [Synth 8-3331] design dataSplit has unconnected port Clk
WARNING: [Synth 8-3331] design dataSplit has unconnected port Rst
WARNING: [Synth 8-3331] design dataSplit has unconnected port RD
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 740.781 ; gain = 291.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 740.781 ; gain = 291.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 740.781 ; gain = 291.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[3]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'AddressSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'AddressSave_reg[1]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'AddressSave_reg[2]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'AddressSave_reg[3]' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/imports/new/XBar.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 740.781 ; gain = 291.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 24    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 48    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module XBar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 39    
Module SingleBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module multiplyComputePynq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dataSplit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 949.195 ; gain = 499.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 956.133 ; gain = 506.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 956.133 ; gain = 506.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT2   |   168|
|4     |LUT3   |    40|
|5     |LUT4   |    76|
|6     |LUT5   |     8|
|7     |LUT6   |   212|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |FDRE   |   200|
|11    |LDC    |    48|
|12    |IBUF   |    28|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   848|
|2     |  \(null)[0].m_computeBlock_in   |integercomputeBlockPynq   |    80|
|3     |    mCompute                     |multiplyComputePynq_32    |    23|
|4     |    pBuffer                      |ParallelBuffer_33         |    57|
|5     |      buff0                      |SingleBuffer_34           |    28|
|6     |      buff1                      |SingleBuffer_35           |    29|
|7     |  \(null)[0].m_computeBlock_out  |integercomputeBlockPynq_0 |    80|
|8     |    mCompute                     |multiplyComputePynq_28    |    23|
|9     |    pBuffer                      |ParallelBuffer_29         |    57|
|10    |      buff0                      |SingleBuffer_30           |    28|
|11    |      buff1                      |SingleBuffer_31           |    29|
|12    |  \(null)[1].m_computeBlock_in   |integercomputeBlockPynq_1 |    80|
|13    |    mCompute                     |multiplyComputePynq_24    |    23|
|14    |    pBuffer                      |ParallelBuffer_25         |    57|
|15    |      buff0                      |SingleBuffer_26           |    28|
|16    |      buff1                      |SingleBuffer_27           |    29|
|17    |  \(null)[1].m_computeBlock_out  |integercomputeBlockPynq_2 |    80|
|18    |    mCompute                     |multiplyComputePynq_20    |    23|
|19    |    pBuffer                      |ParallelBuffer_21         |    57|
|20    |      buff0                      |SingleBuffer_22           |    28|
|21    |      buff1                      |SingleBuffer_23           |    29|
|22    |  \(null)[2].m_computeBlock_in   |integercomputeBlockPynq_3 |    80|
|23    |    mCompute                     |multiplyComputePynq_16    |    23|
|24    |    pBuffer                      |ParallelBuffer_17         |    57|
|25    |      buff0                      |SingleBuffer_18           |    28|
|26    |      buff1                      |SingleBuffer_19           |    29|
|27    |  \(null)[2].m_computeBlock_out  |integercomputeBlockPynq_4 |    80|
|28    |    mCompute                     |multiplyComputePynq_12    |    23|
|29    |    pBuffer                      |ParallelBuffer_13         |    57|
|30    |      buff0                      |SingleBuffer_14           |    28|
|31    |      buff1                      |SingleBuffer_15           |    29|
|32    |  \(null)[3].m_computeBlock_in   |integercomputeBlockPynq_5 |    80|
|33    |    mCompute                     |multiplyComputePynq_8     |    23|
|34    |    pBuffer                      |ParallelBuffer_9          |    57|
|35    |      buff0                      |SingleBuffer_10           |    28|
|36    |      buff1                      |SingleBuffer_11           |    29|
|37    |  \(null)[3].m_computeBlock_out  |integercomputeBlockPynq_6 |    80|
|38    |    mCompute                     |multiplyComputePynq       |    23|
|39    |    pBuffer                      |ParallelBuffer            |    57|
|40    |      buff0                      |SingleBuffer              |    28|
|41    |      buff1                      |SingleBuffer_7            |    29|
|42    |  outputMux                      |mux                       |     8|
|43    |  xbar                           |XBar                      |   155|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 956.145 ; gain = 506.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 968.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LDC => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1058.223 ; gain = 633.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.runs/synth_1/multiplyXBar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplyXBar_utilization_synth.rpt -pb multiplyXBar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 21 12:44:40 2020...
