{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538105661499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538105661505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 22:34:21 2018 " "Processing started: Thu Sep 27 22:34:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538105661505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105661505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gcd_fsmd -c gcd_fsmd " "Command: quartus_map --read_settings_files=on --write_settings_files=off gcd_fsmd -c gcd_fsmd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105661505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538105662242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538105662242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_fsmd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gcd_fsmd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_fsmd-behavioral " "Found design unit 1: gcd_fsmd-behavioral" {  } { { "gcd_fsmd.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673923 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_fsmd " "Found entity 1: gcd_fsmd" {  } { { "gcd_fsmd.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gcd_datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_datapath-behavioral " "Found design unit 1: gcd_datapath-behavioral" {  } { { "gcd_datapath.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_datapath.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673928 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_datapath " "Found entity 1: gcd_datapath" {  } { { "gcd_datapath.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_datapath.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_3hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_3hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_3Hz-behavioral " "Found design unit 1: clk_3Hz-behavioral" {  } { { "clk_3Hz.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/clk_3Hz.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673932 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_3Hz " "Found entity 1: clk_3Hz" {  } { { "clk_3Hz.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/clk_3Hz.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gcd_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_fsm-behavioral " "Found design unit 1: gcd_fsm-behavioral" {  } { { "gcd_fsm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsm.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673937 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_fsm " "Found entity 1: gcd_fsm" {  } { { "gcd_fsm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsm.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_fsmd_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gcd_fsmd_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_fsmd_de10-behavioral " "Found design unit 1: gcd_fsmd_de10-behavioral" {  } { { "gcd_fsmd_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd_de10.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673942 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_fsmd_de10 " "Found entity 1: gcd_fsmd_de10" {  } { { "gcd_fsmd_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd_de10.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec_2bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_dec_2bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_dec_2bit-behavioral " "Found design unit 1: bin_to_dec_2bit-behavioral" {  } { { "bin_to_dec_2bit.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/bin_to_dec_2bit.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673946 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec_2bit " "Found entity 1: bin_to_dec_2bit" {  } { { "bin_to_dec_2bit.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/bin_to_dec_2bit.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_hex1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_hex1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_hex1-behavioral " "Found design unit 1: sevenseg_hex1-behavioral" {  } { { "sevenseg_hex1.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/sevenseg_hex1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673950 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_hex1 " "Found entity 1: sevenseg_hex1" {  } { { "sevenseg_hex1.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/sevenseg_hex1.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_fsmd_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gcd_fsmd_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_fsmd_tb-testbench " "Found design unit 1: gcd_fsmd_tb-testbench" {  } { { "gcd_fsmd_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd_tb.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673955 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_fsmd_tb " "Found entity 1: gcd_fsmd_tb" {  } { { "gcd_fsmd_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd_tb.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538105673955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105673955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd_fsmd " "Elaborating entity \"gcd_fsmd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538105674029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_fsm gcd_fsm:FSM " "Elaborating entity \"gcd_fsm\" for hierarchy \"gcd_fsm:FSM\"" {  } { { "gcd_fsmd.vhdl" "FSM" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538105674032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_datapath gcd_datapath:DATA " "Elaborating entity \"gcd_datapath\" for hierarchy \"gcd_datapath:DATA\"" {  } { { "gcd_fsmd.vhdl" "DATA" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538105674034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538105674641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538105675056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538105675056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538105675090 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538105675090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538105675090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538105675090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538105675103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 22:34:35 2018 " "Processing ended: Thu Sep 27 22:34:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538105675103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538105675103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538105675103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538105675103 ""}
