verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../z2_fetching_decoding_ip.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z2_fetching_decoding_ip.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ip/design_1_fetching_decoding_ip_0_0/drivers/fetching_decoding_ip_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip_control_s_axi.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip_decode.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip_execute.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip_fetch.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip_running_cond_update.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip_statistic_update.v" \
"../../../../z2_fetching_decoding_ip.srcs/sources_1/bd/design_1/ipshared/b0ab/hdl/verilog/fetching_decoding_ip.v" \
"../../../bd/design_1/ip/design_1_fetching_decoding_ip_0_0/sim/design_1_fetching_decoding_ip_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
