$date
	Sun Mar 10 17:58:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module act3bus_testbench $end
$var wire 1 ! out $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$scope module evenParity $end
$var wire 1 ! out $end
$var wire 1 & term1 $end
$var wire 1 ' term2 $end
$var wire 1 ( term3 $end
$var wire 1 ) term4 $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$upscope $end
$scope module parityGen $end
$var reg 1 % A $end
$var reg 1 $ B $end
$var reg 1 # C $end
$var reg 1 " D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1"
#4
0"
1#
#6
1"
#8
0"
0#
1$
#10
1"
#12
0"
1#
#14
1"
#16
0"
0#
0$
1%
#18
1!
1'
1"
#20
1)
0'
0"
1#
#22
0!
0)
1"
#24
1!
1&
0"
0#
1$
#26
0!
0&
1"
#28
0"
1#
#30
1!
1(
1"
#32
