// Seed: 3156102712
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  reg id_5;
  assign id_5 = 1 & {~id_5, id_0, 1, ""} * id_5;
  type_10(
      1 == id_0, 1, id_0, id_4
  );
  logic id_6;
  reg   id_7;
  type_13(
      1, 1'b0, (1 != id_6 && id_0)
  );
  assign id_4 = id_7 ? id_5 : id_5;
  assign id_5 = 1;
  always @(negedge (id_7), negedge 1'b0) begin : id_8
    id_4 <= id_7;
  end
endmodule
