<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 31. ISCA 2004</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2004">31. ISCA 2004:
Munich, Germany</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2004">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2004">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2004">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2004">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
</ul>




<h2>Architecture Evaluations</h2>
 

<ul>
<li id="TaylorLMWBGHJKPSSSFAA04"><a href="http://dblp.dagstuhl.de/pers/hc/t/Taylor:Michael_Bedford">Michael Bedford Taylor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Walter">Walter Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Jason_E=">Jason E. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wentzlaff:David">David Wentzlaff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bratt:Ian">Ian Bratt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greenwald:Ben">Ben Greenwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoffmann:Henry">Henry Hoffmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Paul">Paul Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jason_Sungtae">Jason Sungtae Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Psota:James">James Psota</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saraf:Arvind">Arvind Saraf</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shnidman:Nathan">Nathan Shnidman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strumpen:Volker">Volker Strumpen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frank:Matthew">Matthew Frank</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams.</b> 2-13<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310759"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TaylorLMWBGHJKPSSSFAA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TaylorLMWBGHJKPSSSFAA04.xml">XML</a></small></small></li>
<li id="AhnDKKD04"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khailany:Brucek">Brucek Khailany</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kapasi:Ujval_J=">Ujval J. Kapasi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Abhishek">Abhishek Das</a>:<br /><b>Evaluating the Imagine Stream Architecture.</b> 14-25<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310760"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AhnDKKD04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AhnDKKD04.xml">XML</a></small></small></li>
<li id="SiasUKSNH04"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sias:John_W=">John W. Sias</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Ueng:Sain=Zee">Sain-Zee Ueng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kent:Geoff_A=">Geoff A. Kent</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steiner:Ian_M=">Ian M. Steiner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nystrom:Erik_M=">Erik M. Nystrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Field-testing IMPACT EPIC research results in Itanium 2.</b> 26-39<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310761"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SiasUKSNH04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SiasUKSNH04.xml">XML</a></small></small></li>
</ul>



<h2>Parallelism in Microarchitectures</h2>
 

<ul>
<li id="VijaykumarC04"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>:<br /><b>Wire Delay is Not a Problem for SMT (In the Near Future).</b> 40-51<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310762"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VijaykumarC04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VijaykumarC04.xml">XML</a></small></small></li>
<li id="KrashinskyBHGPCA04"><a href="http://dblp.dagstuhl.de/pers/hc/k/Krashinsky:Ronny">Ronny Krashinsky</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Batten:Christopher">Christopher Batten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hampton:Mark">Mark Hampton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gerding:Steve">Steve Gerding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pharris:Brian">Brian Pharris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Casper:Jared">Jared Casper</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>The Vector-Thread Architecture.</b> 52-63<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310763"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KrashinskyBHGPCA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KrashinskyBHGPCA04.xml">XML</a></small></small></li>
<li id="KumarTRJF04"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farkas:Keith_I=">Keith I. Farkas</a>:<br /><b>Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance.</b> 64-75<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310764"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KumarTRJF04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KumarTRJF04.xml">XML</a></small></small></li>
<li id="ChouFA04"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chou:Yuan">Yuan Chou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fahs:Brian">Brian Fahs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>:<br /><b>Microarchitecture Optimizations for Exploiting Memory-Level Parallelism.</b> 76-89<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310765"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChouFA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChouFA04.xml">XML</a></small></small></li>
</ul>



<h2>Memory Consistency</h2>
 

<ul>
<li id="CainL04"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cain:Harold_W=">Harold W. Cain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Memory Ordering: A Value-Based Approach.</b> 90-101<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310766"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CainL04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CainL04.xml">XML</a></small></small></li>
<li id="HammondWCCDHPWKO04"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hammond:Lance">Lance Hammond</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wong:Vicky">Vicky Wong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Michael_K=">Michael K. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carlstrom:Brian_D=">Brian D. Carlstrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:John_D=">John D. Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hertzberg:Ben">Ben Hertzberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prabhu:Manohar_K=">Manohar K. Prabhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wijaya:Honggo">Honggo Wijaya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>Transactional Memory Coherence and Consistency.</b> 102-113<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310767"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HammondWCCDHPWKO04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HammondWCCDHPWKO04.xml">XML</a></small></small></li>
<li id="HangalVMLS04"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hangal:Sudheendra">Sudheendra Hangal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vahia:Durgam">Durgam Vahia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Manovit:Chaiyasit">Chaiyasit Manovit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Juin=Yeu_Joseph">Juin-Yeu Joseph Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanan:Sridhar">Sridhar Narayanan</a>:<br /><b>TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model.</b> 114-123<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310768"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HangalVMLS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HangalVMLS04.xml">XML</a></small></small></li>
<li id="ChaudhuriH04"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heinrich:Mark">Mark Heinrich</a>:<br /><b>SMTp: An Architecture for Next-generation Scalable Multi-threading.</b> 124-137<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310769"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChaudhuriH04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChaudhuriH04.xml">XML</a></small></small></li>
</ul>



<h2>Power and Energy</h2>
 

<ul>
<li id="HughesA04"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hughes:Christopher_J=">Christopher J. Hughes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>A Formal Approach to Frequent Energy Adaptations for Multimedia Applications.</b> 138-149<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310770"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HughesA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HughesA04.xml">XML</a></small></small></li>
<li id="OliverRSCCJFAC04"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oliver:John">John Oliver</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rao:Ravishankar">Ravishankar Rao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sultana:Paul">Paul Sultana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crandall:Jedidiah_R=">Jedidiah R. Crandall</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Czernikowski:Erik">Erik Czernikowski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones_IV:Leslie_W=">Leslie W. Jones IV</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Diana">Diana Franklin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Akella:Venkatesh">Venkatesh Akella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>:<br /><b>Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor.</b> 150-161<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310771"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/OliverRSCCJFAC04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/OliverRSCCJFAC04.xml">XML</a></small></small></li>
<li id="RosnerAMSM04"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rosner:Roni">Roni Rosner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Almog:Yoav">Yoav Almog</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moffie:Micha">Micha Moffie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schwartz:Naftali">Naftali Schwartz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mendelson:Avi">Avi Mendelson</a>:<br /><b>Power Awareness through Selective Dynamically Optimized Traces.</b> 162-175<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310772"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RosnerAMSM04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RosnerAMSM04.xml">XML</a></small></small></li>
</ul>



<h2>Interconnect and I/O</h2>
 

<ul>
<li id="BairavasundaramSAA04"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bairavasundaram:Lakshmi_N=">Lakshmi N. Bairavasundaram</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivathanu:Muthian">Muthian Sivathanu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arpaci=Dusseau:Andrea_C=">Andrea C. Arpaci-Dusseau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arpaci=Dusseau:Remzi_H=">Remzi H. Arpaci-Dusseau</a>:<br /><b>X-RAY: A Non-Invasive Exclusive Caching Mechanism for RAIDs.</b> 176-187<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310773"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BairavasundaramSAA04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BairavasundaramSAA04.xml">XML</a></small></small></li>
<li id="MullinsWM04"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mullins:Robert_D=">Robert D. Mullins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/West:Andrew">Andrew West</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Simon_W=">Simon W. Moore</a>:<br /><b>Low-Latency Virtual-Channel Routers for On-Chip Networks.</b> 188-197<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310774"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MullinsWM04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MullinsWM04.xml">XML</a></small></small></li>
<li id="PuenteGVB04"><a href="http://dblp.dagstuhl.de/pers/hc/p/Puente:Valentin">Valentin Puente</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gregorio:Jos=eacute=_A=">Jos&#233; A. Gregorio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vallejo:Fernando">Fernando Vallejo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Beivide:Ram=oacute=n">Ram&#243;n Beivide</a>:<br /><b>Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism.</b> 198-211<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310775"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PuenteGVB04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PuenteGVB04.xml">XML</a></small></small></li>
</ul>



<h2>Compression and Debugging</h2>
 

<ul>
<li id="AlameldeenW04"><a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Adaptive Cache Compression for High-Performance Processors.</b> 212-223<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310776"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AlameldeenW04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AlameldeenW04.xml">XML</a></small></small></li>
<li id="ZhouQLZT04"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Pin">Pin Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qin:Feng">Feng Qin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Wei">Wei Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Yuanyuan">Yuanyuan Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>iWatcher: Efficient Architectural Support for Software Debugging.</b> 224-237<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310777"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhouQLZT04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhouQLZT04.xml">XML</a></small></small></li>
</ul>



<h2>Superscalars</h2>
 

<ul>
<li id="YehiaT04"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yehia:Sami">Sami Yehia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Temam:Olivier">Olivier Temam</a>:<br /><b>From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation.</b> 238-249<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310778"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YehiaT04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YehiaT04.xml">XML</a></small></small></li>
<li id="FalconSRLV04"><a href="http://dblp.dagstuhl.de/pers/hc/f/Falc=oacute=n:Ayose">Ayose Falc&#243;n</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stark:Jared">Jared Stark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad">Konrad Lai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Prophet/Critic Hybrid Branch Prediction.</b> 250-263<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310779"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FalconSRLV04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FalconSRLV04.xml">XML</a></small></small></li>
</ul>



<h2>Support for Reliability</h2>
 

<ul>
<li id="WeaverEMR04"><a href="http://dblp.dagstuhl.de/pers/hc/w/Weaver:Christopher_T=">Christopher T. Weaver</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor.</b> 264-275<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310780"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WeaverEMR04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WeaverEMR04.xml">XML</a></small></small></li>
<li id="SrinivasanABR04"><a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Jayanth">Jayanth Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rivers:Jude_A=">Jude A. Rivers</a>:<br /><b>The Case for Lifetime Reliability-Aware Microprocessors.</b> 276-287<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310781"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SrinivasanABR04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SrinivasanABR04.xml">XML</a></small></small></li>
<li id="PowellV04"><a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Exploiting Resonant Behavior to Reduce Inductive Noise.</b> 288-301<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310782"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PowellV04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PowellV04.xml">XML</a></small></small></li>
</ul>



<h2>Register File</h2>
 

<ul>
<li id="ButtsS04"><a href="http://dblp.dagstuhl.de/pers/hc/b/Butts:J=_Adam">J. Adam Butts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Use-Based Register Caching with Decoupled Indexing.</b> 302-313<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310783"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ButtsS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ButtsS04.xml">XML</a></small></small></li>
<li id="GonzalezCOVV04"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Rub=eacute=n">Rub&#233;n Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ortega:Daniel">Daniel Ortega</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Veidenbaum:Alexander_V=">Alexander V. Veidenbaum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>A Content Aware Integer Register File Organization.</b> 314-324<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310784"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GonzalezCOVV04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GonzalezCOVV04.xml">XML</a></small></small></li>
<li id="LipastiMG04"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mestan:Brian_R=">Brian R. Mestan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gunadi:Erika">Erika Gunadi</a>:<br /><b>Physical Register Inlining.</b> 325-337<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310785"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LipastiMG04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LipastiMG04.xml">XML</a></small></small></li>
</ul>



<h2>Performance Methodologies</h2>
 

<ul>
<li id="KarkhanisS04"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karkhanis:Tejas">Tejas Karkhanis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>A First-Order Superscalar Processor Model.</b> 338-349<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310786"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KarkhanisS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KarkhanisS04.xml">XML</a></small></small></li>
<li id="EeckhoutBSBJ04"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bell_Jr=:Robert_H=">Robert H. Bell Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stougie:Bastiaan">Bastiaan Stougie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bosschere:Koen_De">Koen De Bosschere</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies.</b> 350-363<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310787"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EeckhoutBSBJ04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EeckhoutBSBJ04.xml">XML</a></small></small></li>
</ul>



<h2>Microarchitectural Concepts</h2>
 

<ul>
<li id="IyerSJ04"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Bharath">Bharath Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Sadagopan">Sadagopan Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacob:Bruce_L=">Bruce L. Jacob</a>:<br /><b>Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs.</b> 364-375<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310788"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IyerSJ04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IyerSJ04.xml">XML</a></small></small></li>
<li id="ParasharGS04"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parashar:Angshuman">Angshuman Parashar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy.</b> 376-386<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2004.1310789"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ParasharGS04.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ParasharGS04.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
