# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
# Date created = 13:51:15  December 10, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		adc_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC5C6F27C7
set_global_assignment -name TOP_LEVEL_ENTITY adc
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:51:15  DECEMBER 10, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y10 -to adc_sdi -comment ADC_SDI
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_H12 -to clk -comment 50MHz
set_location_assignment PIN_Y24 -to adc_sdot -comment GPIO29
set_location_assignment PIN_AC9 -to ena -comment SW0
set_location_assignment PIN_P11 -to reset_n -comment KEY0
set_location_assignment PIN_AB22 -to convst -comment ADC_CONVST
set_location_assignment PIN_W10 -to adc_sdo -comment ADC_SDO
set_location_assignment PIN_AC22 -to adc_sdit -comment GPIO35
set_location_assignment PIN_T21 -to outputs[0] -comment GPIO0
set_location_assignment PIN_K25 -to outputs[1] -comment GPIO2
set_location_assignment PIN_K26 -to outputs[2] -comment GPIO4
set_location_assignment PIN_M21 -to outputs[3] -comment GPIO6
set_location_assignment PIN_T22 -to outputs[4] -comment GPIO8
set_location_assignment PIN_U19 -to outputs[5] -comment GPIO10
set_location_assignment PIN_P8 -to outputs[6] -comment GPIO12
set_location_assignment PIN_R9 -to outputs[7] -comment GPIO14
set_location_assignment PIN_F26 -to outputs[8] -comment GPIO16
set_location_assignment PIN_G26 -to outputs[9] -comment GPIO18
set_location_assignment PIN_AA7 -to outputs[10] -comment GPIO20
set_location_assignment PIN_AD7 -to outputs[11] -comment GPIO22
set_location_assignment PIN_AA21 -to adc_sck -comment ADC_SCK
set_location_assignment PIN_AA23 -to convstt -comment GPIO31
set_location_assignment PIN_AC24 -to adc_sckt -comment GPIO33
set_global_assignment -name VHDL_FILE ../segment7/segment7.vhd
set_global_assignment -name VHDL_FILE ../quad_segment7/quad_segment7.vhd
set_global_assignment -name VHDL_FILE adc.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top