
<html><head><title>OpenAccess Database Interoperability Checker</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="leenap" />
<meta name="CreateDate" content="2020-02-20" />
<meta name="CreateTime" content="1582191962" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="" />
<meta name="DocTitle" content="Mixed Signal (MS) Interoperability Guide" />
<meta name="DocType" content="Methodology" />
<meta name="FileTitle" content="OpenAccess Database Interoperability Checker" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="dmsflow" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-02-20" />
<meta name="ModifiedTime" content="1582191962" />
<meta name="NextFile" content="oaZip_Utility.html" />
<meta name="Group" content="" />
<meta name="Platform" content="" />
<meta name="PrevFile" content="Chip_Finishing_and_ECO_Flows.html" />
<meta name="Product" content="Virtuoso Layout Suite,Innovus," />
<meta name="ProductFamily" content="Custom IC Design,Digital IC Design," />
<meta name="ProductVersion" content="20.10" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Mixed Signal (MS) Interoperability Guide -- OpenAccess Database Interoperability Checker" />
<meta name="Version" content="20.10" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="dmsflow201" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="dmsflowTOC.html">Contents</a></li><li><a class="prev" href="Chip_Finishing_and_ECO_Flows.html" title="Chip_Finishing_and_ECO_Flows">Chip_Finishing_and_ECO_Flows</a></li><li style="float: right;"><a class="viewPrint" href="dmsflow.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="oaZip_Utility.html" title="oaZip_Utility">oaZip_Utility</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Mixed Signal (MS) Interoperability Guide<br />Product Version 20.10, March 2020</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">15</div>
<h1 style="margin: 4px 0 4px;"><span>OpenAccess Database Interoperability Checker</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p></p>
<div class="toc-macro rbtoc1582191933247">
<ul class="toc-indentation">
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-Overviewoadb">Overview</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-RunningtheOADBCheckerthroughtheInnovusPlug-inChecker_Plugin">Running the OA DB Checker through the Innovus Plug-in</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-LoadingtheOADBCheckerManuallyChecker_Manual">Loading the OA DB Checker Manually</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-CheckLibrary-InnovusInteroperabilityLibraryCheckeroaDBLibChecker">Check Library - Innovus Interoperability Library Checker</a>
<ul class="toc-indentation">
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-TechnologyDBCheckertechDBChecker">Technology DB Checker</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-LibraryDBCheckerLibDBChecker">Library DB Checker</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-CheckPinsbetweenTwoCellviewsfortheRemasterInstancePinChecker">Check Pins between Two Cellviews for the Remaster Instance</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-ReportFileNameReportFile">Report File Name</a></li>
</ul>
</li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-CheckDesign-InnovusInteroperabilityDesignCheckeroaDBDesignChecker">Check Design - Innovus Interoperability Design Checker</a>
<ul class="toc-indentation">
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-CellView(s)DesignCheckerCellview">CellView(s)</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-ReportFileNameDesignCheckerReport">Report File Name</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-ChecksDesignCheckerChecks">Checks</a></li>
</ul>
</li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-CreateCheckFile-CreateCheckDesignFileCheckDesignFile">Create Check File - Create Check Design File</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-ViewingOADBCheckerViolationMarkersintheAnnotationBrowserinVirtuoso">Viewing OA DB Checker Violation Markers in the Annotation Browser in Virtuoso</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-RunInnovus-InnovusLaunchGUI">Run Innovus - Innovus Launch GUI</a></li>
<li><a href="#OpenAccessDatabaseInteroperabilityChecker-OADBCheckerUseCaseScenariosforVirtuosoUsers">OA DB Checker Use Case Scenarios for Virtuoso Users</a></li>
</ul>
</div>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-Overviewoadb">Overview<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-oadb"></span></h2>
<p style="white-space: pre-wrap;">OpenAccess Database Interoperability Checker (OA DB Checker) is a SKILL-based utility that can be run in the Virtuoso environment to ensure that the OpenAccess database when brought inside Innovusâ„¢ Implementation System is compatible for place-and-route flow. The OA DB Checker is also referred as the Innovus&#160;Interoperability Checker. To ensure interoperability, the OpenAccess database should contain all the necessary database objects that are required by applications within Innovus. At the same time, it should not contain any database object that would stop the Innovus implementation flow.</p>
<p style="white-space: pre-wrap;">The OA DB Checker, 16.20.002 revision and above,&#160;is available through the&#160;<em>Innovus</em>&#160;plug-in in Virtuoso. To learn more about running the OA DB Checker as a plug-in, see&#160;<a href="#OpenAccessDatabaseInteroperabilityChecker-Checker_Plugin">Running the OA DB Checker through the Innovus Plug-in</a>.</p>
<p style="white-space: pre-wrap;">For legacy Virtuoso users, the&#160;<em>Innovus</em>&#160;plug-in is not available in the installation. In such cases, you can launch the OA DB Checker manually by loading the&#160;<code>oaDBChecker.il</code>&#160;SKILL file from the Innovus gift directory. To learn more, see&#160;<a href="#OpenAccessDatabaseInteroperabilityChecker-Checker_Manual">Loading the OA DB Checker Manually</a>.</p>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-RunningtheOADBCheckerthroughtheInnovusPlug-inChecker_Plugin" style="white-space: pre-wrap;">Running the OA DB Checker through the Innovus Plug-in<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-Checker_Plugin"></span></h2>
<p style="white-space: pre-wrap;">The OA DB Checker is available through the&#160;<em>Innovus</em>&#160;plug-in in the Virtuoso&#160;<em>Launch</em>&#160;menu. To launch the OA DB Checker, select&#160;<em>Innovus</em>&#160;from the&#160;<em>Launch</em>&#160;--&gt; Plugins submenu in Virtuoso.</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238263.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="InnovusPlugIn.PNG" data-linked-resource-id="303238263" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238263.png" /></span>&#160;</p>
<p style="white-space: pre-wrap;">Once the plug-in is invoked,&#160;<em>Innovus</em>&#160;appears as a menu header on the Virtuoso window.&#160;</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238264.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="InnovusMenuInVirtuoso.PNG" data-linked-resource-id="303238264" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238264.png" width="640" /></span></p>
<p style="white-space: pre-wrap;">The&#160;<em>Innovus</em>&#160;menu in Virtuoso provides the following options:</p>
<ul style="white-space: pre-wrap;"><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-oaDBLibChecker">Check Library</a></em>&#160;- Opens the Innovus Interoperability Library Checker form, which enables you to check the completeness and correctness of technology data and the reference library.&#160;</li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-oaDBDesignChecker">Check Design</a></em>&#160;- Opens the&#160;Innovus Interoperability Design Checker form, which enables you to check the correctness and completeness of the design library.</li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-CheckDesignFile">Create Check File</a></em>&#160;- Opens the Create Check Design File form, which enables you to&#160;generate a file containing the lib/cell/views from your design.</li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-InnovusGUIVDI">Run Innovus</a></em>&#160;- Opens the Innovus launch GUI form, which enables you to perform library and design checks and open the design in Innovus Implementation System. The&#160;<em>Run Innovus</em>&#160;option is enabled only if Innovus is in your installation path.</li></ul><p style="white-space: pre-wrap;"><code></code></p>
<p style="white-space: pre-wrap;"></p>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-LoadingtheOADBCheckerManuallyChecker_Manual" style="white-space: pre-wrap;">Loading the OA DB Checker Manually<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-Checker_Manual"></span></h2>
<p style="white-space: pre-wrap;">You can run the OA DB checker by manually sourcing the&#160;<code>oaDBChecker.il</code>&#160;SKILL file located at:</p>
<p style="white-space: pre-wrap;"><code><code>&lt;<em>base_dir</em>&gt;</code>/&lt;<code><em>release_number</em>&gt;</code>/lnx86/tools.lnx86/innovus/gift/MixedSignal/OAChecker/oaDBChecker.il</code></p>
<p style="white-space: pre-wrap;">where,&#160;<code>&lt;<em>base_dir</em>&gt;</code>&#160;specifies the Innovus installation path and&#160;<em>&lt;release_number&gt;</em>&#160;specifies the Innovus version number.</p>
<p style="white-space: pre-wrap;">To start OA DB Checker:</p>
<ol style="white-space: pre-wrap;"><li>Set the OA_CHECKER_DIR environment variable to point to the&#160;directory containing the&#160;<code>oaDBDesignChecker.msg</code>&#160;&#160;and&#160;<code>oaDBLibraryChecker.msg</code>&#160;files as follows:<br /><code>setenv OA_CHECKER_DIR &quot;<code>&lt;<em>base_dir</em>&gt;</code>/&lt;<code><em>release_number</em>&gt;/lnx86/tools.lnx86/innovus/gift/MixedSignal/OAChecker</code>&quot;</code>&#160;</li><li>Type&#160;<code>virtuoso</code>&#160;to launch Virtuoso.</li><li>Type the following in the Command Interpreter Window (CIW):&#160;<br /><code><code>load &quot;&lt;base_dir&gt;/release_number/lnx86/tools.lnx86/innovus/gift/MixedSignal/OAChecker/oaDBChecker.il&quot;<br /></code></code>This adds&#160;<em>Innovus</em>&#160;as a submenu in the&#160;<em>Tools</em>&#160;menu of CIW.<code><code>&#160;<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238260.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBChecker_Innovus_Manual.PNG" data-linked-resource-id="303238260" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238260.png" /></span>&#160;</code></code></li><li>
<p>Select&#160;<em>Tools - Innovus</em>&#160;in the CIW.<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238259.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBChecker_Innovus_Manual_sub.PNG" data-linked-resource-id="303238259" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238259.png" /></span><br />The&#160;Innovus&#160;submenu provides the following options:</p>
<ul><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-oaDBLibChecker">Check Library</a></em>&#160;- Opens the Innovus Interoperability Library Checker form, which enables you to check the completeness and correctness of technology data and the reference library.&#160;</li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-oaDBDesignChecker">Check Design</a></em>&#160;- Opens the&#160;Innovus Interoperability Design Checker form, which enables you to check the correctness and completeness of the design library.</li></ul></li></ol><h2 id="OpenAccessDatabaseInteroperabilityChecker-CheckLibrary-InnovusInteroperabilityLibraryCheckeroaDBLibChecker" style="white-space: pre-wrap;">Check Library - Innovus Interoperability Library Checker<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-oaDBLibChecker"></span></h2>
<p style="white-space: pre-wrap;">Select the&#160;<em>Innovus - Check Library</em>&#160;option from the Virtuoso menu bar to open the Innovus Interoperability Library Checker form.</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238265.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBLibraryChecker.png" data-linked-resource-id="303238265" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238265.png" /></span></p>
<p style="white-space: pre-wrap;">The Innovus Interoperability Library Checker form contains the following sections:</p>
<ul style="white-space: pre-wrap;"><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-techDBChecker">Technology DB Checker</a></em></li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-LibDBChecker">Library DB Checker</a></em></li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-PinChecker">Check pins between two CellViews for remaster instance</a></em></li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-ReportFile">Report File Name</a></em></li></ul><h3 id="OpenAccessDatabaseInteroperabilityChecker-TechnologyDBCheckertechDBChecker" style="white-space: pre-wrap;">Technology DB Checker<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-techDBChecker"></span></h3>
<p style="white-space: pre-wrap;">Checks for completeness of technology data in the specified library.</p>
<p style="white-space: pre-wrap;">Many applications within Innovus require certain information to be present completely, consistently, and correctly in the OpenAccess technology database. This information includes definitions of layers, vias, routing, and DRC rules. Some of the completeness checks are tricky and vary from one application to other. For example,&#160;<code>LEFDefaultRouteSpec</code>&#160;and&#160;<code>LEFSpecialRouteSpec</code>&#160;are requirements for automatic routers but wire editors in Virtuoso do not require them.</p>
<p style="white-space: pre-wrap;">To ensure that the required data is present in the technology database, the checker performs the following checks:</p>
<ul style="white-space: pre-wrap;"><li>The foundry constraint group exists in the technology.</li></ul><ul style="white-space: pre-wrap;"><li>The&#160;<code>LEFDefaultRouteSpec</code>&#160;constraint group is present in the technology.</li></ul><ul style="white-space: pre-wrap;"><li>Each pair of consecutive routing layers has a cut layer defined between them.</li></ul><ul style="white-space: pre-wrap;"><li>The width constraint is specified in&#160;<code>LEFDefaultRouteSpec</code>&#160;for each routing layer.&#160;If the width constraint in&#160;<code>LEFDefaultRouteSpec</code>&#160;is less conservative than the foundry width value, the checker reports this to the user.</li></ul><ul style="white-space: pre-wrap;"><li>Innovus always reads the spacing constraint from foundry. The spacing constraint must be specified in the foundry constraint group. If the value of a spacing constraint in&#160;<code>LEFDefaultRouteSpec</code>&#160;is &#160;different from its foundry value, Innovus reports the inconsistency and displays a message that the foundry spacing value will be used by the&#160;Innovus technology reader.</li></ul><ul style="white-space: pre-wrap;"><li>If more than one spacing value is specified, the values must be increasing monotonically.</li></ul><ul style="white-space: pre-wrap;"><li>Innovus always reads the layer pitch constraint from foundry. It must be specified in the foundry constraint group. If a pitch constraint is present in&#160;<code>LEFDefaultRouteSpec</code>&#160;with its value different from the foundry value, the inconsistency is reported.
<p><strong>Note:</strong>&#160;Innovus technology reader uses the foundry spacing value.</p>
</li></ul><ul style="white-space: pre-wrap;"><li>The&#160;<code>oacValidRoutingLayer</code>&#160;constraint is&#160;defined in&#160;<code>LEFDefaultRouteSpec</code>&#160;and specifies all the routing layers in the technology, except the backside layer and the minimum capacitance layer.</li></ul><ul style="white-space: pre-wrap;"><li>The&#160;<code>oacValidRoutingVias</code>&#160;constraint is&#160;defined in&#160;<code>LEFDefaultRouteSpec</code>&#160;and has at least one via between every two consecutive routing layers. TSV (via from metal to backside routing layer) and via to top routing layer may not be included in the valid vias list.</li></ul><ul style="white-space: pre-wrap;"><li>The&#160;<code>LEFSpecialRouteSpec</code>&#160;constraint group is&#160;present in the technology and has a via rule for every two consecutive routing layers. Exceptions of top routing layer and via to top routing layer are not applicable on&#160;<code>LEFSpecialRouteSpec</code>.</li><li>There are no&#160;P-cell vias in&#160;the validVias list of the&#160;LEFDefaultrouteSpec (LDRS) and Non-Default Rules (NDRs). If any P-cell via is present, the checker reports its name along with the associated constraint group during technology library checking.&#160;For example:<br /><code>Checking for PCELL vias in validVias list of NDRs....</code><br /><code>The validVias list of the constraint group &#39;virtuosoDefaultSetup&#39; from library&#160;&#39;LIB&#39; contains a pcell via &#39;M1V1M2_C&#39;. The pcell via should be removed from the&#160;validVias list and, if necessary, replaced by a custom (fixed) via definition&#160;or a standard (paramaterizable) via definition.&#160;</code><br /><code>The validVias list of the LEFDefaultRouteSpec &#39;LEFDefaultrouteSpec&#39; from&#160;library &#39;LIB&#39; contains a pcell via &#39;M1V1M2_C&#39;. The pcell via should be removed&#160;from the validVias list and, if necessary, replaced by a custom (fixed) via&#160;definition or a standard (paramaterizable) via definition.&#160;</code><br /><code>FAILED : Technology library &#39;LIB&#39; fails certain checks.</code>
<p>For interoperability with Innovus, you should remove the reported P-cell&#160;vias from the validVias list. If necessary, you can replace the P-cell via with a custom (fixed) via definition or a standard (paramaterizable) via definition.</p>
</li><li>
<p>All custom vias available in the tech file should be available in the Incremental Technology Database (ITDB). If the checker finds&#160;references to custom vias in the tech file (under the LDRS section) but&#160;cannot find the custom via master in the ITDB/PDK, it issues&#160;a WARNING message such as the follows:<br /><code><span>WARNING: &quot;Custom via found in the design for which there is no via cell master. Please make sure that the custom via cell masters are available in the library and then reload the design&quot;</span></code></p>
</li><li>The&#160;Layer function table contains the list of all routing and cut layers as defined in the technology database. Material type is checked for all routing and cut layers. All the layers defined in&#160;<code>validVias</code>&#160;and&#160;<code>validLayers</code>&#160;in&#160;<code>LEFDefaultRouteSpec</code>&#160;and&#160;<code>LEFSpecialRouteSpec</code>&#160;are included in the layer function table in the right sequence.</li></ul><ul style="white-space: pre-wrap;"><li>The OpenAccess reader (and data-checker) specifically looks at&#160;<code>minSpacing</code>&#160;consistency in all the constraint groups used in the design. The &#160;<code>minSpacing</code>&#160;constraint values should be equal or greater than the values specified in foundry constraint groups.</li></ul><ul style="white-space: pre-wrap;"><li>All the layers in the&#160;<code>LEFDefaultRouteSpec</code>&#160;should have consistent&#160;<code>ANTENNA</code>&#160;rules. Various values that should be defined for a layer are:<ul><li><code>ACCURRENTDENSITY</code></li><li><code>DCCURRENTDENSITY</code></li><li><code>ANTENNAMODEL</code></li><li><code>ANTENNAAREARATIO</code></li><li><code>ANTENNADIFFAREARATIO</code></li><li><code>ANTENNACUMAREARATIO</code></li><li><code>ANTENNACUMDIFFAREARATIO</code></li><li><code>ANTENNAAREAFACTOR</code></li><li><code>ANTENNACUMROUTINGPLUSCUT</code></li><li><code>ANTENNAFATEPLUSDIFF</code></li><li><code>ANTENNAAREAMINUSDIFF</code></li><li><code>ANTENNAAREADIFFREDUCEPWL</code></li></ul>All these listed values should be equal for all the layers and cuts with respect to the foundry constraint group.</li><li>The Virtuoso ASCII techFile should have the cutClass specification in the&#160;viaSpacing rule for a CUT layer.&#160;</li><li>For advanced node data, spacing table should be defined in the OpenAccess database if cut classes are defined in the techFile.</li></ul><p style="white-space: pre-wrap;">The&#160;<em>Technology DB Checker</em>&#160;checks for all the occurrences of above situations and reports probable problems when the current view is taken to Innovus and brought back.</p>
<h3 id="OpenAccessDatabaseInteroperabilityChecker-LibraryDBCheckerLibDBChecker" style="white-space: pre-wrap;">Library DB Checker<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-LibDBChecker"></span></h3>
<p style="white-space: pre-wrap;">Checks for the correctness and completeness of the specified lib/cell/view as the reference library.</p>
<h4 id="OpenAccessDatabaseInteroperabilityChecker-CompatibleViewforQuickAbstractInference" style="line-height: 1.42857;white-space: pre-wrap;">Compatible View for Quick Abstract Inference</h4>
<p style="white-space: pre-wrap;">Checks whether the specified lib(s)/cell(s)/view(s) can be used for reading the instance abstracts inside Innovus.</p>
<p style="white-space: pre-wrap;">A proper dual view has&#160;<code>prBoundary</code>&#160;and pin shapes for all pins in the layout view. If&#160;<code>prBoundary</code>&#160;is not present, the quick abstract inference capability in Innovus will not populate the&#160;<code>SIZE</code>&#160;statement of the abstract, which might not give any meaningful shape to the instance. The shape of the instance is computed based on its geometry&#39;s bounding box. Similarly, if all the pin shapes are not present, the quick abstract inference capability in Innovus will assume no metal layer is assigned to that pin and the router will give an error when you try to route such nets using automatic routers, such as NanoRoute. A warning message is displayed for such cases while importing a design into Innovus. The checker checks whether or not a particular view is a valid dual view, which contains&#160;<code>prBoundary</code>&#160;and all pin shapes corresponding to its logical Verilog view.</p>
<p style="white-space: pre-wrap;">As part of this check , if a&#160;pin is outside the&#160;<code>prBoundary</code>, the checker displays a warning. This is because, though legal, it is not advisable&#160;to have pins outside the&#160;<code>prBoundary</code>. A pin outside the boundary is often an indication that the&#160;<code>prBoundary</code>&#160;has not been updated to enclose wiring.</p>
<h4 id="OpenAccessDatabaseInteroperabilityChecker-SymmetryAttributeontheCellview" style="line-height: 1.42857;white-space: pre-wrap;">Symmetry Attribute on the Cellview</h4>
<p style="white-space: pre-wrap;">Checks for the existence of the&#160;<code>SYMMETRY</code>&#160;property on a given list of cellview(s).</p>
<p style="white-space: pre-wrap;">For quick abstract inference and other applications within Innovus to work, there must be a&#160;<code>SYMMETRY</code>&#160;statement in any given lib/cell/view that is being used as the IP in a design. You would provide a list of libraries and a view name. The checker runs on all the cells inside those libraries and the given view name and reports whether or not each one has the&#160;<code>SYMMETRY</code>&#160;property set.</p>
<h3 id="OpenAccessDatabaseInteroperabilityChecker-CheckPinsbetweenTwoCellviewsfortheRemasterInstancePinChecker" style="white-space: pre-wrap;">Check Pins between Two Cellviews for the Remaster Instance<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-PinChecker"></span></h3>
<p style="white-space: pre-wrap;">Checks whether the pins and ports match between two given cellviews.</p>
<p style="white-space: pre-wrap;">In the netlist-driven mixed-signal flow, the blackbox declaration of the AMS block is done and then you are allowed to re-bind the instance with the layout view during iterative stages of floorplanning and analysis flow. Innovus either crashes or shows inconsistent behavior if the number of terms in the abstract view of the blackbox does not match with that in the layout view. You need to make sure that these two views have exactly the same name and number of terms.</p>
<p style="white-space: pre-wrap;">During remastering (if being done in Virtuoso), the tool gives a warning or error message for these kinds of mismatches.</p>
<h3 id="OpenAccessDatabaseInteroperabilityChecker-ReportFileNameReportFile" style="white-space: pre-wrap;">Report File Name<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-ReportFile"></span></h3>
<p style="white-space: pre-wrap;">Provides the report in text format.&#160;The PASS/FAIL status for each check is printed clearly at the end of the report in the final summary.</p>
<p style="white-space: pre-wrap;">Here&#39;s a sample Innovus Interoperability Library Checker report:</p>
<p style="white-space: pre-wrap;"><code>####################################################################################</code><br /><code>#### Technology Lib Name: FEOAreflib8&#160;</code><br /><code>#### @(#)$CDS: virtuoso version 6.1.7-64b 09/21/2016 22:40 (sjfhw307) $&#160;</code><br /><code>#### OA DB Checker Version: 16.20.003</code><br /><code>#### OA DB Checker Path: /grid/cic/ciccm_t1nb_004/CICCM_BUILDS1/IC6.1.7/main/lnx86/64/160921-291/tools.lnx86/dfII/etc/tools/innovus/oaDBChecker.il</code><br /><code>#### Report Generated on: Sep 22 15:00:11 2016&#160;</code><br /><code>####################################################################################</code></p>
<p style="white-space: pre-wrap;"><code>INFO (CHECKER_LIB-33): Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from the constraint group set by &quot;set init_oa_default_rule&quot; or defaults to LEFDefaultRouteSpec and rest of rules are read from foundry constraint group.</code></p>
<p style="white-space: pre-wrap;"><code>Checking the right sequence of cut layers in technology....PASSED</code></p>
<p style="white-space: pre-wrap;"><code>Checking &#39;LEFDefaultRouteSpec&#39; Constraint Group for valid layers, appropriate spacing values etc.....PASSED</code></p>
<p style="white-space: pre-wrap;"><code>Checking LEFSpecialRouteSpec Constraint Group....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking &#39;minSpacing&#39; Constraint Group for valid layers, appropriate spacing values etc.....</code><br /><code>INFO (CHECKER_LIB-11): &#39;minSpacing&#39; Constraint Group does not have validLayers.</code></p>
<p style="white-space: pre-wrap;"><code>Checking for PCELL vias in validVias list of NDRs....NOT FOUND</code></p>
<p style="white-space: pre-wrap;"><code>FAILED : Technology library &#39;FEOAreflib8&#39; fails certain checks.</code></p>
<p style="white-space: pre-wrap;"><br /><code>Final Summary</code><br /><code>Type of checks PASSED FAILED</code><br /><code>------------------------------------------------------------------------------</code></p>
<p style="white-space: pre-wrap;"><code>Tech Library:</code><br /><code>LDRS Checks PASSED</code><br /><code>LSRS Checks PASSED</code><br /><code>Constraint Group Checks FAILED</code></p>
<p style="white-space: pre-wrap;"><code>Library Checks:</code><br /><code>Compatible View Checks FAILED</code><br /><code>Symmetry Attribute Checks FAILED</code></p>
<p style="white-space: pre-wrap;"><code></code></p>
<p style="white-space: pre-wrap;"></p>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-CheckDesign-InnovusInteroperabilityDesignCheckeroaDBDesignChecker" style="white-space: pre-wrap;">Check Design - Innovus Interoperability Design Checker<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-oaDBDesignChecker"></span></h2>
<p style="white-space: pre-wrap;">Select the&#160;<em>Innovus - Check Design&#160;</em>option from the Virtuoso menu bar to open the Innovus Interoperability Design Checker form.</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238266.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBDesignChecker.png" data-linked-resource-id="303238266" data-linked-resource-type="attachment" data-linked-resource-version="2" data-unresolved-comment-count="0" src="attachments/303238256/303238266.png" /></span></p>
<p style="white-space: pre-wrap;">The Innovus Interoperability Design Checker form&#160;checks for the correctness and completeness of the specified lib/cell/views as the design library. It&#160;contains the following sections:</p>
<ul style="white-space: pre-wrap;"><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-DesignCheckerCellview">CellView(s)</a></em></li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-DesignCheckerReport">Report File Name</a></em></li><li><em><a href="#OpenAccessDatabaseInteroperabilityChecker-DesignCheckerChecks">Checks</a></em></li></ul><h3 id="OpenAccessDatabaseInteroperabilityChecker-CellView(s)DesignCheckerCellview" style="white-space: pre-wrap;">CellView(s)<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-DesignCheckerCellview"></span></h3>
<p style="white-space: pre-wrap;">In this section, you specify the lib/cell/views that need to be checked for correctness and completeness as the design library.&#160;You can choose to specify either:</p>
<ul style="white-space: pre-wrap;"><li>A single lib/cell/view &#160;by specifying the appropriate values in the&#160;<em>Lib</em>,&#160;<em>Cell</em>,&#160;<em>View&#160;</em>fields in the&#160;<em>CellView(s)</em>&#160;section of the checker,<br />Or&#160;</li><li>Load a file containing a list of cell views by selecting the&#160;<em>Cellview File</em>&#160;check box and then specifying the file name in the adjacent field.&#160;<br />If this method is used, the subsequent design checks are done on each view. With this method, the&#160;report has a separate header for each lib/cell/view followed by the checks made for that cellview.&#160;</li></ul><h3 id="OpenAccessDatabaseInteroperabilityChecker-ReportFileNameDesignCheckerReport" style="white-space: pre-wrap;">Report File Name<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-DesignCheckerReport"></span></h3>
<p style="white-space: pre-wrap;">Provides the report in text format.&#160;The PASS/FAIL status for each check is printed clearly at the end of the report in the final summary.</p>
<p style="white-space: pre-wrap;">Here&#39;s a sample Innovus Interoperability Design Checker report:</p>
<p style="white-space: pre-wrap;"><code>####################################################################################</code><br /><code>#### @(#)$CDS: virtuoso version 6.1.7-64b 09/21/2016 22:40 (sjfhw307) $&#160;</code><br /><code>#### OA DB Checker Version: 16.20.003</code><br /><code>#### OA DB Checker Path: /grid/cic/ciccm_t1nb_004/CICCM_BUILDS1/IC6.1.7/main/lnx86/64/160921-291/tools.lnx86/dfII/etc/tools/innovus/oaDBChecker.il</code><br /><code>#### Report Generated on: Sep 22 15:01:40 2016&#160;</code><br /><code>####################################################################################</code></p>
<p style="white-space: pre-wrap;"><code>####################################################################################</code><br /><code>#### oaDBChecker Report&#160;</code><br /><code>#### OA Design CellView: ADTMF4/dtmf_chip/NoConst&#160;</code><br /><code>#### Report Generated on: Sep 22 15:01:40 2016&#160;</code><br /><code>####################################################################################</code></p>
<p style="white-space: pre-wrap;"><code>Checking pin shapes for terminals in the design....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Performing Check for existence of leading &#39;|&#39; char in instance names....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking for correct Bus information...PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Performing Check for checking Sigtypes of Nets and their connected InstTerms....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Performing Check for existence of PG terms in Netlist....PASSED.</code></p>
<p style="white-space: pre-wrap;"><br /></p>
<p style="white-space: pre-wrap;"><code>Checking SigTypes of named power and ground nets....</code><br /><code>ERROR (CHECKER_DESGN-62): No power nets specified.</code></p>
<p style="white-space: pre-wrap;"><code>Performing Check for existence of non-drawing shapes....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Performing Check for existence of non-drawing pin shapes....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking for pins on non-routing layers in the design....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking for presence of textDisplay objects in the design....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Performing Check for gapFill/fill/fillOPC purpose validity on routing layers....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking for presence of conic shapes in the design....PASSED.</code></p>
<p style="white-space: pre-wrap;"><br /><code>Checking for status of interface bit for all blocks in the current view...</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;8&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyi&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;15&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;14&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;13&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;12&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;11&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;10&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;9&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;8&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dout&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;a&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;16&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;15&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;14&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;13&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;12&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;10&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;9&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;8&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxo&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;15&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;14&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;13&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;12&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;11&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;10&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;9&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;8&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlxi&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;15&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;14&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;13&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;12&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;11&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;10&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;9&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;8&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;6&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;5&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;4&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;3&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;2&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;1&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;dxin&lt;0&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;AVDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VSS&#39; of cell &#39;dtmf_chip&#39; is set to false.</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;VDD&#39; of cell &#39;dtmf_chip&#39; is set to false.</code></p>
<p style="white-space: pre-wrap;"><br /><code>Checking the incompatible wires/wire segments....PASSED.</code></p>
<p style="white-space: pre-wrap;"><br /><code>Performing Check for completeness of all Constraint Groups (NDRs) in the design....</code><br /><code>Checking &#39;NDR5&#39; Constraint Group for valid layers, appropriate spacing values etc.....</code><br /><code>Checking &#39;NDR4&#39; Constraint Group for valid layers, appropriate spacing values etc.....</code></p>
<p style="white-space: pre-wrap;"><code>Checking for presence of pcell cache ......PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking for XL compliancy.....PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>Checking routing status of the design...</code><br /><code>WARNING (CHECKER_DESGN-56): There are no routes found in the design. It is possible that design is not routed. This might create problem in running some applications in Innovus, for example: extractRC.</code></p>
<p style="white-space: pre-wrap;"><code>Checking placement status of hard macros...PASSED.</code></p>
<p style="white-space: pre-wrap;"><code>&#160;</code></p>
<p style="white-space: pre-wrap;"><code>Final Summary</code><br /><code>Type of checks PASSED FAILED</code><br /><code>------------------------------------------------------------------------------</code></p>
<p style="white-space: pre-wrap;"><code>Design Library Checks:</code><br /><code>Pin shape check for terminals PASSED</code><br /><code>&#39;|&#39; char in instance names PASSED</code><br /><code>Bus Annotation check PASSED</code><br /><code>Check Nets and their Inst terms&#39; sig type PASSED</code><br /><code>Power/Ground Checks PASSED</code><br /><code>Check signal types of named nets FAILED</code><br /><code>Shapes on drawing purpose PASSED</code><br /><code>Pins on drawing purpose PASSED</code><br /><code>Pins on non-routing layer check PASSED</code><br /><code>Presence of textDisPlay object check PASSED</code><br /><code>Validity of gapFill/fill/fillOPC PASSED</code><br /><code>Presence of conic shape check PASSED</code><br /><code>Status of interface bit check FAILED</code><br /><code>Unsupported routing shapes PASSED</code><br /><code>Non default rules check FAILED</code><br /><code>Show non default rules PASSED</code><br /><code>MS constraints check PASSED</code><br /><code>PCell cache check PASSED</code><br /><code>XL Compliancy check PASSED</code><br /><code>Design route status check FAILED</code><br /><code>Placement status check PASSED</code></p>
<p style="white-space: pre-wrap;"><span><strong>Create Violation Markers in Design</strong><br /></span></p>
<p style="white-space: pre-wrap;"><span>Select the </span><em>Create Violation Markers in Design</em><span> check box if you want</span><span>&#160;the&#160;</span><span>OA DB Checker to create violation marker that can be&#160;</span><span>displayed in the Annotation Browser window in Virtuoso. This makes it easier to view and debug violations as examining the log file for violations can be time consuming.&#160;</span></p>
<p style="white-space: pre-wrap;"><span>The marker creation feature is available in the latest Virtuoso ICADVM181 ISR/IC618 ISR release and in Innovus 20.1.&#160;This feature needs the INVS30 license.&#160;<br /></span></p>
<p style="white-space: pre-wrap;"><span>For more information, see <a href="#OpenAccessDatabaseInteroperabilityChecker-AnnotationBrowser">Viewing OA DB Checker Violation Markers in the Annotation Browser in Virtuoso</a>.</span></p>
<p style="white-space: pre-wrap;"><span><strong>Note</strong>:&#160;The marker creation feature is available only if you load OA DB Checker by using the plug-in method. It will not be available if you load OA DB Checker manually.<br /></span></p>
<h3 id="OpenAccessDatabaseInteroperabilityChecker-ChecksDesignCheckerChecks" style="white-space: pre-wrap;">Checks<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-DesignCheckerChecks"></span></h3>
<p style="white-space: pre-wrap;">This section provides&#160;various options for checking the design library. &#160;The checks are&#160;categorized by possible mixed-signal flows. You can select a suitable check category from the&#160;<em><a href="#OpenAccessDatabaseInteroperabilityChecker-DesignCheckerPresets">Presets</a></em>&#160;subsection. You can view list of available checks by expanding the&#160;<em><a href="#OpenAccessDatabaseInteroperabilityChecker-DesignCheckerChoices">Choices</a></em>&#160;subsection.&#160;</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238268.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBDesignChecker_exp.png" data-linked-resource-id="303238268" data-linked-resource-type="attachment" data-linked-resource-version="2" data-unresolved-comment-count="0" src="attachments/303238256/303238268.png" /></span></p>
<h4 id="OpenAccessDatabaseInteroperabilityChecker-PresetsDesignCheckerPresets" style="line-height: 1.42857;white-space: pre-wrap;">Presets<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-DesignCheckerPresets"></span></h4>
<p style="white-space: pre-wrap;">Select one of the following check categories:</p>
<ul style="white-space: pre-wrap;"><li><em>All</em>&#160;- This is the default setting. All possible design checks, listed under&#160;<a href="#OpenAccessDatabaseInteroperabilityChecker-DesignCheckerChoices">Choices</a>, are carried out with this setting.</li><li><em>MS STA&#160;</em>- With this setting, the checks mandatory for static timing analysis of mixed-signal designs are selected by default. You can select additional checks from the&#160;<em>Choices&#160;</em>subsection.</li><li><em>Quick Abstract&#160;</em>&#160;- With this setting, the checks mandatory for quick abstract inference are selected by default.&#160;You can select additional checks from the&#160;<em>Choices&#160;</em>subsection.</li><li><em>Custom&#160;</em>- With this setting, you can select a combination of checks as per your requirements.</li></ul><p style="white-space: pre-wrap;">For each of the above preset categories,&#160;the following checks are turned on by default:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="white-space: pre-wrap;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" colspan="1">Check</th><th class="confluenceTh" colspan="1">Description</th></tr>
<tr><td class="confluenceTd"><em>Check Nets and their connected inst Terms sigtype in CellView</em></td>
<td class="confluenceTd">Checks for signal type mismatches between all nets and the connected inst terms for a given cell view.&#160;For example, if a signal net is connected to a pin of a block but that pin is declared as a P/G pin, the checker will flag it as an error. Similarly, if a P/G net is connected to a non-P/G pin of a block, the checker flags it as an error.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Power/Ground Terminals and Net Checks in CellView</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks the power and ground connections and nets in the OpenAccess library/cell/view. It includes the following sub-checks:</p>
<ul><li><em>Power/Ground Terminals in CellView</em><br />Detects the power and ground connections existing in the netlist data (EMH) of the OpenAccess library/cell/view.&#160;</li><li><span style="color: rgb(0,0,0);"><span style="color: rgb(51,51,51);"><em>Check SigTypes for named nets<br /></em>Checks signal types for the specified nets in the design. You can specify the power and ground nets in the&#160;<em>Power Net Names</em>&#160;and&#160;<em>Ground Net Name</em>&#160;fields, respectively.</span></span></li></ul></td>
</tr>
</tbody></table></div>
<h4 id="OpenAccessDatabaseInteroperabilityChecker-ChoicesDesignCheckerChoices" style="line-height: 1.42857;white-space: pre-wrap;">Choices<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-DesignCheckerChoices"></span></h4>
<p style="white-space: pre-wrap;">Expand the&#160;<em>Choices</em>&#160;subsection to view the list of available checks.</p>
<p style="white-space: pre-wrap;">The table below lists the available checks and their default setting for the preset categories&#160;<em>MS STA</em>,&#160;<em>Quick Abstract</em>, and&#160;<em>Custom</em>.&#160;Note that all the checks below are turned on by default for the&#160;<em>All&#160;</em>preset category.</p>

<p></p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Check</th><th class="confluenceTh">Description</th><th class="confluenceTh">MS STA</th><th class="confluenceTh">Quick Abstract</th><th class="confluenceTh">Custom</th></tr>
<tr><td class="confluenceTd"><em>Instance names with the leading &quot;|&quot; character</em></td>
<td class="confluenceTd">Checks for the existence of instance names with the leading &quot;|&quot; character.<br /><br />Virtuoso-XL creates a leading pipe character in instance names when connectivity-driven layout generation process is followed using Configure Physical Hierarchy (CPH) and Generate Physical Hierarchy (GPH). This leads to an instance name mismatch given in the&#160;<code>.sdc</code>&#160;file. The checker finds all such cases.<br /><br />You can use&#160;<code>envSetVal(&quot;layoutXL&quot; &quot;prefixLayoutInstNamesWithPipe&quot; &#39;boolean nil)</code>&#160;before running the schematic-driven layout generation process in Virtuoso-XL to get rid of occurrences of the extra leading character in instance names.</td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">Off</td>
</tr>
<tr><td class="confluenceTd"><em>Pins not on purpose &quot;drawing&quot;</em></td>
<td class="confluenceTd">
<p>Checks for the existence of pin shapes that are not on purpose drawing.&#160;</p>

<p>Earlier versions of Innovus could not understand the pin layer and could not create physical shapes if pin shapes were not on the drawing purpose.&#160;</p>

<p>In the current version of Innovus, any purpose other than drawing&#160;is converted to drawing in the round trip of OpenAccess data. There is no way to restrict the conversion within Innovus to put the pin back on the original layer purpose or&#160;drawing&#160;purpose.&#160;If the pin purpose is converted to drawing, we need a way to preserve the pin purpose for the top level. To retain pin purpose, use: <br /><code><span class="fontredcadence">setOaxMode</span> <span class="fontredcadence">-pinPurpose</span> {true | false}</code>&#160;in Innovus.</p>
</td>
<td class="confluenceTd">On</td>
<td class="confluenceTd">On</td>
<td class="confluenceTd">On</td>
</tr>
<tr><td class="confluenceTd"><em>Shapes not on purpose &quot;drawing&quot;</em></td>
<td class="confluenceTd">Checks for the existence of shapes on non-routing layers in the design or on routing layers but on purpose other than &quot;drawing&quot;. If you select the&#160;<em>Shapes not on purpose &quot;drawing&quot;&#160;</em>check box, the&#160;checker flags any blockages found on non-routing layers. In such cases, you must fix the tech and reload the design.</td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">Off</td>
</tr>
<tr><td class="confluenceTd"><em>Incompatible wire/wire segments</em></td>
<td class="confluenceTd">
<p>Checks for wire or wire segments that are not compatible with Innovus.&#160;</p>

<p>&#160;Following types of routing shapes are allowed in Innovus:</p>
<ul><li>Only manhattan routing is allowed for signal nets and they can have any of the following end extension: half-extend, zero-extend, or LEF wire extension value.</li><li>Manhattan and 45-degree routing is allowed for special nets. Custom end extension value is supported for manhattan while default style is supported for 45-degree special wires.</li><li>Any non-45 degree and non-90 degree shape is not supported in Innovus.</li></ul>
<p>If&#160;a wire or wire segment created in Virtuoso is not adhering to the half or zero extents rule, those nets when brought into Innovus are automatically changed to DEF SPECIALNETS wiring. This change can affect the physical design flow in Innovus. If you select the&#160;<em>Incompatible wire/wire segments&#160;</em>check box, the checker looks for any wires or wire segments in the design that&#160;do not adhere to the half or zero extents rule and flags these as incompatible with Innovus.</p>
</td>
<td class="confluenceTd">On</td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">On</td>
</tr>
<tr><td class="confluenceTd"><em>Completeness of Non-Default Rules (NDRs)</em></td>
<td class="confluenceTd">
<p>A Non-Default Rule (NDR) is a constraint group defined in OpenAccess design and/or technology database and associated to a net. From the Innovus perspective, a valid NDR contains definitions of the following items/rules:</p>
<ul><li><code>validLayers</code><br />The list of the number of metal layers might not be the same as that defined in&#160;<code>LEFDefaultRouteSpec</code>. However, it should be in a sequence and start from the bottom-most routing layer (M1).</li><li><code>validVias</code>&#160;(Optional)</li><li><code>width</code>&#160;(Optional)</li><li><code>spacing</code>&#160;(Optional)</li><li><code>minNumCuts</code>&#160;for each via layer&#160;(Optional)</li></ul>
<p>If the list of metal layers is lesser than that defined in&#160;<code>LEFDefaultRouteSpec</code>, Innovus reads and automatically completes the list for its in-memory reference.</p>

<p>If an NDR is defined in a hierarchical fashion and refers to the other constraint groups defined in the same design library, or the referred technology libraries up to the base technology in the technology definition tree, Innovus reads the complete tree structure by iterating all the referenced libraries and constraint groups. It creates an equivalent NDR that contains the five rules<code>--validLayers</code>,&#160;<code>validVias</code>,&#160;<code>width</code>,&#160;<code>spacing</code>, and&#160;<code>minNumCuts</code>--listed above.</p>

<p>If there are any conflicting values found during hierarchy traversal, Innovus uses the technology hierarchy to resolve the conflict by using the values defined in the upper hierarchy as against the values defined in the lower constraint groups. The constraint groups are traversed as per their definition list including branches of the definition tree.</p>

<p>The existence of the&#160;<code>validLayers</code>&#160;rule is mandatory. For the other rules, Innovus first goes to&#160;<code>LEFDefaultRouteSpec</code>&#160;and then to foundry, if not defined in NDR itself. So the checker will have to do the same thing as done by Innovus.</p>

<p>The user runs the checker in Virtuoso Environment on a design and technology database to make sure that the constraint defined on the net is a valid NDR definition and the NDR can be used as a valid routing rule within Innovus.&#160;</p>

<p>If you select&#160;<em>Completeness of Non-Default Rules (NDRs)</em>, SKILL iterates all the constraint groups and checks for its validity as an NDR. If the constraint is referring to other constraints (hierarchical constraint definition), the SKILL code is expected to traverse the complete list of constraints in the reference tree to fetch and complete the list of all variables. It would write the final NDR with values for the five rules<code>--validLayers</code>,&#160;<code>validVias</code>,&#160;<code>width</code>,&#160;<code>spacing</code>, and&#160;<code>minNumCuts</code>--in the text report file to show you the final flattened NDR. This is important from an Innovus user&#39;s perspective because it would give the flattened view of the NDR after hierarchy flattening, which Innovus does by default.&#160;</p>

<p>When the&#160;<em>Completeness of Non-Default Rules (NDRs)</em>&#160;option is selected:</p>
<ul><li>The checker iterates all constraints and checks the NDRs, and reports it as it would be visible in Innovus.</li><li>The checker flags&#160;NDRs that are not compatible with Innovus. An&#160;NDR is valid in Innovus if the routing layers used by&#160;the NDR match those of the LDRS used in the design. If the layers do not match,&#160;the checker issues a warning that the NDR is not compatible with Innovus and that&#160;any net&#160;having the NDR as a constraint group will be converted into a special net in Innovus.</li><li>If the number of layers defined in the NDR is lesser than that in&#160;<code>LEFDefaultRouteSpec</code>, Innovus completes the NDR definition for database completeness but directs NanoRoute to use only the layers specified in the NDR.&#160;<br />For example, if the NDR has&#160;<code>validLayer</code>&#160;(M1 M2 M3) and&#160;<code>LEFDefaultRouteSpec</code>&#160;contains M1 to M5, the constraint using the specific NDR would be routed using only M1 to M3 by NanoRoute. This is&#160;displayed as a message that the net Nx on which you have associated a specific NDR contains only M1 to M3 as <code>validLayers</code> and NanoRoute would use only M1 to M3 for completing the routing of this net even though technology allows M1 to M5.</li><li>If a constraint on a net contains only&#160;<code>minNumCuts</code>&#160;or&#160;<code>minWidth/spacing</code>&#160;rules without having&#160;<code>validLayer</code>, the checker displays a message that constraint is not valid and you need to add&#160;validLayers&#160;to make it a valid NDR.</li><li>If there is any hierarchical NDR (NDRs referring to other NDRs), the checker is expected to display the following warning message:&#160;<br /><code>%s is a hierarchical constraint. Innovus will create a flattened constraint in non-update mode. To preserve the constraint as-is and avoid&#160;Innovus&#160;from creating an equivalent flattened constraint, use <span class="fontredcadence">setOaxMode</span> <span class="fontredcadence">-updateMode</span> true within&#160;Innovus&#160;sessions.</code></li><li>If an NDR name contains any special character like &quot; &quot; (blank space) in their names, the checker reports these names.&#160;</li></ul></td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">Off</td>
<td class="confluenceTd">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Shows all Non-Default Rules (NDRs)</em></td>
<td class="confluenceTd" colspan="1">Reports all&#160;NDRs in the design.</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Report mixed signal routing constraints</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks for the existence of valid mixed-signal routing constraint in the OpenAccess database. In the flow, OpenAccess database might have been available from Virtuoso or Innovus. Therefore, interoperability of OpenAccess database using Innovus might lose some of the objects that are not supposed to be interoperated. The OpenAccess DB checker checks for the completeness of a constraint that is going to be used by all the tools including Innovus.</p>

<p><strong>Note</strong>:&#160;If multiple constraints, such as differential pair, match length, and bus, exist on same net, the checker generates an error stating that they cannot be applied on same net. The names of the constraints and the net or net group on which the conflict is occurring are reported in the error message.</p>

<p><strong>Differential Pair&#160;</strong><br />Iterates on all&#160;<code>diffPair</code>&#160;groups and identifies the number of such constraints that exist in an OpenAccess database.&#160;<br /><br />Following items exist in a&#160;<code>diffPair</code>&#160;constraint:</p>
<ul><li>If a&#160;<code>diffPairGroup</code>&#160;has NDR rule3,&#160;<code>net1</code>&#160;has NDR rule1 and&#160;<code>net2</code>&#160;has NDR rule2 associated, then</li></ul><ul><li>If rule1 is not equal to rule2, the checker displays an error message stating that rule1 and rule2 should be same.</li></ul><ul><li>If rule3 is not present, rule1 == rule2 and is promoted to become rule3 on&#160;<code>diffPairGroup</code>.</li></ul><ul><li>If all rules are present, rule3 takes precedence. For this&#160;<code>diffPairGroup</code>,&#160;<code>net1</code>&#160;has rule1 and&#160;<code>net2</code>&#160;has rule2 (which is same as rule1) but rule3 will be used for this&#160;<code>diffPairGroup</code>. All the rules--rule1, rule2, and rule3--if present must be same.</li></ul><ul><li>All the valid layers, valid vias, width, spacing, and&#160;<code>minNumCut</code>&#160;definitions should come from a valid NDR for the&#160;<code>diffPair</code>&#160;constraint.</li></ul><ul><li>A reflexive rule has&#160;<code>minSpacing</code>&#160;for each layer and tolerance defined in each&#160;<code>diffPair</code>&#160;group. If not, the values are picked from&#160;<code>LEFDefaultRouteSpec</code>&#160;and then&#160;<code>foundry</code>.&#160;<br /><br />If tolerance values are not present, the following warning message is displayed.&#160;<br /><code>&quot;Tolerance value for diffPair %s is not specified. Default of 20% will be used.&quot;</code><br /><br />When reflexive rules are not found on&#160;<code>diffPair</code>, the following warning message is displayed.<br /><code>&quot;Within group rules were not specified.&#160;Innovus&#160;will use NDR or LDRS or foundry for within group spacing rules&quot;</code></li></ul><ul><li>If trans-reflexive rule is present, the following warning message is displayed:&#160;<br /><code>&quot;Diffpair %s has a outside group rule attached which is not understood by&#160;Innovus, hence this constraint will not be preserved by&#160;Innovus&#160;during roundtrip of OA data in non-update mode. To preserve such rules, it is recommended to use <span class="fontredcadence">setOaxMode</span> <span class="fontredcadence">-updateMode</span> true in&#160;Innovus&#160;sessions. For diffPair group to other nets spacing,&#160;Innovus&#160;will use NDR or foundry rules&quot;.</code></li></ul><ul><li>In a mixed-signal constraint, the following three can have constraints/NDRs associated with it: Design Constraint Group (DCG), Group to Outside (Trans-Reflexive), and Within Group(Reflexive) rules.<ul><li>If a constraint/NDR is associated with DCG, it takes precedence over others. You can specify values to DCG directly or can associate an NDR/constraint.</li><li>If DCG is empty and tran-reflexive and reflexive rules are present, the group to outside values come from the trans-reflexive rule and the within group rule comes from the reflexive rule.</li><li>If DCG is empty, trans-reflexive is empty, and reflexive rule is present, the&#160;Within group rules come from the reflexive rule, the group to outside rule comes from the&#160;<code>LEFDefaultRouteSpe</code>c<code>/foundry</code>&#160;search path, and tolerance gets the default value.</li><li>If all three are empty, default values are used plus the&#160;<code>LEFDefaultRouteSpec/foundry</code>&#160;search path is used for other rule values.</li></ul>Existence of trans-reflexive rule displays a warning because Innovus cannot handle or use them. Innovus will interoperate the values in the update mode and lose them in the non-update mode.</li></ul>
<p><strong>Shielding</strong>&#160;<br />An oacShieldingConstraintGroupType contains the following values: oacMinSpacing (Shield Gap), oaxMinWidth (shield width), msOverHang, msShieldStyle, msConnectSupply and msConnectSupplyDistance.</p>
<ul><li>No override constraint group required in DCG. NDR is not mandatory. So, no message is needed from checker.</li></ul><ul><li>If any of the following:&#160;<code>msOverHang</code>,&#160;<code>msShieldStyle</code>,&#160;<code>msConnectSupply</code>&#160;or&#160;<code>msConnectSupplyDistance</code>&#160;are not present, an error message is displayed and you are prompted for these values.</li></ul><ul><li>Shielding constraint can be applied on&#160;<code>oaNet</code>&#160;and&#160;<code>oaNetGroup</code>. Warning situations are:</li></ul><ul><li>When some nets of the group have shielding constraint and some are empty.</li></ul><ul><li>When all nets do not have same shielding constraint.</li></ul>
<p><strong>Diff Pair with Shield</strong></p>
<ul><li>Referring to the&#160;<code>diffPair</code>&#160;example above,&#160;<code>oaShieldNet1</code>&#160;and&#160;<code>oaShieldNet2</code>&#160;on boths nets,&#160;<code>net1</code>&#160;and&#160;<code>net2,</code>&#160;must be same. If not, an error message is displayed.</li></ul><ul><li>Both the nets -&#160;<code>net1</code>&#160;and&#160;<code>net2</code>&#160;should point to the same shielding net constraint group. If not, an error message is displayed.</li></ul><ul><li>The checker checks for the existence of shield attributes on the nets contained in the&#160;<code>diffPairGroup</code>&#160;to determine and display a message to the user about the values that would be used for shielding the nets.</li></ul>
<p><strong>Match Nets</strong>&#160;<br />Checker iterates on all matchedNetGroup and checks for the following:</p>
<ul><li>Nets&#160;<code>net1</code>&#160;through&#160;<code>netN</code>&#160;are either empty or have identical content in NDRs.</li></ul><ul><li>Reflexive and trans-reflexive requirements are same as&#160;<code>diffPair</code>&#160;above.</li></ul><ul><li>All the valid layers, valid vias, width, spacing, and&#160;<code>minNumCut</code>&#160;definitions come from a valid NDR for the&#160;<code>matchLength</code>&#160;constraint.</li></ul>
<p><strong>OpenAccess Net Group</strong>&#160;<br />Checker iterates on all oacNetGroupPurposeType and checks for the following:</p>
<ul><li>If an NDR is present on the group and the group members, all nets should have same NDR. Checker displays an error message if any NDR is different.</li></ul><ul><li>Reflexive and trans-reflexive requirements same as&#160;<code>diffPair</code>&#160;above.</li></ul>
<p><strong>BUS Group</strong>&#160;<br />This combines N nets into a standard oaBusNet. The checker checks and reports any inconsistency in the construction of the oaBusNet.</p>
<ul><li>If DCG contains an NDR and group members either do not have any NDR or have same NDR, all the nets would use the same NDR rules.</li></ul><ul><li>NDRs, if present, should be same on all group members as well as the DCG of the BUS group.&#160;If all the NDRs are not identical, it displays an error message with the net names that have different NDRs.</li></ul></td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Report absence of P-cell cache</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks for missing P-cell cache.</p>

<p>When a design is brought into Innovus, you might find WARNING and ERROR messages related to missing P-cell information. You then need to return to the Virtuoso environment, dump the P-cell cache, and then reload the design in Innovus. To prevent this situation, select the&#160;<em>Report absence of P-cell cache&#160;</em>check box in the checker. The checker then warns you about the missing P-cell cache so that you can dump the cache before loading the design in Innovus.</p>

<p>Note that if there are no P-cells in the design, the checker reports PASS as given in (1) in the table below.&#160;It starts checking for the cache only if there are P-cells in the design. In such a case, sub-checks are reported as given in (2) and (3).</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">#</th><th class="confluenceTh">Scenario</th><th class="confluenceTh">Errors/Warnings reported by OA DB checker</th></tr>
<tr><td class="confluenceTd">1</td>
<td class="confluenceTd">
<p>No P-cells</p>

<p>(P-cell variables could be set or unset)</p>
</td>
<td class="confluenceTd">Reports check as <code>Passed</code>.</td>
</tr>
<tr><td class="confluenceTd">2</td>
<td class="confluenceTd">P-cells present + P-cell variables are not set</td>
<td class="confluenceTd">
<p><code>ERROR : Design has pcell instances. set environment variable CDS_ENABLE_EXP_PCELL true before loading design into Innovus</code><br /><code>ERROR : Design has pcell instances. set environment variable CDS_EXP_PCELL_DIR before loading into Innovus</code></p>
</td>
</tr>
<tr><td class="confluenceTd">3</td>
<td class="confluenceTd">P-cells present + Cache does not exist in the PWD + CDS_EXP_PCELL_DIR not set</td>
<td class="confluenceTd">
<p><code>ERROR : Design has pcell instances. set environment variable CDS_EXP_PCELL_DIR before loading into Innovus</code><br /><code>ERROR : PCell cache ./.expressPcells does not exists. Please dump the cache before loading design in Innovus.</code></p>
</td>
</tr>
</tbody></table></div>
</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">On</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Busterm and order</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks for bus terminals with missing ordering information.</p>

<p>If you select the&#160;<em>Busterm and order</em>&#160;check box, the&#160;checker checks bus annotation and reports&#160;any bus terminals (busTerms) that do not have ordering (busOrder) information.</p>
</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Pins on non-routing layer</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks for the existence of the pins on non-routing layers in the design. This usually happens if you have used the layers outside of the&#160;<code>validLayers</code>&#160;in the&#160;<code>LEFDefaultRouteSpec</code>.&#160;</p>

<p>If you select the&#160;<em>Pins on non-routing layer&#160;</em>check box, the&#160;checker flags any pins found on non-routing layers. For example, if the&#160;<code>validLayers</code>&#160;in the&#160;<code>LEFDefaultRouteSpec</code>&#160;has M1 and M2 as routing layers and pins are found on non-routing layers, such as M1PN and M2PN, the checker flags these pins as follows:</p>

<p><code>FAILED:&#160; Pins found in non-routing layers. Please fix the tech and reload the design.</code></p>

<p>In such cases, you must fix the tech and reload the design.</p>
</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>XL compliancy</em></td>
<td class="confluenceTd" colspan="1">
<p>Performs&#160;<em>XL compliance</em>&#160;checks. If you are working on a design or part of a design that needs to be analyzed or modified in Innovus, Innovus needs to be able to extract the connectivity information from the design. Some older designs implemented in Virtuoso may not have the connectivity required by Innovus. In some cases, the top level layout that is brought into Innovus may have a PR boundary and some pin formation but not have full connectivity. In such cases, you can select this check box to perform&#160;<em>XL compliance</em>&#160;checks such as:</p>
<ul><li>Reports the missing connectivity for the shapes/terminals of the block(s).</li><li>Reports shapes drawn manually without any nets attached to it</li></ul>
<p>If you select the&#160;<em>Check for XL compliancy&#160;</em>check box, the&#160;checker flags connectivity issues as follows:</p>

<p><code>Checking for XL compliancy&#8230;.</code></p>

<p><code>WARNING: Terminal abc&#160; does not have any net connection.</code></p>

<p><code>WARNING: Terminal def does not have any net connection.</code></p>

<p><code>..</code></p>

<p><code>WARNING: SHAPE &lt;bbox1&gt; found without any net connection.</code></p>

<p><code>WARNING: SHAPE &lt;bbox2&gt; found without any net connection.</code></p>

<p><code>..</code></p>

<p><code>WARNING: Terminal cde found outside design boundary</code></p>

<p><code>..</code></p>
</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Presence of textDisplay object</em></td>
<td class="confluenceTd" colspan="1">Checks for the presence of oaTextDisplay objects that are not connected to pins in the design. If you select this option, the checker throws an error mentioning that textDisplay is not supported in Innovus and therefore will not be round-tripped. textDisplay connected to pins are round-tripped correctly and are therefore not reported in this check.</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Validity of gapFill/fill/fillOPC purpose on routing layers</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks for the validity of&#160;gapFill, fill, and fillOPC purpose on routing layers. Only data that is valid can be selected or turned off when viewing&#160;the cellview in the Virtuoso window.&#160;If the&#160;gapFill, fill, fillOPC purpose on any routing layer is not valid, the checker displays a warning such as follows:</p>

<p><code>WARNING : &#39;gapFill&#39; purpose on routing layer &#39;M1&#39; is not valid.</code></p>

<p>In such cases, you&#160;would need to set the layer/purpose pair to valid before you can select or turn off visibility of the data.</p>
</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Presence of conic shapes</em></td>
<td class="confluenceTd" colspan="1">Checks for the presence of conic shapes in the design.&#160;If you select this option and a conic shape is present in the design, the checker throws an error mentioning that conic shapes will not be read into Innovus and will not be round tripped.&#160;</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Status of interface bit</em></td>
<td class="confluenceTd" colspan="1">Checks for status of interface bit.</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Check for Placement of hard macros</em></td>
<td class="confluenceTd" colspan="1">
<p>Reports hard macros without&#160;<code>FIXED</code>&#160;or&#160;<code>COVER</code>&#160;status.</p>

<p>Typically, the hard macros in an AoT design have the placement status as&#160;<code>NONE</code>&#160;or&#160;<code>PLACED</code>. However, while running the ECO or optimization flow in Innovus, the&#160;<code><a href="../innovusTCR/ecoPlace.html"><span class="fontredcadence">ecoPlace</span></a><a href="../TCRcom/place_eco.html"><span class="fontredcadence"></span></a></code> command requires all the hard macros to have the&#160;<code>FIXED</code>&#160;or&#160;<code>COVER</code>&#160;status.&#160;</p>

<p>If you enable Design Library checks and select the&#160;Check for Placement of hard macros&#160;check box,&#160;the&#160;checker flags hard macros that do not have placement status as&#160;<code>FIXED</code>&#160;or&#160;<code>COVER</code>.&#160;You can then change the status of the reported macros to&#160;<code>FIXED</code>&#160;by using a script before loading the design in Innovus.</p>
</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1">Off</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Check Routing Status</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks whether or not Innovus will see the design as routed.</p>

<p>If a block is routed manually in Virtuoso, it can be VXL clean but still be seen as unrouted when loaded in Innovus&#160;because it does not have any OpenAccess routes in the DB. In such a case,&#160;when you try to run extraction, Innovus errors out with the following message:</p>

<p><code>Design must be routed before running &quot;&quot;</code></p>

<p>If you enable Design Library checks and select the new&#160;<em>Check Routing Status&#160;</em>check box,&#160;the checker&#160;flags any blocks that Innovus can view as unrouted. In such cases, you may need to update the design status manually before loading the design in Innovus.</p>
</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
<td class="confluenceTd" colspan="1">On</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Check for placement status of IO pins</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks whether the placement status of IO pins is set to <code>NONE</code>.</p>

<p>I/O pins that have the placement status set to <code>NONE</code> in Virtuoso are translated to <code>UNPLACED</code> in Innovus. Although such pin shape will still be visible in the GUI, NanoRoute will not route them. Similarly, the <code>verify_drc</code> command in Innovus will not include such pins in DRC checking.</p>

<p>If the <em>Check for placement status of IO pins</em> check is enabled, the OA DB Checker provides a warning on encountering an I/O pin with placement status set to <code>NONE</code>.</p>
</td>
<td class="confluenceTd" colspan="1"><span>Off</span></td>
<td class="confluenceTd" colspan="1"><span>Off</span></td>
<td class="confluenceTd" colspan="1"><span>Off</span></td>
</tr>
<tr><td class="confluenceTd" colspan="1"><em>Check for presence of PR Boundary</em></td>
<td class="confluenceTd" colspan="1">
<p>Checks for the presence of the place &amp; route boundary (PR Boundary). This check may not be required during static timing analysis (STA) checks. If the&#160;<em>MS STA</em>&#160;preset category is selected, the <em>Check for presence of PR Boundary</em>&#160;option is turned off by default.</p>
</td>
<td class="confluenceTd" colspan="1">Off</td>
<td class="confluenceTd" colspan="1"><span>Off</span></td>
<td class="confluenceTd" colspan="1"><span>Off</span></td>
</tr>
</tbody></table></div>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-CreateCheckFile-CreateCheckDesignFileCheckDesignFile" style="white-space: pre-wrap;">Create Check File - Create Check Design File<span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-CheckDesignFile"></span></h2>
<p style="white-space: pre-wrap;">Select the&#160;<em>Innovus - Create Check File&#160;</em>option from the Virtuoso menu bar to open the Create Check Design File form.</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238267.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBCreateCheckDesignFile.png" data-linked-resource-id="303238267" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238267.png" /></span></p>
<p style="white-space: pre-wrap;">Use the Create Check Design File form to&#160;generate a file containing the lib/cell/views from your design. You can choose to&#160;extract lib/cell/views hierarchically. The output file&#160;can then be used to run the OA DB Checker.</p>
<p style="white-space: pre-wrap;">The Create Check Design File form contains the following fields:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="white-space: pre-wrap;"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh" colspan="1">Field</th><th class="confluenceTh" colspan="2">Description</th></tr>
<tr><td class="confluenceTd" colspan="3"><em>Top cellview</em></td>
</tr>
<tr><td class="confluenceTd"><br /></td>
<td class="confluenceTd" colspan="1"><em>Library Name</em></td>
<td class="confluenceTd">Specifies the library name for the top cell of your design.</td>
</tr>
<tr><td class="confluenceTd"><br /></td>
<td class="confluenceTd" colspan="1"><em>Cell Name</em></td>
<td class="confluenceTd">Specifies the cell name for the top cell of your design.</td>
</tr>
<tr><td class="confluenceTd"><br /></td>
<td class="confluenceTd" colspan="1"><em>View Name</em></td>
<td class="confluenceTd">Specifies the view name for the top cell of your design.</td>
</tr>
<tr><td class="confluenceTd" colspan="3"><em>Output</em></td>
</tr>
<tr><td class="confluenceTd" colspan="1"><br /></td>
<td class="confluenceTd" colspan="1"><em>File Name</em></td>
<td class="confluenceTd" colspan="1">Specifies the name and location of the output file.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><br /></td>
<td class="confluenceTd" colspan="1"><em>File Type</em></td>
<td class="confluenceTd" colspan="1">
<p>Specifies the type of file to be output. Choose from one of the following options:</p>
<ul><li>C<em>ellview File</em> - This is the default file type. It generates a file contains a list of cell views for the OA DB Checker run.</li><li><em>Indented Tree Report (for debug) </em> - Use this option for debugging.</li></ul></td>
</tr>
<tr><td class="confluenceTd" colspan="2"><em>Exclude Lib List</em></td>
<td class="confluenceTd" colspan="1">Specifies the list of libraries to be excluded from the&#160;cellview list input&#160;to the OA DB Checker.</td>
</tr>
<tr><td class="confluenceTd" colspan="2"><em>Exclude Block List</em></td>
<td class="confluenceTd" colspan="1">Specifies the list of blocks to be excluded from the cellview list input to the OA DB Checker.</td>
</tr>
<tr><td class="confluenceTd" colspan="2"><em>Abstract View List</em></td>
<td class="confluenceTd" colspan="1">Specifies the list of abstract views to be input to the OA DB Checker.</td>
</tr>
<tr><td class="confluenceTd" colspan="2"><em>Abstract Switch List</em></td>
<td class="confluenceTd" colspan="1">Specifies the abstract switch list.</td>
</tr>
</tbody></table></div>

<p><span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-AnnotationBrowser"></span></p>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-ViewingOADBCheckerViolationMarkersintheAnnotationBrowserinVirtuoso">Viewing OA DB Checker Violation Markers in the Annotation Browser in Virtuoso</h2>

<p>The OA DB Checker logs all violations in&#160;the checker log files. However, examining the log file for violations can be time consuming. In this release, the&#160;<span>OA DB Checker has been enhanced to create violation markers, which can be&#160;</span>displayed using the Annotation Browser window in Virtuoso.</p>

<p><span>The marker creation feature is available in the latest Virtuoso ICADVM181 ISR/IC618 ISR release and in Innovus 20.1.</span></p>

<p>To view OA DB Checker violation markers in Annotation Browser,&#160;follow the steps given below:</p>
<ol><li>Load OA DB Checker by using the plug-in method and select&#160;<em>Check Design</em>&#160;from the&#160;<em>Innovus&#160;</em>menu in Virtuoso.<br /><strong>Note</strong>:&#160;The marker feature will not be available if you load OA DB Checker manually.</li><li>Select&#160;the&#160;<em>Create Violation Markers in Design</em>&#160;check box in the Innovus Interoperability Design Checker form.<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238266.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oaDBDesignChecker.png" data-linked-resource-id="303238266" data-linked-resource-type="attachment" data-linked-resource-version="2" data-unresolved-comment-count="0" src="attachments/303238256/303238266.png" /></span><br /><strong>Note</strong>:&#160;The marker feature is available only in the Innovus Interoperability Design Checker form (<em>Innovus -&gt;&#160;</em>Check Design) and not in the&#160;Innovus Interoperability Library Checker form (<em>Innovus -&gt; Check Library</em>).</li><li>Specify other options, as required, and click&#160;<em>OK</em>. As you have selected the marker feature, the INVS30 license will be checked out.</li><li>The violations are listed automatically in the Annotation Browser window on the&#160;<em>Misc</em>&#160;page. Violations are listed by category, such as&#160;<em>Route(s) with no associated net</em>&#160;and <em>Shapes without net connectivity</em>. You can&#160;expand a category, select a specific violation, and zoom into its bounding box.<br /><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/311430737.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="AnnotationBrowser_zoom.png" data-linked-resource-id="311430737" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/311430737.png" width="640" /></span></li><li>You can view the description of violation and the lib/cell/view by hovering over the expanded violation:<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/311430728.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="AnnotationBrowser.png" data-linked-resource-id="311430728" data-linked-resource-type="attachment" data-linked-resource-version="3" data-unresolved-comment-count="0" src="attachments/303238256/311430728.png" /></span></li></ol>
<p><strong>Note</strong>:&#160;As of this release, all marker violations are reported on the <em>Misc</em> page of the&#160;Annotation Browser window. If you ran any DRC check earlier on the current view, the OA DB Checker marker violations appear along with other DRC violations.</p>
<p style="white-space: pre-wrap;"><span class="confluence-anchor-link" id="OpenAccessDatabaseInteroperabilityChecker-InnovusGUIVDI"></span></p>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-RunInnovus-InnovusLaunchGUI" style="white-space: pre-wrap;">Run Innovus - Innovus Launch GUI</h2>
<p style="white-space: pre-wrap;">Select the&#160;<em>Innovus - Run Innovus&#160;</em>option from the Virtuoso menu bar to open the Innovus launch GUI form.&#160;The&#160;<em>Run Innovus</em>&#160;option is enabled only if Innovus Implementation System&#160;is in your installation path.</p>
<p style="white-space: pre-wrap;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238256/303238257.png" data-linked-resource-container-id="303238256" data-linked-resource-container-version="11" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="InnovusLaunchGUI.PNG" data-linked-resource-id="303238257" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238256/303238257.png" /></span></p>
<p style="white-space: pre-wrap;">In the Innovus launch GUI form, you choose the mode in which you want to launch Innovus. To learn about these modes, see the&#160;<a href="Virtuoso_Digital_Implementation.html">Virtuoso Digital Implementation</a>&#160;chapter.&#160;</p>
<h2 id="OpenAccessDatabaseInteroperabilityChecker-OADBCheckerUseCaseScenariosforVirtuosoUsers" style="white-space: pre-wrap;">OA DB Checker Use Case Scenarios for Virtuoso Users</h2>
<p style="white-space: pre-wrap;">The table below depicts various scenarios for Virtuoso users with&#160;<em>Innovus</em>&#160;plug-in installation:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="white-space: pre-wrap;"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Check Library and Check Design</th><th class="confluenceTh">Create Check File</th><th class="confluenceTh">Run Innovus</th></tr>
<tr><td class="confluenceTd">Default (No environment variable present; no Innovus installation)</td>
<td class="confluenceTd">Loads <code>oaDBChecker.il</code> from the dfII hierarchy</td>
<td class="confluenceTd">Loads <code>userCreateCheckDesignFile.il</code> from the dfII hierarchy</td>
<td class="confluenceTd">Disabled</td>
</tr>
<tr><td class="confluenceTd"><code>OA_CHECKER_DIR</code> is set to the directory containing the latest <code>oaDBChecker.il</code> file; no Innovus installation</td>
<td class="confluenceTd">
<p>Loads <code>oaDBChecker.il</code> from the directory specified by <code>OA_CHECKER_DIR:</code></p>
<ul><li>
<p>If the &#160;<code>oaDBChecker.il</code> revision is earlier than 16.20.002, the <code>oaDBChecker.il</code> from the dfII hierarchy is loaded.</p>
</li><li>
<p>If <code>oaDBChecker.il</code> is not present in the path specified by the <code>OA_CHECKER_DIR</code> variable, the <code>oaDBChecker.il</code> file from the dfII hierarchy is loaded and a warning is displayed.</p>
</li></ul></td>
<td class="confluenceTd">Loads <code>userCreateCheckDesignFile.il</code> from the dfII hierarchy</td>
<td class="confluenceTd">Disabled</td>
</tr>
<tr><td class="confluenceTd"><code>OA_CHECKER_DIR</code> is set to the directory containing the latest <code>oaDBChecker.il</code> file; Innovus installation path is present in the <code>PATH</code> environment variable</td>
<td class="confluenceTd">
<p>Loads <code>oaDBChecker.il</code> from the directory specified by <code>OA_CHECKER_DIR:</code></p>
<ul><li>
<p>If the&#160;<code>oaDBChecker.il</code> revision is earlier than 16.20.002, the <code>oaDBChecker.il</code> from the dfII hierarchy is loaded.</p>
</li><li>
<p>If <code>oaDBChecker.il</code> is not present in the path specified by the <code>OA_CHECKER_DIR</code> variable, the <code>oaDBChecker.il</code> file from the dfII hierarchy is loaded and a warning is displayed.</p>
</li></ul></td>
<td class="confluenceTd">Loads <code>userCreateCheckDesignFile.il</code> from the dfII hierarchy</td>
<td class="confluenceTd">
<p><em>Run Innovus</em> is enabled.&#160;Loads <code>virLaunchInnovusIC61x.il</code> from the Innovus installation path</p>
</td>
</tr>
</tbody></table></div>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Chip_Finishing_and_ECO_Flows.html" id="prev" title="Chip_Finishing_and_ECO_Flows">Chip_Finishing_and_ECO_Flows</a></em></b><b><em><a href="oaZip_Utility.html" id="nex" title="oaZip_Utility">oaZip_Utility</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>