Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 10:44:55 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.185        0.000                      0                 1139        0.122        0.000                      0                 1139        4.500        0.000                       0                   454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.185        0.000                      0                 1135        0.122        0.000                      0                 1135        4.500        0.000                       0                   454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.892        0.000                      0                    4        1.284        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 2.582ns (27.978%)  route 6.647ns (72.022%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.853 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.795    12.648    sm/ram_reg_i_21_1[4]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.306    12.954 r  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.159    13.112    sm/ram_reg_i_63_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.236 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.364    13.600    display/ram_reg_6
    SLICE_X49Y87         LUT5 (Prop_lut5_I3_O)        0.124    13.724 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.633    14.357    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 2.468ns (26.798%)  route 6.742ns (73.202%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.739 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.556    12.295    alum/data0[7]
    SLICE_X44Y86         LUT4 (Prop_lut4_I3_O)        0.306    12.601 r  alum/ram_reg_i_74/O
                         net (fo=1, routed)           0.303    12.904    sm/D_registers_q_reg[7][7]_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    13.028 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.513    13.541    display/ram_reg_12
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.673    14.338    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.598ns (28.305%)  route 6.581ns (71.695%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.654 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.654    alum/out_sig0_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.876 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.661    12.537    alum/p_1_in
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299    12.836 r  alum/ram_reg_i_53/O
                         net (fo=1, routed)           0.298    13.134    sm/ram_reg_5
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.258 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.475    13.733    sm/ram_reg_i_56_2
    SLICE_X49Y87         LUT5 (Prop_lut5_I4_O)        0.124    13.857 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.450    14.307    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.504ns (27.288%)  route 6.672ns (72.712%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.779 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.550    12.329    alum/data0[10]
    SLICE_X47Y88         LUT4 (Prop_lut4_I2_O)        0.302    12.631 r  alum/ram_reg_i_64/O
                         net (fo=1, routed)           0.288    12.919    sm/ram_reg_6
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.043 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.423    13.465    sm/D_registers_q_reg[1][10]
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.589 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.715    14.304    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 2.598ns (28.331%)  route 6.572ns (71.669%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.654 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.654    alum/out_sig0_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.876 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.661    12.537    alum/p_1_in
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299    12.836 r  alum/ram_reg_i_53/O
                         net (fo=1, routed)           0.298    13.134    sm/ram_reg_5
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.258 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.340    13.598    display/ram_reg_4
    SLICE_X48Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.722 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.576    14.298    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 2.822ns (29.280%)  route 6.816ns (70.720%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         0.947     6.529    sm/D_states_q_reg[5]_rep_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.153     6.682 r  sm/D_accel_timer_q[3]_i_16/O
                         net (fo=10, routed)          0.497     7.179    sm/D_accel_timer_q[3]_i_16_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.327     7.506 r  sm/out_sig0_carry_i_64/O
                         net (fo=2, routed)           0.510     8.016    sm/out_sig0_carry_i_64_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.140 f  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           0.833     8.972    sm/out_sig0_carry_i_30_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.096 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.640     9.736    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.860 r  sm/out_sig0_carry_i_14/O
                         net (fo=12, routed)          0.899    10.759    L_reg/out_sig0_carry_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.883 r  L_reg/i__carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    10.883    alum/ram_reg_i_33_2[0]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.719 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.670    12.389    alum/data1[9]
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.306    12.695 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.489    13.184    sm/D_registers_q_reg[7][9]_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.632    13.940    sm/D_registers_q_reg[1][9]
    SLICE_X42Y85         LUT5 (Prop_lut5_I4_O)        0.124    14.064 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.700    14.764    L_reg/D[9]
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.432    14.836    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)       -0.061    15.012    L_reg/D_registers_q_reg[4][9]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 2.822ns (29.361%)  route 6.789ns (70.639%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         0.947     6.529    sm/D_states_q_reg[5]_rep_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.153     6.682 r  sm/D_accel_timer_q[3]_i_16/O
                         net (fo=10, routed)          0.497     7.179    sm/D_accel_timer_q[3]_i_16_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.327     7.506 r  sm/out_sig0_carry_i_64/O
                         net (fo=2, routed)           0.510     8.016    sm/out_sig0_carry_i_64_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.140 f  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           0.833     8.972    sm/out_sig0_carry_i_30_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.096 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.640     9.736    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.860 r  sm/out_sig0_carry_i_14/O
                         net (fo=12, routed)          0.899    10.759    L_reg/out_sig0_carry_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.883 r  L_reg/i__carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    10.883    alum/ram_reg_i_33_2[0]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.719 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.670    12.389    alum/data1[9]
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.306    12.695 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.489    13.184    sm/D_registers_q_reg[7][9]_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.632    13.940    sm/D_registers_q_reg[1][9]
    SLICE_X42Y85         LUT5 (Prop_lut5_I4_O)        0.124    14.064 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.673    14.737    L_reg/D[9]
    SLICE_X38Y84         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.429    14.833    L_reg/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X38Y84         FDRE (Setup_fdre_C_D)       -0.045    15.011    L_reg/D_registers_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 2.822ns (31.142%)  route 6.240ns (68.858%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X40Y80         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         0.947     6.529    sm/D_states_q_reg[5]_rep_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.153     6.682 r  sm/D_accel_timer_q[3]_i_16/O
                         net (fo=10, routed)          0.497     7.179    sm/D_accel_timer_q[3]_i_16_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.327     7.506 r  sm/out_sig0_carry_i_64/O
                         net (fo=2, routed)           0.510     8.016    sm/out_sig0_carry_i_64_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.140 f  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           0.833     8.972    sm/out_sig0_carry_i_30_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.096 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.640     9.736    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.860 r  sm/out_sig0_carry_i_14/O
                         net (fo=12, routed)          0.899    10.759    L_reg/out_sig0_carry_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.883 r  L_reg/i__carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    10.883    alum/ram_reg_i_33_2[0]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.396    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.719 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.670    12.389    alum/data1[9]
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.306    12.695 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.489    13.184    sm/D_registers_q_reg[7][9]_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.182    13.490    display/ram_reg_8
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.124    13.614 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.574    14.188    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 2.598ns (27.372%)  route 6.894ns (72.628%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.654 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.654    alum/out_sig0_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.876 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.661    12.537    alum/p_1_in
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299    12.836 r  alum/ram_reg_i_53/O
                         net (fo=1, routed)           0.298    13.134    sm/ram_reg_5
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.258 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.343    13.601    sm/ram_reg_i_56_2
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.725 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.894    14.620    L_reg/D[12]
    SLICE_X43Y84         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.431    14.835    L_reg/clk_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)       -0.067    14.991    L_reg/D_registers_q_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.246ns (24.845%)  route 6.794ns (75.155%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[0]/Q
                         net (fo=255, routed)         1.140     6.724    sm/D_states_q_reg[0]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.848 f  sm/out_sig0_carry_i_77/O
                         net (fo=1, routed)           0.815     7.663    sm/out_sig0_carry_i_77_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.787 f  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.452     8.239    sm/out_sig0_carry_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.505     8.867    sm/out_sig0_carry_i_25_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.991 r  sm/out_sig0_carry_i_10/O
                         net (fo=22, routed)          0.933     9.924    L_reg/M_sm_ra1[2]
    SLICE_X44Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  L_reg/ram_reg_i_34/O
                         net (fo=14, routed)          0.853    10.901    L_reg/ram_reg_i_34_1[3]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.025 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.025    alum/S[3]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.426 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.648 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.755    12.403    sm/ram_reg_i_21_1[2]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299    12.702 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.526    13.227    sm/out_sig0_carry__0_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.351 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.817    14.168    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.591     1.535    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.861     2.051    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.075     1.610    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.579     1.523    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.720    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.845     2.035    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.075     1.598    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.591     1.535    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.861     2.051    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.071     1.606    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.743    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.075     1.612    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/D_waddr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.122     1.768    sr2/D_waddr_q_reg[0]_0[0]
    SLICE_X56Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  sr2/D_waddr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    sr2/D_waddr_q[1]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  sr2/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.827     2.017    sr2/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.120     1.638    sr2/D_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.583     1.527    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.118     1.786    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y77         FDRE                                         r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.850     2.040    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.070     1.610    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.552     1.496    gameclk/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128     1.624 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.053     1.677    sm/D_last_q_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.099     1.776 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.776    sm/D_game_tick_q_i_1_n_0
    SLICE_X55Y73         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.819     2.009    sm/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.514     1.496    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.092     1.588    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.583     1.527    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.125     1.793    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.850     2.040    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.075     1.602    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.673 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.798    reset_cond/D_stage_d[3]
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y66         FDPE (Hold_fdpe_C_D)         0.075     1.607    reset_cond/D_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            med_inputclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.611%)  route 0.138ns (49.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.580     1.524    clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  D_gamecounter_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  D_gamecounter_q_reg[25]/Q
                         net (fo=3, routed)           0.138     1.802    med_inputclk/S[0]
    SLICE_X58Y71         FDRE                                         r  med_inputclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.850     2.039    med_inputclk/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  med_inputclk/D_last_q_reg/C
                         clock pessimism             -0.500     1.540    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.066     1.606    med_inputclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y67   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y69   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y67   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y67   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y67   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y67   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.842ns (22.896%)  route 2.835ns (77.104%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.196     6.746    sm/D_states_q_reg_n_0_[6]
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.299     7.045 f  sm/D_bram_read_q_i_3/O
                         net (fo=10, routed)          0.889     7.934    sm/D_bram_read_q_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.058 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.750     8.808    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    14.701    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.842ns (22.896%)  route 2.835ns (77.104%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.196     6.746    sm/D_states_q_reg_n_0_[6]
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.299     7.045 f  sm/D_bram_read_q_i_3/O
                         net (fo=10, routed)          0.889     7.934    sm/D_bram_read_q_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.058 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.750     8.808    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    14.701    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.842ns (22.896%)  route 2.835ns (77.104%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.196     6.746    sm/D_states_q_reg_n_0_[6]
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.299     7.045 f  sm/D_bram_read_q_i_3/O
                         net (fo=10, routed)          0.889     7.934    sm/D_bram_read_q_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.058 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.750     8.808    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    14.701    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.842ns (22.896%)  route 2.835ns (77.104%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.196     6.746    sm/D_states_q_reg_n_0_[6]
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.299     7.045 f  sm/D_bram_read_q_i_3/O
                         net (fo=10, routed)          0.889     7.934    sm/D_bram_read_q_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.058 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.750     8.808    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    14.701    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.816%)  route 1.069ns (85.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          0.794     2.431    sm/M_brams_ro
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.275     2.751    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X50Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.467    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.816%)  route 1.069ns (85.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          0.794     2.431    sm/M_brams_ro
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.275     2.751    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X50Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.467    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.816%)  route 1.069ns (85.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          0.794     2.431    sm/M_brams_ro
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.275     2.751    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X50Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.467    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.816%)  route 1.069ns (85.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_ddr_q_reg/Q
                         net (fo=87, routed)          0.794     2.431    sm/M_brams_ro
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.275     2.751    fifo_reset_cond/AS[0]
    SLICE_X50Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X50Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.467    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  1.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.633ns  (logic 11.311ns (32.659%)  route 23.323ns (67.341%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=3 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.026    32.106    L_reg/aseg[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.152    32.258 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.789    36.048    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.719    39.766 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.766    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.427ns  (logic 11.326ns (32.899%)  route 23.101ns (67.101%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.040    32.120    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.154    32.274 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.554    35.828    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    39.560 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.560    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.201ns  (logic 11.088ns (32.420%)  route 23.113ns (67.580%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.040    32.120    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.124    32.244 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.567    35.810    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    39.334 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.334    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.158ns  (logic 11.294ns (33.065%)  route 22.864ns (66.935%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.029    32.109    L_reg/aseg[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.152    32.261 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.328    35.589    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    39.291 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.291    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.124ns  (logic 11.086ns (32.488%)  route 23.038ns (67.512%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.026    32.106    L_reg/aseg[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    32.230 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.505    35.735    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.257 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.257    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.034ns  (logic 11.071ns (32.528%)  route 22.964ns (67.472%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.029    32.109    L_reg/aseg[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.124    32.233 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.428    35.661    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.167 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.167    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.011ns  (logic 10.982ns (32.290%)  route 23.029ns (67.710%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=18, routed)          1.477     7.125    L_reg/M_reg_an[4]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.152     7.277 f  L_reg/L_0c44c251_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.575     7.852    L_reg/L_0c44c251_remainder0__0_carry__1_i_11_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I4_O)        0.348     8.200 f  L_reg/L_0c44c251_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.014     9.214    L_reg/L_0c44c251_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.124     9.338 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           1.040    10.378    L_reg/L_0c44c251_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.502 r  L_reg/L_0c44c251_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148    11.650    L_reg/L_0c44c251_remainder0__0_carry_i_10__0_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.124    11.774 r  L_reg/L_0c44c251_remainder0__0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.774    bseg_driver/decimal_renderer/i__carry__0_i_19__1_0[0]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.306    bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.420    bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.642 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.135    13.777    L_reg/L_0c44c251_remainder0_1[8]
    SLICE_X33Y82         LUT5 (Prop_lut5_I0_O)        0.299    14.076 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.697    14.773    L_reg/i__carry__0_i_23_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I0_O)        0.150    14.923 r  L_reg/i__carry_i_16__2/O
                         net (fo=7, routed)           1.308    16.231    L_reg/i__carry_i_16__2_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.354    16.585 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.985    17.570    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.354    17.924 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=2, routed)           0.806    18.729    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.354    19.083 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.517    19.601    L_reg/D_registers_q_reg[0][8]_0[3]
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.332    19.933 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    19.933    bseg_driver/decimal_renderer/i__carry__0_i_12__2_0[3]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.334 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.334    bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.556 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    21.386    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.299    21.685 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=14, routed)          1.723    23.408    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.532 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.488    24.020    L_reg/i__carry_i_17__1_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I1_O)        0.124    24.144 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.446    24.590    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    24.714 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.657    25.371    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.124    25.495 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.495    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.045 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.045    bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.379 f  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.191    bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y79         LUT4 (Prop_lut4_I2_O)        0.303    27.494 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    27.938    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.062 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.994    29.056    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.124    29.180 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.026    30.207    L_reg/bseg_OBUF[9]_inst_i_1_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.331 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.834    31.165    L_reg/D_registers_q_reg[0][1]_1
    SLICE_X32Y75         LUT4 (Prop_lut4_I2_O)        0.152    31.317 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.072    35.389    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    39.141 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.141    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.925ns  (logic 10.969ns (32.333%)  route 22.956ns (67.667%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=18, routed)          1.477     7.125    L_reg/M_reg_an[4]
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.152     7.277 f  L_reg/L_0c44c251_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.575     7.852    L_reg/L_0c44c251_remainder0__0_carry__1_i_11_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I4_O)        0.348     8.200 f  L_reg/L_0c44c251_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.014     9.214    L_reg/L_0c44c251_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.124     9.338 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           1.040    10.378    L_reg/L_0c44c251_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.502 r  L_reg/L_0c44c251_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148    11.650    L_reg/L_0c44c251_remainder0__0_carry_i_10__0_n_0
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.124    11.774 r  L_reg/L_0c44c251_remainder0__0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.774    bseg_driver/decimal_renderer/i__carry__0_i_19__1_0[0]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.306    bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.420    bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.642 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.135    13.777    L_reg/L_0c44c251_remainder0_1[8]
    SLICE_X33Y82         LUT5 (Prop_lut5_I0_O)        0.299    14.076 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.697    14.773    L_reg/i__carry__0_i_23_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I0_O)        0.150    14.923 r  L_reg/i__carry_i_16__2/O
                         net (fo=7, routed)           1.308    16.231    L_reg/i__carry_i_16__2_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.354    16.585 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.985    17.570    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.354    17.924 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=2, routed)           0.806    18.729    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.354    19.083 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.517    19.601    L_reg/D_registers_q_reg[0][8]_0[3]
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.332    19.933 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    19.933    bseg_driver/decimal_renderer/i__carry__0_i_12__2_0[3]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.334 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.334    bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.556 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    21.386    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.299    21.685 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=14, routed)          1.723    23.408    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.532 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.488    24.020    L_reg/i__carry_i_17__1_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I1_O)        0.124    24.144 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.446    24.590    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    24.714 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.657    25.371    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.124    25.495 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.495    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.045 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.045    bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.379 r  bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.191    bseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y79         LUT4 (Prop_lut4_I2_O)        0.303    27.494 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    27.938    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.062 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.994    29.056    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.124    29.180 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.026    30.207    L_reg/bseg_OBUF[9]_inst_i_1_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.331 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.029    31.359    bseg_driver/ctr/bseg[3]
    SLICE_X32Y75         LUT4 (Prop_lut4_I1_O)        0.154    31.513 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.805    35.318    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.055 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.055    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.831ns  (logic 11.142ns (32.934%)  route 22.689ns (67.066%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT3=2 LUT4=7 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=18, routed)          2.563     8.152    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.124     8.276 r  L_reg/L_0c44c251_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.417     8.693    L_reg/L_0c44c251_remainder0__0_carry_i_20__1_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  L_reg/L_0c44c251_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.433     9.250    L_reg/L_0c44c251_remainder0__0_carry_i_13__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  L_reg/L_0c44c251_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.916    10.290    L_reg/L_0c44c251_remainder0__0_carry_i_12__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I0_O)        0.146    10.436 r  L_reg/L_0c44c251_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.267    11.703    L_reg/L_0c44c251_remainder0__0_carry_i_9__1_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.328    12.031 r  L_reg/L_0c44c251_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.031    timerseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.581 r  timerseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.581    timerseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.915 f  timerseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.757    13.672    L_reg/L_0c44c251_remainder0_3[5]
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.329    14.001 f  L_reg/i__carry_i_15__4/O
                         net (fo=7, routed)           0.900    14.901    L_reg/i__carry_i_15__4_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.332    15.233 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=2, routed)           0.679    15.912    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.036 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=5, routed)           0.678    16.714    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.148    16.862 f  L_reg/i__carry_i_22__4/O
                         net (fo=4, routed)           0.828    17.690    L_reg/i__carry_i_22__4_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.328    18.018 f  L_reg/i__carry_i_24__3/O
                         net (fo=2, routed)           0.798    18.816    L_reg/i__carry_i_24__3_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124    18.940 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.762    L_reg/i__carry_i_11__1_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.886 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.886    timerseg_driver/decimal_renderer/i__carry_i_10__2_0[1]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.419 r  timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.419    timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.742 f  timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=8, routed)           1.336    22.078    timerseg_driver/decimal_renderer/O[1]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.334    22.412 r  timerseg_driver/decimal_renderer/i__carry_i_23__1/O
                         net (fo=3, routed)           0.673    23.086    L_reg/i__carry_i_9__3_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I1_O)        0.326    23.412 r  L_reg/i__carry_i_15__3/O
                         net (fo=6, routed)           0.810    24.221    L_reg/i__carry_i_15__3_n_0
    SLICE_X48Y62         LUT4 (Prop_lut4_I0_O)        0.124    24.345 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.052    25.397    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    25.521 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.817    26.338    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.124    26.462 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.462    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.012 r  timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.012    timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.126 r  timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.126    timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.439 f  timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.798    28.237    timerseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.306    28.543 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.161    28.704    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.828 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.911    29.738    L_reg/timerseg_OBUF[10]_inst_i_2_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.124    29.862 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.656    30.519    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    30.643 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.177    31.819    L_reg/D_ctr_q_reg[16]_1
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    31.971 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.240    35.212    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    38.964 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.964    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.719ns  (logic 11.087ns (32.881%)  route 22.632ns (67.119%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y86         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[5][7]/Q
                         net (fo=12, routed)          1.815     7.404    L_reg/M_reg_bn[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.152     7.556 r  L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0/O
                         net (fo=4, routed)           0.633     8.188    L_reg/L_0c44c251_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.348     8.536 r  L_reg/L_0c44c251_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.933     9.469    L_reg/L_0c44c251_remainder0__0_carry_i_16_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.593 f  L_reg/L_0c44c251_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.773    10.366    L_reg/L_0c44c251_remainder0__0_carry_i_13_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.490 r  L_reg/L_0c44c251_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.074    11.564    L_reg/L_0c44c251_remainder0__0_carry_i_10_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.688 r  L_reg/L_0c44c251_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/i__carry__0_i_16__0[1]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.238 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.238    aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.572 f  aseg_driver/decimal_renderer/L_0c44c251_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.591    13.163    L_reg/L_0c44c251_remainder0[5]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.297    13.460 f  L_reg/i__carry_i_20__0/O
                         net (fo=11, routed)          1.103    14.562    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.888 f  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.531    15.419    L_reg/i__carry__0_i_16_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.148    15.567 r  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.452    16.019    L_reg/i__carry_i_26__1_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.328    16.347 f  L_reg/i__carry_i_13__0/O
                         net (fo=4, routed)           0.806    17.153    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.153    17.306 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.943    18.249    L_reg/i__carry_i_16_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.359    18.608 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.865    19.473    L_reg/D_registers_q_reg[5][8]_1[0]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.332    19.805 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.805    aseg_driver/decimal_renderer/i__carry__0_i_12_0[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.337 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.337    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.671 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    21.656    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.303    21.959 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.799    22.758    aseg_driver/decimal_renderer/i__carry__0_i_2
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.882 r  aseg_driver/decimal_renderer/i__carry__0_i_10/O
                         net (fo=2, routed)           0.672    23.553    L_reg/L_0c44c251_remainder0_inferred__1/i__carry__0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.677 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.980    24.657    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.781 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.818    25.599    L_reg/i__carry_i_9_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.124    25.723 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.333    26.056    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.441 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.441    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.555 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.555    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.777 r  aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    27.635    aseg_driver/decimal_renderer/L_0c44c251_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.299    27.934 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    28.740    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.864 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.743    29.607    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.150    29.757 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.997    30.754    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.326    31.080 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.041    32.121    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124    32.245 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.084    35.329    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.852 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.852    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.409ns (80.464%)  route 0.342ns (19.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.342     2.003    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.283    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.367ns (77.236%)  route 0.403ns (22.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.403     2.077    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.302 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.302    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.414ns (73.969%)  route 0.498ns (26.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.660 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.157    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.444 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.444    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1331445822[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.466ns (71.446%)  route 0.586ns (28.554%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.593     1.537    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.101     1.779    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X64Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.824 f  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.056     1.880    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.925 r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.429     2.354    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.588 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.588    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1331445822[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.460ns (69.694%)  route 0.635ns (30.306%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.590     1.534    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.155     1.830    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.875 f  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.056     1.931    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.424     2.400    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.629 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.629    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.416ns (66.938%)  route 0.699ns (33.062%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.228     1.905    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.471     2.421    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.651 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.651    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.373ns (61.158%)  route 0.872ns (38.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.872     2.516    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.748 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.748    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.392ns (61.048%)  route 0.888ns (38.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.888     2.555    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.782 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.628ns (41.277%)  route 2.316ns (58.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.684     3.188    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.632     3.944    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.628ns (41.277%)  route 2.316ns (58.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.684     3.188    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.632     3.944    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.628ns (41.277%)  route 2.316ns (58.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.684     3.188    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.632     3.944    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.628ns (41.277%)  route 2.316ns (58.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.684     3.188    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.632     3.944    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.628ns (41.277%)  route 2.316ns (58.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.684     3.188    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.632     3.944    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.622ns (44.018%)  route 2.063ns (55.982%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.063     3.562    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.686 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.686    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.619ns (46.933%)  route 1.830ns (53.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.830     3.325    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.449 r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.449    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.495     4.899    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.432ns  (logic 1.625ns (47.341%)  route 1.807ns (52.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     3.308    forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.432 r  forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.432    forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.495     4.899    forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 1.618ns (50.155%)  route 1.608ns (49.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.608     3.103    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.227 r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.227    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.506     4.910    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.130ns  (logic 1.617ns (51.670%)  route 1.513ns (48.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.513     3.006    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.130    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.491     4.895    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.300ns (35.398%)  route 0.547ns (64.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.547     0.801    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.846 r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.846    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.861     2.051    forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.304ns (33.606%)  route 0.600ns (66.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.600     0.859    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.904 r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.904    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.850     2.040    forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.307ns (33.073%)  route 0.621ns (66.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.621     0.883    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.928 r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.928    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.861     2.051    forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1331445822[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.306ns (32.290%)  route 0.642ns (67.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.642     0.903    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.948 r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.948    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.845     2.035    forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_1537069182[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.307ns (29.940%)  route 0.719ns (70.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.719     0.982    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.027 r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.027    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.850     2.040    forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.313ns (30.318%)  route 0.720ns (69.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.720     0.989    forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.034    forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.850     2.040    forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  forLoop_idx_0_1537069182[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.311ns (27.448%)  route 0.822ns (72.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.822     1.089    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.134 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.134    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.316ns (26.014%)  route 0.900ns (73.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.944    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.989 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.228     1.216    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.316ns (26.014%)  route 0.900ns (73.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.944    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.989 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.228     1.216    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.316ns (26.014%)  route 0.900ns (73.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.944    reset_cond/butt_reset_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.989 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.228     1.216    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





