vendor_name = ModelSim
source_file = 1, E:/FPGA_experiment/experiment/tst1_ymq38/tst1_38.bdf
source_file = 1, E:/FPGA_experiment/experiment/tst1_ymq38/db/tst1_38.cbx.xml
source_file = 1, d:/altera/13.1/quartus/libraries/others/maxplus2/74138.bdf
design_name = tst1_38
instance = comp, \Y1~output\, Y1~output, tst1_38, 1
instance = comp, \Y2~output\, Y2~output, tst1_38, 1
instance = comp, \Y4~output\, Y4~output, tst1_38, 1
instance = comp, \Y3~output\, Y3~output, tst1_38, 1
instance = comp, \Y5~output\, Y5~output, tst1_38, 1
instance = comp, \Y6~output\, Y6~output, tst1_38, 1
instance = comp, \Y7~output\, Y7~output, tst1_38, 1
instance = comp, \Y0~output\, Y0~output, tst1_38, 1
instance = comp, \a~input\, a~input, tst1_38, 1
instance = comp, \b~input\, b~input, tst1_38, 1
instance = comp, \c~input\, c~input, tst1_38, 1
instance = comp, \inst|15~0\, inst|15~0, tst1_38, 1
instance = comp, \inst|15~1\, inst|15~1, tst1_38, 1
instance = comp, \inst|15~2\, inst|15~2, tst1_38, 1
instance = comp, \inst|15~3\, inst|15~3, tst1_38, 1
instance = comp, \inst|15~4\, inst|15~4, tst1_38, 1
instance = comp, \inst|15~5\, inst|15~5, tst1_38, 1
instance = comp, \inst|15~6\, inst|15~6, tst1_38, 1
instance = comp, \inst|15~7\, inst|15~7, tst1_38, 1
