 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mycpu_top
Version: R-2020.09-SP4
Date   : Fri Jun 30 06:09:02 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: exe_stage/ds_to_es_bus_r_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_ram/ram_reg[6][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  exe_stage/ds_to_es_bus_r_reg[85]/CK (EDFFX4)            0.00 #     1.00 r
  exe_stage/ds_to_es_bus_r_reg[85]/Q (EDFFX4)             0.50       1.50 r
  U2810/Y (XNOR2XL)                                       0.27       1.77 f
  U4311/Y (OAI22X1)                                       0.11       1.88 r
  U2486/S (ADDFX2)                                        0.38       2.26 f
  U2252/CO (ADDFHX1)                                      0.22       2.48 f
  U4325/S (ADDFX2)                                        0.23       2.71 r
  U2088/CO (ADDFHX1)                                      0.19       2.90 r
  U4435/S (ADDFXL)                                        0.33       3.23 f
  U4386/Y (NOR2X1)                                        0.12       3.35 r
  U2193/Y (OAI21XL)                                       0.12       3.47 f
  U2473/Y (AOI21X2)                                       0.14       3.61 r
  U2472/Y (OAI21X4)                                       0.07       3.68 f
  U6177/Y (AOI21XL)                                       0.12       3.80 r
  U6180/Y (XOR2X1)                                        0.16       3.96 r
  U6200/Y (OAI2BB1X1)                                     0.11       4.08 r
  data_ram/data_sram_addr[28] (data_sram)                 0.00       4.08 r
  data_ram/U1141/Y (OR2X2)                                0.11       4.19 r
  data_ram/U1142/Y (NOR3X2)                               0.04       4.23 f
  data_ram/U435/Y (NAND4X1)                               0.10       4.33 r
  data_ram/U428/Y (CLKINVX2)                              0.04       4.37 f
  data_ram/U266/Y (NAND4X1)                               0.09       4.46 r
  data_ram/U2732/Y (NOR2X2)                               0.04       4.49 f
  data_ram/U2737/Y (NAND3X2)                              0.07       4.56 r
  data_ram/U6344/Y (CLKINVX3)                             0.05       4.62 f
  data_ram/U6345/Y (NAND2X4)                              0.07       4.68 r
  data_ram/U6554/Y (NOR2X1)                               0.07       4.75 f
  data_ram/U6555/Y (INVX1)                                0.08       4.82 r
  data_ram/U1148/Y (OR2X2)                                0.11       4.93 r
  data_ram/U101/Y (CLKINVX2)                              0.09       5.02 f
  data_ram/U7227/Y (INVX1)                                0.28       5.30 r
  data_ram/U7035/Y (MX2X1)                                0.20       5.51 f
  data_ram/ram_reg[6][8]/D (DFFHQXL)                      0.00       5.51 f
  data arrival time                                                  5.51

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             1.00       6.00
  clock uncertainty                                      -0.35       5.65
  data_ram/ram_reg[6][8]/CK (DFFHQXL)                     0.00       5.65 r
  library setup time                                     -0.14       5.51
  data required time                                                 5.51
  --------------------------------------------------------------------------
  data required time                                                 5.51
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : mycpu_top
Version: R-2020.09-SP4
Date   : Fri Jun 30 06:09:02 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: inst_ram/inst_rdata_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_stage/fs_to_ds_bus_r_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inst_ram/inst_rdata_reg[0]/CK (DFFHQXL)                 0.00 #     0.00 r
  inst_ram/inst_rdata_reg[0]/Q (DFFHQXL)                  0.22       0.22 r
  inst_ram/inst_sram_rdata[0] (inst_sram)                 0.00       0.22 r
  id_stage/fs_to_ds_bus_r_reg[64]/D (EDFFX1)              0.00       0.22 r
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage/fs_to_ds_bus_r_reg[64]/CK (EDFFX1)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


1
