// Seed: 2158900711
`define pp_4 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4, id_5;
  type_8 id_6 (
      1,
      id_4 == id_5
  );
  always id_1[1'b0] = id_4;
endmodule
