<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='414' ll='419' type='bool llvm::CallLowering::lowerFormalArguments(llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::Function &amp; F, ArrayRef&lt;ArrayRef&lt;llvm::Register&gt; &gt; VRegs, llvm::FunctionLoweringInfo &amp; FLI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='404'>/// This hook must be implemented to lower the incoming (formal)
  /// arguments, described by \p VRegs, for GlobalISel. Each argument
  /// must end up in the related virtual registers described by \p VRegs.
  /// In other words, the first argument should end up in \c VRegs[0],
  /// the second in \c VRegs[1], and so on. For each argument, there will be one
  /// register for each non-aggregate type, as returned by \c computeValueLLTs.
  /// \p MIRBuilder is set to the proper insertion for the argument
  /// lowering. \p FLI is required for sret demotion.
  ///
  /// \return True if the lowering succeeded, false otherwise.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='3146' u='c' c='_ZN4llvm12IRTranslator20runOnMachineFunctionERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='442' c='_ZNK4llvm19AArch64CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='848' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='413' c='_ZNK4llvm15ARMCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='416' c='_ZNK4llvm16MipsCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/GISel/PPCCallLowering.cpp' l='39' c='_ZNK4llvm15PPCCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVCallLowering.cpp' l='37' c='_ZNK4llvm17RISCVCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='325' c='_ZNK4llvm15X86CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
