# MIPS-Emulator
MIPS pipelined CPU which can show the values of internal CPU components cycle by cycle for any given machine code without any pipeline hazards, this MIPS support the following instructions: add, sub, lw, and, or.
![Capture](https://user-images.githubusercontent.com/40705922/87855174-caf8fc00-c916-11ea-8a10-36fb3b276d81.PNG)
