`timescale 1ns / 1ps


module Alu_tb;
reg [7:0] a,b;
reg [3:0] ALU_sel;
wire [7:0] ALU_out;
wire CarryOut;
integer i;
Alu test_unit(a,b,ALU_sel,ALU_out,CarryOut);
initial begin
//$dummpfile("dump.vcd");
//$dumpvars(1,Alu_tb);
a = 8'h05;
b = 8'h04;
ALU_sel = 4'h0;
for(i=0;i<4;i=i+1)
begin
ALU_sel = ALU_sel +8'h01;
#10;
end
end

endmodule
