m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
valtera_avalon_dc_fifo
IoL8ejKUiE:f]DYc9zzOgV2
VRoXOWk11_4CFV_HgS?Cgc0
Z1 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
Z2 w1435753735
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_dc_fifo.v
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_dc_fifo.v
L0 13
Z3 OV;L;10.1d;51
r1
31
Z4 o-work mm_clock_crossing_bridge_io -O0
!i10b 1
!s100 kWI^H84[Q=Lm8lR<fHOM[3
!s85 0
!s108 1435754503.633000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_dc_fifo.v|
!s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_dc_fifo.v|-work|mm_clock_crossing_bridge_io|
!s101 -O0
valtera_avalon_mm_clock_crossing_bridge
In8O98[agMQ]LLj[;T44mA3
VIl6n:7U?QHfd0;[GXSP[m0
R1
R2
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v
L0 30
R3
r1
31
R4
!i10b 1
!s100 WgdPob]GF5glD`mmG?`>Y1
!s85 0
!s108 1435754503.475000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v|
!s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v|-work|mm_clock_crossing_bridge_io|
!s101 -O0
valtera_dcfifo_synchronizer_bundle
!i10b 1
!s100 B63?>fU4PUGMi<3YN]UzE1
IXogbih_@EP_lRKmC?n_`P3
Vj>T>Y6nGjcX>R_6B^<M_z0
R1
R2
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v
L0 8
R3
r1
!s85 0
31
!s108 1435754503.915000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v|
!s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v|-work|mm_clock_crossing_bridge_io|
!s101 -O0
R4
