Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: comparison.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "comparison.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "comparison"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : comparison
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux4_1.vhd" into library work
Parsing entity <mux4_1>.
Parsing architecture <Behavioral> of entity <mux4_1>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\counter_comparison.vhd" into library work
Parsing entity <counter_comparison>.
Parsing architecture <Behavioral> of entity <counter_comparison>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparator.vhd" into library work
Parsing entity <comparator>.
Parsing architecture <Behavioral> of entity <comparator>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparison.vhd" into library work
Parsing entity <comparison>.
Parsing architecture <structural> of entity <comparison>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <comparison> (architecture <structural>) with generics from library <work>.

Elaborating entity <counter_comparison> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <comparator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux4_1> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <comparison>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparison.vhd".
        N = 8
    Summary:
	no macro.
Unit <comparison> synthesized.

Synthesizing Unit <counter_comparison>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\counter_comparison.vhd".
    Found 1-bit register for signal <cnt>.
    Found 1-bit register for signal <tc>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <counter_comparison> synthesized.

Synthesizing Unit <reg>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\reg.vhd".
        N = 8
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparator.vhd".
        N = 8
WARNING:Xst:737 - Found 1-bit latch for signal <res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator lessequal for signal <n0000> created at line 41
    Summary:
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
Unit <comparator> synthesized.

Synthesizing Unit <mux>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux.vhd".
        N = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <mux4_1>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux4_1.vhd".
        N = 8
    Found 8-bit 4-to-1 multiplexer for signal <y> created at line 42.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 1-bit register                                        : 2
 8-bit register                                        : 5
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 8
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 8
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg> ...

Optimizing unit <comparison> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block comparison, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : comparison.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 65
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 38
#      LUT5                        : 11
#      LUT6                        : 14
# FlipFlops/Latches                : 43
#      FDC                         : 42
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 23
#      IBUF                        : 14
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  126800     0%  
 Number of Slice LUTs:                   65  out of  63400     0%  
    Number used as Logic:                65  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     66
   Number with an unused Flip Flop:      31  out of     66    46%  
   Number with an unused LUT:             1  out of     66     1%  
   Number of fully used LUT-FF pairs:    34  out of     66    51%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    210    10%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clk_enable(clk_enable1:O)          | NONE(*)(state_count/tc)            | 10    |
start_comparison                   | IBUF+BUFG                          | 1     |
clk_outd(clk_outd1:O)              | NONE(*)(min_tmp_reg_out/data_out_7)| 16    |
clk_ind(clk_ind1:O)                | NONE(*)(min_tmp_reg_ind/data_out_7)| 16    |
-----------------------------------+------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.511ns (Maximum Frequency: 661.813MHz)
   Minimum input arrival time before clock: 4.669ns
   Maximum output required time after clock: 2.276ns
   Maximum combinational path delay: 2.068ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_enable'
  Clock period: 1.511ns (frequency: 661.813MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.511ns (Levels of Logic = 1)
  Source:            state_count/cnt (FF)
  Destination:       state_count/cnt (FF)
  Source Clock:      clk_enable rising
  Destination Clock: clk_enable rising

  Data Path: state_count/cnt to state_count/cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.478   0.458  state_count/cnt (state_count/cnt)
     INV:I->O              1   0.146   0.399  state_count/cnt_INV_1_o1_INV_0 (state_count/cnt_INV_1_o)
     FDC:D                     0.030          state_count/cnt
    ----------------------------------------
    Total                      1.511ns (0.654ns logic, 0.857ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_outd'
  Clock period: 1.067ns (frequency: 937.207MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.067ns (Levels of Logic = 1)
  Source:            min_tmp_reg_out/data_out_7 (FF)
  Destination:       min_tmp_reg_out/data_out_7 (FF)
  Source Clock:      clk_outd rising
  Destination Clock: clk_outd rising

  Data Path: min_tmp_reg_out/data_out_7 to min_tmp_reg_out/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.435  min_tmp_reg_out/data_out_7 (min_tmp_reg_out/data_out_7)
     LUT3:I2->O            1   0.124   0.000  mux_4/Mmux_y81 (data_in_min_outd<7>)
     FDC:D                     0.030          min_tmp_reg_out/data_out_7
    ----------------------------------------
    Total                      1.067ns (0.632ns logic, 0.435ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ind'
  Clock period: 1.067ns (frequency: 937.207MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.067ns (Levels of Logic = 1)
  Source:            min_tmp_reg_ind/data_out_7 (FF)
  Destination:       min_tmp_reg_ind/data_out_7 (FF)
  Source Clock:      clk_ind rising
  Destination Clock: clk_ind rising

  Data Path: min_tmp_reg_ind/data_out_7 to min_tmp_reg_ind/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.435  min_tmp_reg_ind/data_out_7 (min_tmp_reg_ind/data_out_7)
     LUT3:I2->O            1   0.124   0.000  mux_7/Mmux_y81 (data_in_min_ind<7>)
     FDC:D                     0.030          min_tmp_reg_ind/data_out_7
    ----------------------------------------
    Total                      1.067ns (0.632ns logic, 0.435ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_enable'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       state_count/tc (FF)
  Destination Clock: clk_enable rising

  Data Path: reset to state_count/tc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.001   0.554  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.494          state_count/cnt
    ----------------------------------------
    Total                      1.049ns (0.495ns logic, 0.554ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'start_comparison'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              4.669ns (Levels of Logic = 6)
  Source:            in_out_sel (PAD)
  Destination:       comp/res (LATCH)
  Destination Clock: start_comparison falling

  Data Path: in_out_sel to comp/res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   1.070  in_out_sel_IBUF (in_out_sel_IBUF)
     LUT6:I1->O            1   0.124   0.939  mux_1/Mmux_y31 (b_io<2>)
     LUT6:I0->O            1   0.124   0.776  comp/a[7]_b[7]_LessThan_1_o (comp/a[7]_b[7]_LessThan_1_o1)
     LUT5:I1->O            1   0.124   0.536  comp/a[7]_b[7]_LessThan_1_o1_SW0 (N4)
     LUT5:I3->O            1   0.124   0.716  comp/a[7]_b[7]_LessThan_1_o1 (comp/a[7]_b[7]_LessThan_1_o2)
     LUT5:I2->O            1   0.124   0.000  comp/a[7]_b[7]_LessThan_1_o2 (comp/a[7]_b[7]_LessThan_1_o)
     LD:D                      0.011          comp/res
    ----------------------------------------
    Total                      4.669ns (0.632ns logic, 4.037ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_outd'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       min_tmp_reg_out/data_out_7 (FF)
  Destination Clock: clk_outd rising

  Data Path: reset to min_tmp_reg_out/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.001   0.554  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.494          min_tmp_reg_out/data_out_0
    ----------------------------------------
    Total                      1.049ns (0.495ns logic, 0.554ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ind'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       min_tmp_reg_ind/data_out_7 (FF)
  Destination Clock: clk_ind rising

  Data Path: reset to min_tmp_reg_ind/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.001   0.554  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.494          min_tmp_reg_ind/data_out_0
    ----------------------------------------
    Total                      1.049ns (0.495ns logic, 0.554ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ind'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.276ns (Levels of Logic = 3)
  Source:            max_tmp_reg_ind/data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk_ind rising

  Data Path: max_tmp_reg_ind/data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.730  max_tmp_reg_ind/data_out_7 (max_tmp_reg_ind/data_out_7)
     LUT5:I2->O            1   0.124   0.421  mux_out/Mmux_y81 (mux_out/Mmux_y8)
     LUT6:I5->O            1   0.124   0.399  mux_out/Mmux_y82 (data_out_7_OBUF)
     OBUF:I->O                 0.000          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      2.276ns (0.726ns logic, 1.550ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_outd'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.211ns (Levels of Logic = 3)
  Source:            min_tmp_reg_out/data_out_0 (FF)
  Destination:       data_out<0> (PAD)
  Source Clock:      clk_outd rising

  Data Path: min_tmp_reg_out/data_out_0 to data_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.550  min_tmp_reg_out/data_out_0 (min_tmp_reg_out/data_out_0)
     LUT3:I1->O            1   0.124   0.536  in_out_sel21 (in_out_sel_mmx_out10)
     LUT5:I3->O            1   0.124   0.399  mux_out/Mmux_y11 (data_out_0_OBUF)
     OBUF:I->O                 0.000          data_out_0_OBUF (data_out<0>)
    ----------------------------------------
    Total                      2.211ns (0.726ns logic, 1.485ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_enable'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.000ns (Levels of Logic = 3)
  Source:            curr_tmp_reg/data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk_enable rising

  Data Path: curr_tmp_reg/data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.478   0.454  curr_tmp_reg/data_out_7 (curr_tmp_reg/data_out_7)
     LUT5:I4->O            1   0.124   0.421  mux_out/Mmux_y81 (mux_out/Mmux_y8)
     LUT6:I5->O            1   0.124   0.399  mux_out/Mmux_y82 (data_out_7_OBUF)
     OBUF:I->O                 0.000          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      2.000ns (0.726ns logic, 1.274ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 38 / 8
-------------------------------------------------------------------------
Delay:               2.068ns (Levels of Logic = 4)
  Source:            select_data<1> (PAD)
  Destination:       data_out<7> (PAD)

  Data Path: select_data<1> to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.999  select_data_1_IBUF (select_data_1_IBUF)
     LUT5:I0->O            1   0.124   0.421  mux_out/Mmux_y21 (mux_out/Mmux_y2)
     LUT6:I5->O            1   0.124   0.399  mux_out/Mmux_y22 (data_out_1_OBUF)
     OBUF:I->O                 0.000          data_out_1_OBUF (data_out<1>)
    ----------------------------------------
    Total                      2.068ns (0.249ns logic, 1.819ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_enable     |    1.511|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ind
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_enable      |    1.381|         |         |         |
clk_ind         |    1.067|         |         |         |
start_comparison|         |    1.648|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_outd
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_enable      |    1.381|         |         |         |
clk_outd        |    1.067|         |         |         |
start_comparison|         |    1.648|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_comparison
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_enable     |         |         |    5.074|         |
clk_ind        |         |         |    4.806|         |
clk_outd       |         |         |    4.866|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.71 secs
 
--> 

Total memory usage is 4626224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

