+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.020499    0.000845    0.347840 v _205_/A (sg13g2_nand2_1)
     1    0.004363    0.018960    0.023264    0.371103 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.018962    0.000339    0.371442 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006610    0.034845    0.039002    0.410444 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.034849    0.000270    0.410713 v _211_/A (sg13g2_xnor2_1)
     1    0.001858    0.018697    0.042125    0.452838 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.018697    0.000069    0.452907 v _299_/D (sg13g2_dfrbpq_1)
                                              0.452907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353880   clock uncertainty
                                  0.000000    0.353880   clock reconvergence pessimism
                                 -0.022453    0.331427   library hold time
                                              0.331427   data required time
---------------------------------------------------------------------------------------------
                                              0.331427   data required time
                                             -0.452907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.121480   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.020674    0.001699    0.348694 v _206_/A (sg13g2_xnor2_1)
     2    0.010863    0.052145    0.064866    0.413560 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052146    0.000362    0.413922 v _208_/A (sg13g2_xor2_1)
     1    0.001761    0.016396    0.043904    0.457825 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.016396    0.000129    0.457954 v _298_/D (sg13g2_dfrbpq_1)
                                              0.457954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353666   clock uncertainty
                                  0.000000    0.353666   clock reconvergence pessimism
                                 -0.021923    0.331743   library hold time
                                              0.331743   data required time
---------------------------------------------------------------------------------------------
                                              0.331743   data required time
                                             -0.457954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.126211   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003495    0.014561    0.109042    0.212702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014561    0.000250    0.212952 v fanout71/A (sg13g2_buf_2)
     4    0.039135    0.049999    0.072557    0.285509 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.050122    0.002103    0.287613 v fanout69/A (sg13g2_buf_8)
     8    0.039218    0.021099    0.064564    0.352177 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021174    0.000920    0.353097 v _202_/A (sg13g2_xor2_1)
     2    0.012113    0.035681    0.065570    0.418667 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.035702    0.000795    0.419462 v _204_/A (sg13g2_xor2_1)
     1    0.002530    0.017712    0.041828    0.461290 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017712    0.000097    0.461387 v _297_/D (sg13g2_dfrbpq_1)
                                              0.461387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353660   clock uncertainty
                                  0.000000    0.353660   clock reconvergence pessimism
                                 -0.022227    0.331433   library hold time
                                              0.331433   data required time
---------------------------------------------------------------------------------------------
                                              0.331433   data required time
                                             -0.461387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.129955   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021103    0.003045    0.350039 v _182_/A (sg13g2_nand2_1)
     1    0.004873    0.020252    0.024420    0.374459 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.020253    0.000194    0.374653 ^ _217_/A (sg13g2_nor3_1)
     1    0.004722    0.018560    0.027678    0.402331 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.018562    0.000333    0.402664 v _218_/A2 (sg13g2_o21ai_1)
     1    0.005207    0.039363    0.059595    0.462259 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.039364    0.000341    0.462599 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.013443    0.020081    0.482680 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013443    0.000071    0.482751 v _301_/D (sg13g2_dfrbpq_1)
                                              0.482751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354602   clock uncertainty
                                  0.000000    0.354602   clock reconvergence pessimism
                                 -0.021127    0.333475   library hold time
                                              0.333475   data required time
---------------------------------------------------------------------------------------------
                                              0.333475   data required time
                                             -0.482751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.149276   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001812    0.013445    0.106615    0.211136 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013445    0.000070    0.211207 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009957    0.038891    0.257932    0.469139 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038894    0.000807    0.469945 ^ fanout79/A (sg13g2_buf_8)
     7    0.049263    0.025142    0.059821    0.529767 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.025560    0.002484    0.532251 ^ _128_/A (sg13g2_inv_2)
     5    0.026955    0.034232    0.035765    0.568016 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034232    0.000066    0.568082 v _293_/D (sg13g2_dfrbpq_1)
                                              0.568082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354521   clock uncertainty
                                  0.000000    0.354521   clock reconvergence pessimism
                                 -0.025930    0.328591   library hold time
                                              0.328591   data required time
---------------------------------------------------------------------------------------------
                                              0.328591   data required time
                                             -0.568082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239491   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001812    0.013445    0.106615    0.211136 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013445    0.000070    0.211207 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009957    0.038891    0.257932    0.469139 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038894    0.000807    0.469945 ^ fanout79/A (sg13g2_buf_8)
     7    0.049263    0.025142    0.059821    0.529767 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.025548    0.002440    0.532207 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002463    0.021279    0.041487    0.573694 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.021279    0.000088    0.573782 v _294_/D (sg13g2_dfrbpq_1)
                                              0.573782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354490   clock uncertainty
                                  0.000000    0.354490   clock reconvergence pessimism
                                 -0.022938    0.331552   library hold time
                                              0.331552   data required time
---------------------------------------------------------------------------------------------
                                              0.331552   data required time
                                             -0.573782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242230   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001901    0.013647    0.106782    0.211384 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013647    0.000073    0.211457 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013817    0.048596    0.266549    0.478006 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048620    0.001002    0.479007 ^ fanout57/A (sg13g2_buf_8)
     8    0.045728    0.024493    0.062194    0.541202 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025178    0.002997    0.544199 ^ _195_/B (sg13g2_xor2_1)
     2    0.010675    0.032811    0.059914    0.604113 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.032814    0.000340    0.604453 v _196_/B (sg13g2_xor2_1)
     1    0.001725    0.016381    0.035502    0.639955 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016381    0.000067    0.640022 v _295_/D (sg13g2_dfrbpq_2)
                                              0.640022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.354467   clock uncertainty
                                  0.000000    0.354467   clock reconvergence pessimism
                                 -0.021806    0.332660   library hold time
                                              0.332660   data required time
---------------------------------------------------------------------------------------------
                                              0.332660   data required time
                                             -0.640022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307361   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004062    0.016549    0.116021    0.220488 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.016549    0.000123    0.220611 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009872    0.038680    0.259062    0.479673 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.038683    0.000782    0.480455 ^ fanout74/A (sg13g2_buf_8)
     8    0.052398    0.026200    0.059998    0.540454 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026593    0.002346    0.542799 ^ _194_/A (sg13g2_and2_1)
     1    0.004944    0.022163    0.057571    0.600370 ^ _194_/X (sg13g2_and2_1)
                                                         _027_ (net)
                      0.022165    0.000330    0.600701 ^ _197_/B1 (sg13g2_a21oi_1)
     2    0.011338    0.029708    0.033961    0.634661 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.029734    0.000713    0.635375 v _200_/A (sg13g2_xor2_1)
     1    0.002510    0.017541    0.040144    0.675518 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017542    0.000153    0.675671 v _296_/D (sg13g2_dfrbpq_1)
                                              0.675671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354576   clock uncertainty
                                  0.000000    0.354576   clock reconvergence pessimism
                                 -0.022074    0.332502   library hold time
                                              0.332502   data required time
---------------------------------------------------------------------------------------------
                                              0.332502   data required time
                                             -0.675671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343169   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010005    0.032523    0.121658    0.225376 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.032524    0.000254    0.225630 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.007554    0.033095    0.260716    0.486346 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net37 (net)
                      0.033098    0.000567    0.486912 ^ _214_/A (sg13g2_xnor2_1)
     1    0.002320    0.021185    0.043051    0.529963 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021185    0.000151    0.530114 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001847    0.023423    0.247173    0.777287 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023423    0.000070    0.777357 v _300_/D (sg13g2_dfrbpq_1)
                                              0.777357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353718   clock uncertainty
                                  0.000000    0.353718   clock reconvergence pessimism
                                 -0.023546    0.330172   library hold time
                                              0.330172   data required time
---------------------------------------------------------------------------------------------
                                              0.330172   data required time
                                             -0.777357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447185   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036407    0.000568    1.059176 v _292_/A (sg13g2_inv_1)
     1    0.006605    0.025916    0.029656    1.088831 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.025920    0.000276    1.089108 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.089108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354602   clock uncertainty
                                  0.000000    0.354602   clock reconvergence pessimism
                                 -0.067869    0.286733   library removal time
                                              0.286733   data required time
---------------------------------------------------------------------------------------------
                                              0.286733   data required time
                                             -1.089108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802375   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022068    0.003347    1.121803 v _285_/A (sg13g2_inv_1)
     1    0.005988    0.021938    0.025150    1.146953 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021943    0.000245    1.147198 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354490   clock uncertainty
                                  0.000000    0.354490   clock reconvergence pessimism
                                 -0.066963    0.287527   library removal time
                                              0.287527   data required time
---------------------------------------------------------------------------------------------
                                              0.287527   data required time
                                             -1.147198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859671   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021997    0.003189    1.121645 v _287_/A (sg13g2_inv_1)
     1    0.006174    0.022372    0.025490    1.147135 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.022377    0.000254    1.147390 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354576   clock uncertainty
                                  0.000000    0.354576   clock reconvergence pessimism
                                 -0.067061    0.287514   library removal time
                                              0.287514   data required time
---------------------------------------------------------------------------------------------
                                              0.287514   data required time
                                             -1.147390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859875   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021936    0.003046    1.121502 v _290_/A (sg13g2_inv_1)
     1    0.005974    0.021882    0.025093    1.146595 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021887    0.000244    1.146840 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.146840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353880   clock uncertainty
                                  0.000000    0.353880   clock reconvergence pessimism
                                 -0.067015    0.286865   library removal time
                                              0.286865   data required time
---------------------------------------------------------------------------------------------
                                              0.286865   data required time
                                             -1.146840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859975   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022091    0.003397    1.121853 v _129_/A (sg13g2_inv_1)
     1    0.006136    0.022298    0.025438    1.147291 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.022303    0.000251    1.147542 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354521   clock uncertainty
                                  0.000000    0.354521   clock reconvergence pessimism
                                 -0.067045    0.287476   library removal time
                                              0.287476   data required time
---------------------------------------------------------------------------------------------
                                              0.287476   data required time
                                             -1.147542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860066   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021797    0.002704    1.121160 v _288_/A (sg13g2_inv_1)
     1    0.006124    0.022218    0.025350    1.146510 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.022223    0.000248    1.146757 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.146757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353660   clock uncertainty
                                  0.000000    0.353660   clock reconvergence pessimism
                                 -0.067092    0.286568   library removal time
                                              0.286568   data required time
---------------------------------------------------------------------------------------------
                                              0.286568   data required time
                                             -1.146757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860190   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022015    0.003230    1.121686 v _286_/A (sg13g2_inv_1)
     1    0.006324    0.022734    0.025778    1.147464 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.022738    0.000261    1.147725 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.354467   clock uncertainty
                                  0.000000    0.354467   clock reconvergence pessimism
                                 -0.067144    0.287323   library removal time
                                              0.287323   data required time
---------------------------------------------------------------------------------------------
                                              0.287323   data required time
                                             -1.147725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860403   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021870    0.002887    1.121343 v _291_/A (sg13g2_inv_1)
     1    0.006782    0.023810    0.026616    1.147959 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023816    0.000283    1.148242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353718   clock uncertainty
                                  0.000000    0.353718   clock reconvergence pessimism
                                 -0.067455    0.286263   library removal time
                                              0.286263   data required time
---------------------------------------------------------------------------------------------
                                              0.286263   data required time
                                             -1.148242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861979   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021819    0.002761    1.121218 v _289_/A (sg13g2_inv_1)
     1    0.006927    0.024153    0.026882    1.148100 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024159    0.000287    1.148388 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353666   clock uncertainty
                                  0.000000    0.353666   clock reconvergence pessimism
                                 -0.067533    0.286132   library removal time
                                              0.286132   data required time
---------------------------------------------------------------------------------------------
                                              0.286132   data required time
                                             -1.148388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862255   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009899    0.026739    0.119514    0.223232 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026743    0.000309    0.223541 v output2/A (sg13g2_buf_1)
     1    0.006565    0.020369    0.048740    0.272281 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.020373    0.000274    0.272555 v sign (out)
                                              0.272555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.272555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.022555   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009899    0.026739    0.119514    0.223232 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026746    0.000418    0.223650 v _127_/A (sg13g2_inv_1)
     1    0.004148    0.018434    0.022534    0.246185 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.018435    0.000290    0.246475 ^ output3/A (sg13g2_buf_1)
     1    0.007100    0.024714    0.047089    0.293564 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.024718    0.000303    0.293867 ^ signB (out)
                                              0.293867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.293867   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043867   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052593    0.002033    0.288598 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003956    0.020491    0.028698    0.317295 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020493    0.000303    0.317598 v _179_/B (sg13g2_nand2_1)
     2    0.007528    0.028741    0.032086    0.349684 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028743    0.000240    0.349923 ^ _281_/B (sg13g2_nor2_1)
     1    0.005444    0.018921    0.025885    0.375808 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.018966    0.000708    0.376516 v output35/A (sg13g2_buf_1)
     1    0.008300    0.023547    0.049054    0.425571 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.023562    0.000535    0.426106 v sine_out[8] (out)
                                              0.426106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.426106   data arrival time
---------------------------------------------------------------------------------------------
                                              1.176106   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052591    0.002018    0.288582 ^ _135_/A (sg13g2_nor2_1)
     1    0.003637    0.021350    0.032475    0.321056 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.021350    0.000145    0.321201 v _174_/A (sg13g2_nand2_1)
     1    0.004134    0.018600    0.023021    0.344222 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.018601    0.000313    0.344536 ^ _175_/B (sg13g2_nand2_1)
     1    0.006268    0.032345    0.040631    0.385167 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.032356    0.000453    0.385620 v output22/A (sg13g2_buf_1)
     1    0.007582    0.022564    0.052231    0.437851 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.022565    0.000162    0.438014 v sine_out[26] (out)
                                              0.438014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.438014   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188014   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052590    0.002009    0.288573 ^ fanout65/A (sg13g2_buf_8)
     8    0.037358    0.022183    0.061998    0.350572 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.022698    0.002858    0.353429 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004042    0.015193    0.039776    0.393205 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.015195    0.000256    0.393461 v output13/A (sg13g2_buf_1)
     1    0.007544    0.021911    0.046815    0.440276 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.021912    0.000195    0.440471 v sine_out[18] (out)
                                              0.440471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.440471   data arrival time
---------------------------------------------------------------------------------------------
                                              1.190471   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052593    0.002033    0.288598 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003956    0.020491    0.028698    0.317295 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020493    0.000303    0.317598 v _179_/B (sg13g2_nand2_1)
     2    0.007528    0.028741    0.032086    0.349684 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028743    0.000227    0.349911 ^ _180_/B (sg13g2_nand2_1)
     1    0.006183    0.033118    0.042891    0.392802 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.033142    0.000468    0.393270 v output24/A (sg13g2_buf_1)
     1    0.007886    0.023171    0.052803    0.446073 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.023185    0.000512    0.446585 v sine_out[28] (out)
                                              0.446585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.446585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.196585   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022785    0.002220    0.361451 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002985    0.021231    0.036710    0.398161 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.021231    0.000115    0.398276 v output36/A (sg13g2_buf_1)
     1    0.008274    0.023563    0.049730    0.448007 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.023577    0.000528    0.448535 v sine_out[9] (out)
                                              0.448535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.448535   data arrival time
---------------------------------------------------------------------------------------------
                                              1.198535   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052590    0.002009    0.288573 ^ fanout65/A (sg13g2_buf_8)
     8    0.037358    0.022183    0.061998    0.350572 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.022496    0.002191    0.352762 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004665    0.028381    0.045471    0.398233 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.028394    0.000334    0.398567 v output23/A (sg13g2_buf_1)
     1    0.007540    0.022331    0.050916    0.449484 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.022332    0.000195    0.449679 v sine_out[27] (out)
                                              0.449679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.449679   data arrival time
---------------------------------------------------------------------------------------------
                                              1.199679   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052590    0.002009    0.288573 ^ fanout65/A (sg13g2_buf_8)
     8    0.037358    0.022183    0.061998    0.350572 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.022790    0.003120    0.353692 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004855    0.018719    0.050284    0.403976 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.018720    0.000297    0.404273 v output12/A (sg13g2_buf_1)
     1    0.007544    0.022025    0.047912    0.452185 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.022026    0.000195    0.452380 v sine_out[17] (out)
                                              0.452380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.452380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.202380   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022824    0.002371    0.361602 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004727    0.024415    0.041825    0.403427 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024416    0.000291    0.403718 v output5/A (sg13g2_buf_1)
     1    0.008312    0.023731    0.050944    0.454662 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.023733    0.000230    0.454891 v sine_out[10] (out)
                                              0.454891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.454891   data arrival time
---------------------------------------------------------------------------------------------
                                              1.204891   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022776    0.002186    0.361417 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005260    0.025388    0.043366    0.404783 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.025400    0.000341    0.405124 v output8/A (sg13g2_buf_1)
     1    0.007589    0.022355    0.050075    0.455199 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.022356    0.000170    0.455368 v sine_out[13] (out)
                                              0.455368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.455368   data arrival time
---------------------------------------------------------------------------------------------
                                              1.205368   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022870    0.002538    0.361769 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005139    0.025159    0.043044    0.404814 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.025162    0.000328    0.405141 v output6/A (sg13g2_buf_1)
     1    0.007745    0.022629    0.050249    0.455390 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.022631    0.000200    0.455590 v sine_out[11] (out)
                                              0.455590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.455590   data arrival time
---------------------------------------------------------------------------------------------
                                              1.205590   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015527    0.046054    0.131888    0.236463 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046090    0.001177    0.237640 ^ fanout72/A (sg13g2_buf_8)
     8    0.040816    0.022707    0.059561    0.297201 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.023911    0.003709    0.300911 ^ _158_/A (sg13g2_nor2_1)
     3    0.015134    0.037858    0.043400    0.344311 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.037866    0.000458    0.344769 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003743    0.030666    0.052757    0.397526 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.030666    0.000148    0.397674 ^ _160_/B (sg13g2_nor2_1)
     1    0.008852    0.026024    0.032433    0.430107 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.026043    0.000570    0.430678 v output14/A (sg13g2_buf_1)
     1    0.007544    0.022261    0.050190    0.480868 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.022262    0.000195    0.481063 v sine_out[19] (out)
                                              0.481063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.481063   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231063   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027304    0.002917    0.356973 ^ fanout63/A (sg13g2_buf_8)
     8    0.044202    0.023096    0.054175    0.411148 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.023364    0.001783    0.412932 ^ _275_/A (sg13g2_nor2_1)
     1    0.004428    0.017118    0.025909    0.438841 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.017119    0.000271    0.439112 v output30/A (sg13g2_buf_1)
     1    0.008349    0.023587    0.048553    0.487666 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.023602    0.000542    0.488207 v sine_out[3] (out)
                                              0.488207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.488207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.238207   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015323    0.037714    0.128240    0.232816 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037758    0.001156    0.233972 v fanout72/A (sg13g2_buf_8)
     8    0.040329    0.020730    0.059077    0.293049 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.022106    0.003844    0.296893 v _257_/B2 (sg13g2_a22oi_1)
     1    0.004305    0.039166    0.040792    0.337685 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.039166    0.000271    0.337956 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.004731    0.021171    0.050828    0.388784 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.021172    0.000190    0.388974 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.008029    0.042449    0.054488    0.443463 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.042470    0.000750    0.444212 v output15/A (sg13g2_buf_1)
     1    0.008619    0.024913    0.056910    0.501122 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.024928    0.000557    0.501679 v sine_out[1] (out)
                                              0.501679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.501679   data arrival time
---------------------------------------------------------------------------------------------
                                              1.251679   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028466    0.000604    0.425795 ^ _277_/A (sg13g2_nor2_1)
     1    0.004066    0.019017    0.026705    0.452500 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.019018    0.000271    0.452770 v output32/A (sg13g2_buf_1)
     1    0.008487    0.023953    0.049543    0.502313 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.023954    0.000235    0.502548 v sine_out[5] (out)
                                              0.502548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.502548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.252548   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028465    0.000589    0.425779 ^ _276_/A (sg13g2_nor2_1)
     1    0.004845    0.020428    0.028017    0.453797 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.020429    0.000306    0.454102 v output31/A (sg13g2_buf_1)
     1    0.008180    0.023343    0.049485    0.503587 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.023345    0.000219    0.503806 v sine_out[4] (out)
                                              0.503806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.503806   data arrival time
---------------------------------------------------------------------------------------------
                                              1.253806   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028454    0.000392    0.425582 ^ _278_/A (sg13g2_nor2_1)
     1    0.006185    0.022850    0.030264    0.455846 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.022851    0.000369    0.456215 v output33/A (sg13g2_buf_1)
     1    0.008520    0.024107    0.050651    0.506866 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.024119    0.000513    0.507379 v sine_out[6] (out)
                                              0.507379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.507379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.257379   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028453    0.000382    0.425572 ^ _279_/A (sg13g2_nor2_1)
     1    0.006367    0.023199    0.030544    0.456116 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.023220    0.000436    0.456551 v output34/A (sg13g2_buf_1)
     1    0.008445    0.023969    0.050644    0.507195 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.023981    0.000498    0.507694 v sine_out[7] (out)
                                              0.507694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.507694   data arrival time
---------------------------------------------------------------------------------------------
                                              1.257694   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027304    0.002917    0.356973 ^ fanout63/A (sg13g2_buf_8)
     8    0.044202    0.023096    0.054175    0.411148 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.023513    0.002330    0.413478 ^ _212_/A (sg13g2_nor2_1)
     2    0.013028    0.035319    0.039780    0.453258 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035350    0.000847    0.454105 v output26/A (sg13g2_buf_1)
     1    0.008294    0.024037    0.054324    0.508429 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.024039    0.000224    0.508652 v sine_out[2] (out)
                                              0.508652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.508652   data arrival time
---------------------------------------------------------------------------------------------
                                              1.258652   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003495    0.014561    0.109042    0.212702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014561    0.000250    0.212952 v fanout71/A (sg13g2_buf_2)
     4    0.039135    0.049999    0.072557    0.285509 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.050122    0.002103    0.287613 v fanout69/A (sg13g2_buf_8)
     8    0.039218    0.021099    0.064564    0.352177 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021391    0.002038    0.354215 v _215_/A (sg13g2_nand3_1)
     2    0.010601    0.035849    0.037257    0.391472 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.035861    0.000507    0.391979 ^ _284_/B (sg13g2_and2_1)
     1    0.006478    0.025930    0.065787    0.457766 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025937    0.000404    0.458171 ^ output7/A (sg13g2_buf_1)
     1    0.007685    0.026414    0.050617    0.508788 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.026415    0.000200    0.508987 ^ sine_out[12] (out)
                                              0.508987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.508987   data arrival time
---------------------------------------------------------------------------------------------
                                              1.258987   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021128    0.003105    0.350100 v _150_/A (sg13g2_and2_1)
     3    0.012937    0.033275    0.059944    0.410044 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033297    0.000783    0.410827 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004607    0.027759    0.048902    0.459728 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027760    0.000296    0.460025 ^ output18/A (sg13g2_buf_1)
     1    0.007544    0.026126    0.050927    0.510951 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.026127    0.000195    0.511147 ^ sine_out[22] (out)
                                              0.511147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.511147   data arrival time
---------------------------------------------------------------------------------------------
                                              1.261147   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015323    0.037714    0.128240    0.232816 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037758    0.001156    0.233972 v fanout72/A (sg13g2_buf_8)
     8    0.040329    0.020730    0.059077    0.293049 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021533    0.002723    0.295771 v _137_/A (sg13g2_nand3_1)
     5    0.027020    0.076422    0.067064    0.362835 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.076479    0.001697    0.364532 ^ _166_/A (sg13g2_nor2_1)
     1    0.003566    0.016668    0.038722    0.403255 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.016668    0.000142    0.403396 v _167_/B (sg13g2_nor2_1)
     1    0.007884    0.051453    0.049733    0.453129 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.051461    0.000523    0.453652 ^ output19/A (sg13g2_buf_1)
     1    0.007543    0.026914    0.058418    0.512070 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.026915    0.000195    0.512265 ^ sine_out[23] (out)
                                              0.512265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.512265   data arrival time
---------------------------------------------------------------------------------------------
                                              1.262265   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021128    0.003105    0.350100 v _150_/A (sg13g2_and2_1)
     3    0.012937    0.033275    0.059944    0.410044 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033293    0.000717    0.410761 v _162_/A1 (sg13g2_a21oi_1)
     1    0.004934    0.028909    0.050141    0.460901 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.028930    0.000316    0.461218 ^ output16/A (sg13g2_buf_1)
     1    0.007544    0.026165    0.051297    0.512514 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026166    0.000195    0.512710 ^ sine_out[20] (out)
                                              0.512710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.512710   data arrival time
---------------------------------------------------------------------------------------------
                                              1.262709   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021128    0.003105    0.350100 v _150_/A (sg13g2_and2_1)
     3    0.012937    0.033275    0.059944    0.410044 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033296    0.000765    0.410809 v _164_/A1 (sg13g2_a21oi_1)
     1    0.006200    0.033493    0.054929    0.465738 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.033501    0.000385    0.466124 ^ output17/A (sg13g2_buf_1)
     1    0.007544    0.026317    0.052742    0.518865 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.026318    0.000195    0.519061 ^ sine_out[21] (out)
                                              0.519061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.519061   data arrival time
---------------------------------------------------------------------------------------------
                                              1.269061   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.059783    0.003908    0.293459 ^ fanout70/A (sg13g2_buf_1)
     5    0.021418    0.061412    0.086820    0.380279 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.061474    0.001311    0.381590 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.011150    0.057342    0.075604    0.457195 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.057363    0.000905    0.458100 v output29/A (sg13g2_buf_1)
     1    0.008202    0.024559    0.060877    0.518977 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.024573    0.000532    0.519509 v sine_out[32] (out)
                                              0.519509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.519509   data arrival time
---------------------------------------------------------------------------------------------
                                              1.269509   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027304    0.002917    0.356973 ^ fanout63/A (sg13g2_buf_8)
     8    0.044202    0.023096    0.054175    0.411148 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.023200    0.001011    0.412159 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.009877    0.026809    0.056928    0.469088 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.026843    0.000767    0.469855 v output11/A (sg13g2_buf_1)
     1    0.007575    0.022375    0.050502    0.520357 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.022376    0.000168    0.520525 v sine_out[16] (out)
                                              0.520525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.520525   data arrival time
---------------------------------------------------------------------------------------------
                                              1.270525   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021107    0.003053    0.350047 v _181_/A (sg13g2_and2_1)
     4    0.016318    0.040279    0.065322    0.415369 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040347    0.001230    0.416599 v _186_/B1 (sg13g2_a21oi_1)
     1    0.007904    0.043215    0.045540    0.462139 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.043229    0.000613    0.462752 ^ output27/A (sg13g2_buf_1)
     1    0.009066    0.030333    0.058533    0.521284 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.030345    0.000563    0.521847 ^ sine_out[30] (out)
                                              0.521847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.521847   data arrival time
---------------------------------------------------------------------------------------------
                                              1.271847   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021107    0.003053    0.350047 v _181_/A (sg13g2_and2_1)
     4    0.016318    0.040279    0.065322    0.415369 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040332    0.001057    0.416426 v _184_/B1 (sg13g2_a21oi_1)
     1    0.008388    0.044926    0.046994    0.463420 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.044942    0.000668    0.464088 ^ output25/A (sg13g2_buf_1)
     1    0.009132    0.030545    0.059190    0.523278 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.030558    0.000582    0.523860 ^ sine_out[29] (out)
                                              0.523860   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.523860   data arrival time
---------------------------------------------------------------------------------------------
                                              1.273860   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021107    0.003053    0.350047 v _181_/A (sg13g2_and2_1)
     4    0.016318    0.040279    0.065322    0.415369 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040335    0.001098    0.416467 v _187_/B1 (sg13g2_o21ai_1)
     1    0.011012    0.045847    0.049299    0.465766 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045884    0.001056    0.466821 ^ output28/A (sg13g2_buf_1)
     1    0.008633    0.029354    0.058567    0.525388 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.029365    0.000544    0.525932 ^ sine_out[31] (out)
                                              0.525932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.525932   data arrival time
---------------------------------------------------------------------------------------------
                                              1.275932   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000290    0.218212 v _236_/B (sg13g2_nand3_1)
     2    0.009221    0.032472    0.036774    0.254986 ^ _236_/Y (sg13g2_nand3_1)
                                                         _061_ (net)
                      0.032476    0.000292    0.255278 ^ _237_/B (sg13g2_nand2_1)
     1    0.004905    0.028891    0.040081    0.295360 v _237_/Y (sg13g2_nand2_1)
                                                         _062_ (net)
                      0.028895    0.000321    0.295681 v _238_/C (sg13g2_nand3_1)
     1    0.006020    0.025508    0.035387    0.331068 ^ _238_/Y (sg13g2_nand3_1)
                                                         _063_ (net)
                      0.025551    0.000842    0.331910 ^ _239_/C (sg13g2_and3_1)
     1    0.004031    0.023819    0.080161    0.412072 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.023819    0.000161    0.412233 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008645    0.044544    0.059313    0.471546 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.044558    0.000618    0.472163 v output4/A (sg13g2_buf_1)
     1    0.008148    0.024048    0.056793    0.528956 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.024062    0.000526    0.529482 v sine_out[0] (out)
                                              0.529482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.529482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.279482   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027209    0.002638    0.356694 ^ _168_/A (sg13g2_nor2_1)
     2    0.007938    0.025957    0.032750    0.389444 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.025974    0.000505    0.389949 v _169_/B (sg13g2_nand2_1)
     1    0.003917    0.019590    0.026784    0.416733 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.019591    0.000155    0.416888 ^ _170_/B (sg13g2_nand2_1)
     1    0.011686    0.052956    0.056249    0.473137 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.052979    0.000897    0.474033 v output20/A (sg13g2_buf_1)
     1    0.007532    0.023112    0.058551    0.532585 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.023113    0.000195    0.532780 v sine_out[24] (out)
                                              0.532780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.532780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.282780   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027209    0.002638    0.356694 ^ _168_/A (sg13g2_nor2_1)
     2    0.007938    0.025957    0.032750    0.389444 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.025970    0.000446    0.389890 v _171_/B (sg13g2_nand2_1)
     1    0.003699    0.020905    0.026366    0.416255 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.020905    0.000146    0.416401 ^ _172_/B (sg13g2_nand2_1)
     1    0.015362    0.067263    0.066954    0.483356 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.067302    0.001334    0.484690 v output21/A (sg13g2_buf_1)
     1    0.007562    0.023638    0.063059    0.547748 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.023639    0.000196    0.547944 v sine_out[25] (out)
                                              0.547944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.547944   data arrival time
---------------------------------------------------------------------------------------------
                                              1.297944   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015527    0.046054    0.131888    0.236463 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046090    0.001177    0.237640 ^ fanout72/A (sg13g2_buf_8)
     8    0.040816    0.022707    0.059561    0.297201 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024567    0.004877    0.302079 ^ _142_/B (sg13g2_or2_1)
     7    0.037308    0.100622    0.104929    0.407008 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100760    0.003046    0.410054 ^ _143_/B (sg13g2_nor2_1)
     2    0.007563    0.024447    0.048758    0.458812 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024472    0.000450    0.459262 v _147_/A (sg13g2_nand2_1)
     2    0.008437    0.029411    0.031758    0.491021 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.029451    0.000850    0.491871 ^ _149_/B (sg13g2_nand2_1)
     1    0.005613    0.031173    0.041272    0.533143 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.031203    0.000742    0.533885 v output10/A (sg13g2_buf_1)
     1    0.007567    0.022474    0.051834    0.585719 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.022475    0.000196    0.585916 v sine_out[15] (out)
                                              0.585916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.585916   data arrival time
---------------------------------------------------------------------------------------------
                                              1.335915   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015527    0.046054    0.131888    0.236463 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046090    0.001177    0.237640 ^ fanout72/A (sg13g2_buf_8)
     8    0.040816    0.022707    0.059561    0.297201 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024567    0.004877    0.302079 ^ _142_/B (sg13g2_or2_1)
     7    0.037308    0.100622    0.104929    0.407008 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100760    0.003046    0.410054 ^ _143_/B (sg13g2_nor2_1)
     2    0.007563    0.024447    0.048758    0.458812 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024472    0.000445    0.459258 v _144_/B (sg13g2_nand2_1)
     2    0.010739    0.035890    0.039177    0.498435 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.035905    0.000599    0.499035 ^ _145_/B (sg13g2_nand2_1)
     1    0.006137    0.033766    0.044595    0.543630 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.033787    0.000382    0.544012 v output9/A (sg13g2_buf_1)
     1    0.007565    0.022554    0.052635    0.596647 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.022556    0.000197    0.596844 v sine_out[14] (out)
                                              0.596844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.596844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.346844   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000474    0.738461 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008290    0.060035    0.086416    0.824876 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.060037    0.000415    0.825292 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004587    0.057593    0.073871    0.899162 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.057593    0.000319    0.899482 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003965    0.038154    0.050264    0.949746 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.038154    0.000301    0.950046 v _273_/A (sg13g2_nor2_1)
     1    0.004777    0.039525    0.046897    0.996944 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.039533    0.000365    0.997308 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008029    0.053915    0.054659    1.051967 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053928    0.000750    1.052718 v output15/A (sg13g2_buf_1)
     1    0.008619    0.025268    0.060488    1.113206 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.025283    0.000557    1.113763 v sine_out[1] (out)
                                              1.113763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.113763   data arrival time
---------------------------------------------------------------------------------------------
                                              2.636238   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000474    0.738461 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008290    0.060035    0.086416    0.824876 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.060036    0.000382    0.825258 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004378    0.059065    0.069353    0.894611 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.059066    0.000321    0.894932 ^ _239_/B (sg13g2_and3_1)
     1    0.004031    0.024570    0.088004    0.982936 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024570    0.000161    0.983097 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008645    0.061885    0.059552    1.042649 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061916    0.000618    1.043266 v output4/A (sg13g2_buf_1)
     1    0.008148    0.024599    0.062207    1.105473 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.024612    0.000526    1.105999 v sine_out[0] (out)
                                              1.105999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.105999   data arrival time
---------------------------------------------------------------------------------------------
                                              2.644001   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000534    0.738520 ^ _185_/B (sg13g2_nor2_2)
     5    0.024331    0.055962    0.076465    0.814986 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.056052    0.001768    0.816754 v _189_/A2 (sg13g2_o21ai_1)
     1    0.011193    0.097313    0.100327    0.917080 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.097327    0.000910    0.917991 ^ output29/A (sg13g2_buf_1)
     1    0.008202    0.029965    0.073952    0.991943 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.029976    0.000532    0.992475 ^ sine_out[32] (out)
                                              0.992475   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.992475   data arrival time
---------------------------------------------------------------------------------------------
                                              2.757525   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000534    0.738520 ^ _185_/B (sg13g2_nor2_2)
     5    0.024331    0.055962    0.076465    0.814986 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.056054    0.001790    0.816775 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007904    0.061088    0.073435    0.890210 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.061099    0.000613    0.890823 ^ output27/A (sg13g2_buf_1)
     1    0.009066    0.030879    0.064201    0.955024 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.030891    0.000563    0.955587 ^ sine_out[30] (out)
                                              0.955587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.955587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794413   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000534    0.738520 ^ _185_/B (sg13g2_nor2_2)
     5    0.024331    0.055962    0.076465    0.814986 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.056023    0.001463    0.816449 v _278_/B (sg13g2_nor2_1)
     1    0.006228    0.049735    0.053597    0.870046 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.049756    0.000373    0.870419 ^ output33/A (sg13g2_buf_1)
     1    0.008520    0.029203    0.059588    0.930007 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.029213    0.000513    0.930520 ^ sine_out[6] (out)
                                              0.930520   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.930520   data arrival time
---------------------------------------------------------------------------------------------
                                              2.819480   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004062    0.016549    0.116021    0.220488 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.016549    0.000123    0.220611 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009872    0.038680    0.259062    0.479673 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.038683    0.000782    0.480455 ^ fanout74/A (sg13g2_buf_8)
     8    0.052398    0.026200    0.059998    0.540454 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026971    0.003415    0.543869 ^ _132_/B (sg13g2_nand2_2)
     4    0.020147    0.051082    0.054707    0.598576 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051275    0.002524    0.601100 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024304    0.174583    0.159802    0.760902 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174606    0.001634    0.762536 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.008345    0.072170    0.097452    0.859989 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.072176    0.000663    0.860652 v output25/A (sg13g2_buf_1)
     1    0.009132    0.026829    0.067051    0.927703 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.026844    0.000581    0.928285 v sine_out[29] (out)
                                              0.928285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.928285   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821715   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000489    0.738475 ^ _147_/B (sg13g2_nand2_1)
     2    0.007975    0.053038    0.073694    0.812169 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053079    0.000788    0.812957 v _275_/B (sg13g2_nor2_1)
     1    0.004471    0.041125    0.045727    0.858684 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.041125    0.000275    0.858959 ^ output30/A (sg13g2_buf_1)
     1    0.008349    0.028509    0.056505    0.915464 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.028521    0.000542    0.916006 ^ sine_out[3] (out)
                                              0.916006   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.916006   data arrival time
---------------------------------------------------------------------------------------------
                                              2.833994   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004062    0.016549    0.116021    0.220488 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.016549    0.000123    0.220611 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009872    0.038680    0.259062    0.479673 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.038683    0.000782    0.480455 ^ fanout74/A (sg13g2_buf_8)
     8    0.052398    0.026200    0.059998    0.540454 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026971    0.003415    0.543869 ^ _132_/B (sg13g2_nand2_2)
     4    0.020147    0.051082    0.054707    0.598576 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051275    0.002524    0.601100 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024304    0.174583    0.159802    0.760902 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174626    0.002210    0.763112 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006157    0.057224    0.085755    0.848867 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.057225    0.000382    0.849249 v output17/A (sg13g2_buf_1)
     1    0.007544    0.023274    0.059893    0.909142 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.023275    0.000195    0.909337 v sine_out[21] (out)
                                              0.909337   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.909337   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840663   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000486    0.738473 ^ _171_/A (sg13g2_nand2_1)
     1    0.003415    0.042311    0.054998    0.793471 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.042311    0.000134    0.793605 v _172_/B (sg13g2_nand2_1)
     1    0.015405    0.052515    0.054584    0.848189 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.052567    0.001338    0.849527 ^ output21/A (sg13g2_buf_1)
     1    0.007562    0.026997    0.058804    0.908331 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.026998    0.000196    0.908527 ^ sine_out[25] (out)
                                              0.908527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.908527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.841473   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004062    0.016549    0.116021    0.220488 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.016549    0.000123    0.220611 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009872    0.038680    0.259062    0.479673 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.038683    0.000782    0.480455 ^ fanout74/A (sg13g2_buf_8)
     8    0.052398    0.026200    0.059998    0.540454 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026971    0.003415    0.543869 ^ _132_/B (sg13g2_nand2_2)
     4    0.020147    0.051082    0.054707    0.598576 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051275    0.002524    0.601100 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024304    0.174583    0.159802    0.760902 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174642    0.002601    0.763504 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004727    0.052429    0.080171    0.843675 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.052429    0.000291    0.843966 v output5/A (sg13g2_buf_1)
     1    0.008312    0.024606    0.059679    0.903645 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.024608    0.000230    0.903875 v sine_out[10] (out)
                                              0.903875   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.903875   data arrival time
---------------------------------------------------------------------------------------------
                                              2.846125   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000489    0.738475 ^ _147_/B (sg13g2_nand2_1)
     2    0.007975    0.053038    0.073694    0.812169 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053079    0.000800    0.812969 v _149_/B (sg13g2_nand2_1)
     1    0.005656    0.030589    0.037351    0.850320 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.030595    0.000750    0.851069 ^ output10/A (sg13g2_buf_1)
     1    0.007567    0.026278    0.051867    0.902936 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.026279    0.000196    0.903133 ^ sine_out[15] (out)
                                              0.903133   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.903133   data arrival time
---------------------------------------------------------------------------------------------
                                              2.846867   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006213    0.023455    0.114843    0.219333 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023455    0.000087    0.219420 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009738    0.038319    0.261855    0.481275 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038319    0.000400    0.481675 ^ fanout77/A (sg13g2_buf_8)
     8    0.054242    0.026781    0.059845    0.541521 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.028147    0.004601    0.546121 ^ _137_/B (sg13g2_nand3_1)
     5    0.026545    0.164825    0.148070    0.694191 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164860    0.001994    0.696185 v _138_/B (sg13g2_nor2_1)
     2    0.008160    0.075559    0.085772    0.781957 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.075563    0.000421    0.782378 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.005260    0.041889    0.060777    0.843155 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.041889    0.000341    0.843496 v output8/A (sg13g2_buf_1)
     1    0.007589    0.022863    0.055209    0.898705 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.022863    0.000170    0.898874 v sine_out[13] (out)
                                              0.898874   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.898874   data arrival time
---------------------------------------------------------------------------------------------
                                              2.851126   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067396    0.000510    0.678112 ^ _144_/A (sg13g2_nand2_1)
     2    0.010277    0.056101    0.064740    0.742852 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.056113    0.000678    0.743530 v _212_/B (sg13g2_nor2_1)
     2    0.013374    0.085114    0.082758    0.826288 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.085126    0.000862    0.827150 ^ output26/A (sg13g2_buf_1)
     1    0.008294    0.029804    0.070493    0.897643 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.029805    0.000224    0.897867 ^ sine_out[2] (out)
                                              0.897867   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.897867   data arrival time
---------------------------------------------------------------------------------------------
                                              2.852133   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067397    0.000578    0.678181 ^ _152_/B (sg13g2_nor2_2)
     4    0.019896    0.038006    0.048473    0.726654 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.038061    0.001120    0.727775 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004898    0.085260    0.089917    0.817692 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.085260    0.000301    0.817993 ^ output12/A (sg13g2_buf_1)
     1    0.007544    0.028054    0.069105    0.887098 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.028055    0.000195    0.887293 ^ sine_out[17] (out)
                                              0.887293   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.887293   data arrival time
---------------------------------------------------------------------------------------------
                                              2.862707   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006213    0.023455    0.114843    0.219333 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023455    0.000087    0.219420 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009738    0.038319    0.261855    0.481275 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038319    0.000400    0.481675 ^ fanout77/A (sg13g2_buf_8)
     8    0.054242    0.026781    0.059845    0.541521 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.028147    0.004601    0.546121 ^ _137_/B (sg13g2_nand3_1)
     5    0.026545    0.164825    0.148070    0.694191 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164862    0.002048    0.696240 v _156_/B (sg13g2_nand2b_1)
     2    0.010021    0.061981    0.075021    0.771261 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.061994    0.000698    0.771959 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004042    0.036191    0.053089    0.825048 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.036191    0.000256    0.825304 v output13/A (sg13g2_buf_1)
     1    0.007544    0.022590    0.053348    0.878652 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.022591    0.000195    0.878847 v sine_out[18] (out)
                                              0.878847   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.878847   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871153   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006213    0.023455    0.114843    0.219333 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023455    0.000087    0.219420 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009738    0.038319    0.261855    0.481275 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038319    0.000400    0.481675 ^ fanout77/A (sg13g2_buf_8)
     8    0.054242    0.026781    0.059845    0.541521 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.028147    0.004601    0.546121 ^ _137_/B (sg13g2_nand3_1)
     5    0.026545    0.164825    0.148070    0.694191 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164860    0.001994    0.696185 v _138_/B (sg13g2_nor2_1)
     2    0.008160    0.075559    0.085772    0.781957 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.075560    0.000248    0.782205 ^ _279_/B (sg13g2_nor2_1)
     1    0.006367    0.028969    0.039531    0.821737 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028993    0.000436    0.822173 v output34/A (sg13g2_buf_1)
     1    0.008445    0.024148    0.052446    0.874618 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.024160    0.000498    0.875117 v sine_out[7] (out)
                                              0.875117   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.875117   data arrival time
---------------------------------------------------------------------------------------------
                                              2.874883   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006213    0.023455    0.114843    0.219333 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023455    0.000087    0.219420 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009738    0.038319    0.261855    0.481275 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038319    0.000400    0.481675 ^ fanout77/A (sg13g2_buf_8)
     8    0.054242    0.026781    0.059845    0.541521 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.028147    0.004601    0.546121 ^ _137_/B (sg13g2_nand3_1)
     5    0.026545    0.164825    0.148070    0.694191 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164862    0.002048    0.696240 v _156_/B (sg13g2_nand2b_1)
     2    0.010021    0.061981    0.075021    0.771261 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.062001    0.000872    0.772132 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004665    0.033624    0.048442    0.820575 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033625    0.000335    0.820909 v output23/A (sg13g2_buf_1)
     1    0.007540    0.022500    0.052544    0.873453 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.022501    0.000195    0.873649 v sine_out[27] (out)
                                              0.873649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.873649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876351   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004062    0.016549    0.116021    0.220488 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.016549    0.000123    0.220611 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009872    0.038680    0.259062    0.479673 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.038683    0.000782    0.480455 ^ fanout74/A (sg13g2_buf_8)
     8    0.052398    0.026200    0.059998    0.540454 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026971    0.003415    0.543869 ^ _132_/B (sg13g2_nand2_2)
     4    0.020147    0.051082    0.054707    0.598576 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051275    0.002524    0.601100 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024304    0.174583    0.159802    0.760902 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174634    0.002417    0.763319 ^ _276_/B (sg13g2_nor2_1)
     1    0.004845    0.041454    0.052002    0.815322 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.041454    0.000306    0.815627 v output31/A (sg13g2_buf_1)
     1    0.008180    0.024003    0.056039    0.871666 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.024005    0.000219    0.871885 v sine_out[4] (out)
                                              0.871885   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.871885   data arrival time
---------------------------------------------------------------------------------------------
                                              2.878115   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026256    0.005115    0.550113 v _141_/A (sg13g2_or2_1)
     3    0.017377    0.047637    0.094940    0.645052 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.047639    0.000362    0.645414 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009715    0.087511    0.090385    0.735799 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.087518    0.000597    0.736396 ^ _174_/B (sg13g2_nand2_1)
     1    0.003850    0.031854    0.049587    0.785984 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.031855    0.000290    0.786274 v _175_/B (sg13g2_nand2_1)
     1    0.006311    0.028036    0.032951    0.819225 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.028038    0.000458    0.819682 ^ output22/A (sg13g2_buf_1)
     1    0.007582    0.026232    0.051102    0.870784 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.026232    0.000162    0.870947 ^ sine_out[26] (out)
                                              0.870947   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.870947   data arrival time
---------------------------------------------------------------------------------------------
                                              2.879054   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.023263    0.003117    0.607738 v _158_/B (sg13g2_nor2_1)
     3    0.015205    0.089567    0.078992    0.686730 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.089571    0.000462    0.687192 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003565    0.040696    0.059176    0.746368 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.040696    0.000141    0.746509 v _160_/B (sg13g2_nor2_1)
     1    0.008895    0.060365    0.060168    0.806678 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060373    0.000575    0.807253 ^ output14/A (sg13g2_buf_1)
     1    0.007544    0.027215    0.061237    0.868490 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.027216    0.000195    0.868685 ^ sine_out[19] (out)
                                              0.868685   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.868685   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881314   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004109    0.014679    0.116600    0.221067 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.014679    0.000124    0.221191 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009645    0.039027    0.262193    0.483384 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.039028    0.000764    0.484147 v fanout74/A (sg13g2_buf_8)
     8    0.051249    0.023787    0.062422    0.546570 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.024434    0.002938    0.549508 v _126_/A (sg13g2_inv_2)
     3    0.015468    0.026237    0.027840    0.577348 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.026286    0.000899    0.578247 ^ _161_/B (sg13g2_nand2_2)
     3    0.021818    0.053460    0.057508    0.635755 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.053500    0.001198    0.636953 v _177_/B (sg13g2_nand2_1)
     3    0.016249    0.056937    0.060953    0.697906 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.056959    0.000918    0.698824 ^ _179_/A (sg13g2_nand2_1)
     2    0.007066    0.042198    0.050865    0.749690 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042214    0.000225    0.749915 v _281_/B (sg13g2_nor2_1)
     1    0.005487    0.044002    0.047035    0.796950 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.044022    0.000717    0.797666 ^ output35/A (sg13g2_buf_1)
     1    0.008300    0.028484    0.057335    0.855001 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.028496    0.000536    0.855537 ^ sine_out[8] (out)
                                              0.855537   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.855537   data arrival time
---------------------------------------------------------------------------------------------
                                              2.894463   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006213    0.023455    0.114843    0.219333 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023455    0.000087    0.219420 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009738    0.038319    0.261855    0.481275 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038319    0.000400    0.481675 ^ fanout77/A (sg13g2_buf_8)
     8    0.054242    0.026781    0.059845    0.541521 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.028147    0.004601    0.546121 ^ _137_/B (sg13g2_nand3_1)
     5    0.026545    0.164825    0.148070    0.694191 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164850    0.001672    0.695864 v _166_/A (sg13g2_nor2_1)
     1    0.003744    0.049441    0.062929    0.758792 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.049441    0.000149    0.758941 ^ _167_/B (sg13g2_nor2_1)
     1    0.007841    0.027388    0.035840    0.794782 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.027404    0.000518    0.795300 v output19/A (sg13g2_buf_1)
     1    0.007543    0.022303    0.050612    0.845912 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.022305    0.000195    0.846107 v sine_out[23] (out)
                                              0.846107   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.846107   data arrival time
---------------------------------------------------------------------------------------------
                                              2.903893   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067397    0.000578    0.678181 ^ _152_/B (sg13g2_nor2_2)
     4    0.019896    0.038006    0.048473    0.726654 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.038016    0.000586    0.727240 v _283_/A2 (sg13g2_a21oi_1)
     1    0.005182    0.050982    0.058218    0.785459 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.050983    0.000332    0.785790 ^ output6/A (sg13g2_buf_1)
     1    0.007745    0.027384    0.058650    0.844441 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.027385    0.000200    0.844641 ^ sine_out[11] (out)
                                              0.844641   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.844641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.905359   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067397    0.000578    0.678181 ^ _152_/B (sg13g2_nor2_2)
     4    0.019896    0.038006    0.048473    0.726654 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.038056    0.001069    0.727724 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004607    0.043503    0.056054    0.783778 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.043503    0.000296    0.784075 ^ output18/A (sg13g2_buf_1)
     1    0.007544    0.026650    0.055904    0.839978 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.026651    0.000195    0.840174 ^ sine_out[22] (out)
                                              0.840174   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.840174   data arrival time
---------------------------------------------------------------------------------------------
                                              2.909826   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004109    0.014679    0.116600    0.221067 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.014679    0.000124    0.221191 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009645    0.039027    0.262193    0.483384 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.039028    0.000764    0.484147 v fanout74/A (sg13g2_buf_8)
     8    0.051249    0.023787    0.062422    0.546570 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.024434    0.002938    0.549508 v _126_/A (sg13g2_inv_2)
     3    0.015468    0.026237    0.027840    0.577348 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.026286    0.000899    0.578247 ^ _161_/B (sg13g2_nand2_2)
     3    0.021818    0.053460    0.057508    0.635755 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.053500    0.001198    0.636953 v _177_/B (sg13g2_nand2_1)
     3    0.016249    0.056937    0.060953    0.697906 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.056959    0.000918    0.698824 ^ _179_/A (sg13g2_nand2_1)
     2    0.007066    0.042198    0.050865    0.749690 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042214    0.000211    0.749901 v _180_/B (sg13g2_nand2_1)
     1    0.006226    0.029812    0.035664    0.785565 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.029814    0.000472    0.786037 ^ output24/A (sg13g2_buf_1)
     1    0.007886    0.027013    0.052064    0.838101 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.027025    0.000512    0.838613 ^ sine_out[28] (out)
                                              0.838613   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.838613   data arrival time
---------------------------------------------------------------------------------------------
                                              2.911387   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067396    0.000510    0.678112 ^ _144_/A (sg13g2_nand2_1)
     2    0.010277    0.056101    0.064740    0.742852 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.056109    0.000568    0.743421 v _145_/B (sg13g2_nand2_1)
     1    0.006180    0.032350    0.039490    0.782910 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.032351    0.000386    0.783296 ^ output9/A (sg13g2_buf_1)
     1    0.007565    0.026332    0.052419    0.835715 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.026333    0.000197    0.835912 ^ sine_out[14] (out)
                                              0.835912   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.835912   data arrival time
---------------------------------------------------------------------------------------------
                                              2.914088   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002070    0.012001    0.106744    0.210624 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.012001    0.000081    0.210705 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003195    0.026037    0.245849    0.456554 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.026037    0.000238    0.456792 v fanout62/A (sg13g2_buf_2)
     4    0.035409    0.045692    0.075102    0.531895 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.045844    0.002083    0.533978 v fanout59/A (sg13g2_buf_8)
     8    0.037179    0.020437    0.061764    0.595742 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.020953    0.002435    0.598177 v _130_/B (sg13g2_nor2_1)
     2    0.013430    0.080242    0.071544    0.669721 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.080251    0.000724    0.670445 ^ _136_/B (sg13g2_nand2b_2)
     4    0.015496    0.049857    0.060126    0.730572 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.049870    0.000630    0.731201 v _277_/A (sg13g2_nor2_1)
     1    0.004109    0.036876    0.046828    0.778029 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.036877    0.000274    0.778304 ^ output32/A (sg13g2_buf_1)
     1    0.008487    0.028732    0.055583    0.833886 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.028734    0.000235    0.834121 ^ sine_out[5] (out)
                                              0.834121   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.834121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.915879   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067396    0.000534    0.678137 ^ _169_/A (sg13g2_nand2_1)
     1    0.003633    0.031994    0.041864    0.720000 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.031994    0.000143    0.720143 v _170_/B (sg13g2_nand2_1)
     1    0.011729    0.041149    0.043571    0.763714 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.041180    0.000901    0.764615 ^ output20/A (sg13g2_buf_1)
     1    0.007532    0.026543    0.055147    0.819762 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.026544    0.000195    0.819957 ^ sine_out[24] (out)
                                              0.819957   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.819957   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930043   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002070    0.012001    0.106744    0.210624 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.012001    0.000081    0.210705 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003195    0.026037    0.245849    0.456554 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.026037    0.000238    0.456792 v fanout62/A (sg13g2_buf_2)
     4    0.035409    0.045692    0.075102    0.531895 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.045844    0.002083    0.533978 v fanout59/A (sg13g2_buf_8)
     8    0.037179    0.020437    0.061764    0.595742 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.021471    0.003617    0.599360 v _131_/B (sg13g2_or2_1)
     6    0.023359    0.057816    0.100398    0.699758 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057954    0.002032    0.701790 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003028    0.041088    0.049197    0.750986 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.041088    0.000117    0.751103 ^ output36/A (sg13g2_buf_1)
     1    0.008274    0.028325    0.056367    0.807471 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.028337    0.000529    0.807999 ^ sine_out[9] (out)
                                              0.807999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.807999   data arrival time
---------------------------------------------------------------------------------------------
                                              2.942001   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002046    0.013981    0.106789    0.210669 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.013981    0.000080    0.210749 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003263    0.023506    0.243500    0.454249 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.023506    0.000244    0.454492 ^ fanout62/A (sg13g2_buf_2)
     4    0.035939    0.054026    0.075938    0.530431 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.054137    0.002015    0.532445 ^ fanout61/A (sg13g2_buf_8)
     8    0.040078    0.023090    0.063612    0.596057 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.023329    0.001986    0.598043 ^ _181_/B (sg13g2_and2_1)
     4    0.016965    0.051689    0.082633    0.680676 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.051745    0.001143    0.681819 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.010969    0.059523    0.061280    0.743098 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.059571    0.001050    0.744148 v output28/A (sg13g2_buf_1)
     1    0.008633    0.025466    0.062296    0.806444 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.025480    0.000544    0.806988 v sine_out[31] (out)
                                              0.806988   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.806988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.943012   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002070    0.012001    0.106744    0.210624 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.012001    0.000081    0.210705 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003195    0.026037    0.245849    0.456554 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.026037    0.000238    0.456792 v fanout62/A (sg13g2_buf_2)
     4    0.035409    0.045692    0.075102    0.531895 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.045844    0.002083    0.533978 v fanout59/A (sg13g2_buf_8)
     8    0.037179    0.020437    0.061764    0.595742 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.020953    0.002435    0.598177 v _130_/B (sg13g2_nor2_1)
     2    0.013430    0.080242    0.071544    0.669721 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.080247    0.000559    0.670280 ^ _284_/A (sg13g2_and2_1)
     1    0.006478    0.027522    0.077833    0.748113 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027532    0.000404    0.748517 ^ output7/A (sg13g2_buf_1)
     1    0.007685    0.026466    0.051121    0.799639 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.026467    0.000200    0.799838 ^ sine_out[12] (out)
                                              0.799838   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.799838   data arrival time
---------------------------------------------------------------------------------------------
                                              2.950161   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004109    0.014679    0.116600    0.221067 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.014679    0.000124    0.221191 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009645    0.039027    0.262193    0.483384 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.039028    0.000764    0.484147 v fanout74/A (sg13g2_buf_8)
     8    0.051249    0.023787    0.062422    0.546570 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.024434    0.002938    0.549508 v _126_/A (sg13g2_inv_2)
     3    0.015468    0.026237    0.027840    0.577348 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.026286    0.000899    0.578247 ^ _161_/B (sg13g2_nand2_2)
     3    0.021818    0.053460    0.057508    0.635755 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.053542    0.001705    0.637460 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004934    0.046725    0.061360    0.698820 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.046726    0.000316    0.699136 ^ output16/A (sg13g2_buf_1)
     1    0.007544    0.026758    0.056923    0.756059 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026759    0.000195    0.756254 ^ sine_out[20] (out)
                                              0.756254   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.756254   data arrival time
---------------------------------------------------------------------------------------------
                                              2.993746   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002070    0.012001    0.106744    0.210624 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.012001    0.000081    0.210705 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003195    0.026037    0.245849    0.456554 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.026037    0.000238    0.456792 v fanout62/A (sg13g2_buf_2)
     4    0.035409    0.045692    0.075102    0.531895 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.045844    0.002083    0.533978 v fanout59/A (sg13g2_buf_8)
     8    0.037179    0.020437    0.061764    0.595742 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.021412    0.003499    0.599242 v _148_/B1 (sg13g2_a21oi_1)
     1    0.009920    0.073356    0.064999    0.664240 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.073397    0.000773    0.665013 ^ output11/A (sg13g2_buf_1)
     1    0.007575    0.027730    0.065427    0.730441 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.027731    0.000168    0.730609 ^ sine_out[16] (out)
                                              0.730609   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.730609   data arrival time
---------------------------------------------------------------------------------------------
                                              3.019391   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010005    0.032523    0.121658    0.225376 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.032528    0.000429    0.225805 ^ _127_/A (sg13g2_inv_1)
     1    0.004105    0.016298    0.022854    0.248660 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.016300    0.000287    0.248947 v output3/A (sg13g2_buf_1)
     1    0.007100    0.021068    0.046371    0.295317 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.021073    0.000303    0.295620 v signB (out)
                                              0.295620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.295620   data arrival time
---------------------------------------------------------------------------------------------
                                              3.454380   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010005    0.032523    0.121658    0.225376 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.032525    0.000316    0.225692 ^ output2/A (sg13g2_buf_1)
     1    0.006565    0.023898    0.050538    0.276231 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.023901    0.000274    0.276505 ^ sign (out)
                                              0.276505   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.276505   data arrival time
---------------------------------------------------------------------------------------------
                                              3.473495   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067396    0.000510    0.678112 ^ _144_/A (sg13g2_nand2_1)
     2    0.010277    0.056101    0.064740    0.742852 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.056113    0.000678    0.743530 v _212_/B (sg13g2_nor2_1)
     2    0.013374    0.085114    0.082758    0.826288 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.085122    0.000715    0.827004 ^ _213_/C (sg13g2_nand3_1)
     2    0.015604    0.107104    0.120263    0.947267 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107120    0.001080    0.948347 v _214_/B (sg13g2_xnor2_1)
     1    0.002320    0.028227    0.080069    1.028415 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028227    0.000151    1.028566 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001847    0.023423    0.250624    1.279190 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023423    0.000070    1.279260 v _300_/D (sg13g2_dfrbpq_1)
                                              1.279260   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    5.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853718   clock uncertainty
                                  0.000000    4.853718   clock reconvergence pessimism
                                 -0.070259    4.783459   library setup time
                                              4.783459   data required time
---------------------------------------------------------------------------------------------
                                              4.783459   data required time
                                             -1.279260   data arrival time
---------------------------------------------------------------------------------------------
                                              3.504199   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001924    0.011737    0.106769    0.211371 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.011737    0.000074    0.211445 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013522    0.048237    0.269792    0.481236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048260    0.000979    0.482216 v fanout57/A (sg13g2_buf_8)
     8    0.044696    0.022397    0.064505    0.546721 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023524    0.003854    0.550575 v _191_/B (sg13g2_xnor2_1)
     2    0.006450    0.040809    0.067342    0.617917 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.040821    0.000415    0.618332 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013584    0.109873    0.105902    0.724235 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.109883    0.000818    0.725052 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011338    0.072514    0.092419    0.817472 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072550    0.000654    0.818126 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011313    0.098867    0.109021    0.927147 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.098870    0.000474    0.927621 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012280    0.070994    0.090865    1.018486 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.071002    0.000591    1.019077 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006629    0.073209    0.083880    1.102957 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.073209    0.000271    1.103228 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001831    0.036994    0.068772    1.172000 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.036994    0.000068    1.172068 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.172068   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    5.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853880   clock uncertainty
                                  0.000000    4.853880   clock reconvergence pessimism
                                 -0.080577    4.773303   library setup time
                                              4.773303   data required time
---------------------------------------------------------------------------------------------
                                              4.773303   data required time
                                             -1.172068   data arrival time
---------------------------------------------------------------------------------------------
                                              3.601235   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021819    0.002761    1.121218 v _289_/A (sg13g2_inv_1)
     1    0.006927    0.024153    0.026882    1.148100 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024159    0.000287    1.148388 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    5.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853666   clock uncertainty
                                  0.000000    4.853666   clock reconvergence pessimism
                                 -0.082288    4.771378   library recovery time
                                              4.771378   data required time
---------------------------------------------------------------------------------------------
                                              4.771378   data required time
                                             -1.148388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.622990   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021870    0.002887    1.121343 v _291_/A (sg13g2_inv_1)
     1    0.006782    0.023810    0.026616    1.147959 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023816    0.000283    1.148242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148242   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    5.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853718   clock uncertainty
                                  0.000000    4.853718   clock reconvergence pessimism
                                 -0.082208    4.771511   library recovery time
                                              4.771511   data required time
---------------------------------------------------------------------------------------------
                                              4.771511   data required time
                                             -1.148242   data arrival time
---------------------------------------------------------------------------------------------
                                              3.623268   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021797    0.002704    1.121160 v _288_/A (sg13g2_inv_1)
     1    0.006124    0.022218    0.025350    1.146510 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.022223    0.000248    1.146757 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.146757   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    5.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853660   clock uncertainty
                                  0.000000    4.853660   clock reconvergence pessimism
                                 -0.081836    4.771824   library recovery time
                                              4.771824   data required time
---------------------------------------------------------------------------------------------
                                              4.771824   data required time
                                             -1.146757   data arrival time
---------------------------------------------------------------------------------------------
                                              3.625067   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022091    0.003397    1.121853 v _129_/A (sg13g2_inv_1)
     1    0.006136    0.022298    0.025438    1.147291 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.022303    0.000251    1.147542 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147542   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    5.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854521   clock uncertainty
                                  0.000000    4.854521   clock reconvergence pessimism
                                 -0.081775    4.772746   library recovery time
                                              4.772746   data required time
---------------------------------------------------------------------------------------------
                                              4.772746   data required time
                                             -1.147542   data arrival time
---------------------------------------------------------------------------------------------
                                              3.625204   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021936    0.003046    1.121502 v _290_/A (sg13g2_inv_1)
     1    0.005974    0.021882    0.025093    1.146595 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021887    0.000244    1.146840 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.146840   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    5.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853880   clock uncertainty
                                  0.000000    4.853880   clock reconvergence pessimism
                                 -0.081757    4.772124   library recovery time
                                              4.772124   data required time
---------------------------------------------------------------------------------------------
                                              4.772124   data required time
                                             -1.146840   data arrival time
---------------------------------------------------------------------------------------------
                                              3.625284   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021997    0.003189    1.121645 v _287_/A (sg13g2_inv_1)
     1    0.006174    0.022372    0.025490    1.147135 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.022377    0.000254    1.147390 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147390   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    5.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854576   clock uncertainty
                                  0.000000    4.854576   clock reconvergence pessimism
                                 -0.081792    4.772784   library recovery time
                                              4.772784   data required time
---------------------------------------------------------------------------------------------
                                              4.772784   data required time
                                             -1.147390   data arrival time
---------------------------------------------------------------------------------------------
                                              3.625395   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022068    0.003347    1.121803 v _285_/A (sg13g2_inv_1)
     1    0.005988    0.021938    0.025150    1.146953 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021943    0.000245    1.147198 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147198   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    5.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854490   clock uncertainty
                                  0.000000    4.854490   clock reconvergence pessimism
                                 -0.081691    4.772799   library recovery time
                                              4.772799   data required time
---------------------------------------------------------------------------------------------
                                              4.772799   data required time
                                             -1.147198   data arrival time
---------------------------------------------------------------------------------------------
                                              3.625601   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022015    0.003230    1.121686 v _286_/A (sg13g2_inv_1)
     1    0.006324    0.022734    0.025778    1.147464 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.022738    0.000261    1.147725 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147725   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    5.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.854467   clock uncertainty
                                  0.000000    4.854467   clock reconvergence pessimism
                                 -0.079422    4.775045   library recovery time
                                              4.775045   data required time
---------------------------------------------------------------------------------------------
                                              4.775045   data required time
                                             -1.147725   data arrival time
---------------------------------------------------------------------------------------------
                                              3.627320   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036407    0.000568    1.059176 v _292_/A (sg13g2_inv_1)
     1    0.006605    0.025916    0.029656    1.088831 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.025920    0.000276    1.089108 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.089108   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    5.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854602   clock uncertainty
                                  0.000000    4.854602   clock reconvergence pessimism
                                 -0.082620    4.771983   library recovery time
                                              4.771983   data required time
---------------------------------------------------------------------------------------------
                                              4.771983   data required time
                                             -1.089108   data arrival time
---------------------------------------------------------------------------------------------
                                              3.682875   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001924    0.011737    0.106769    0.211371 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.011737    0.000074    0.211445 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013522    0.048237    0.269792    0.481236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048260    0.000979    0.482216 v fanout57/A (sg13g2_buf_8)
     8    0.044696    0.022397    0.064505    0.546721 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023524    0.003854    0.550575 v _191_/B (sg13g2_xnor2_1)
     2    0.006450    0.040809    0.067342    0.617917 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.040821    0.000415    0.618332 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013584    0.109873    0.105902    0.724235 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.109883    0.000818    0.725052 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011338    0.072514    0.092419    0.817472 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072550    0.000654    0.818126 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011313    0.098867    0.109021    0.927147 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.098870    0.000474    0.927621 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012280    0.070994    0.090865    1.018486 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.070998    0.000420    1.018905 v _208_/B (sg13g2_xor2_1)
     1    0.001761    0.036291    0.072098    1.091003 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.036291    0.000129    1.091132 v _298_/D (sg13g2_dfrbpq_1)
                                              1.091132   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    5.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853666   clock uncertainty
                                  0.000000    4.853666   clock reconvergence pessimism
                                 -0.073708    4.779957   library setup time
                                              4.779957   data required time
---------------------------------------------------------------------------------------------
                                              4.779957   data required time
                                             -1.091132   data arrival time
---------------------------------------------------------------------------------------------
                                              3.688825   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024556    0.005303    0.609924 v _140_/A (sg13g2_nor2_2)
     5    0.021510    0.067390    0.067679    0.677603 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067396    0.000510    0.678112 ^ _144_/A (sg13g2_nand2_1)
     2    0.010277    0.056101    0.064740    0.742852 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.056113    0.000678    0.743530 v _212_/B (sg13g2_nor2_1)
     2    0.013374    0.085114    0.082758    0.826288 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.085122    0.000715    0.827004 ^ _213_/C (sg13g2_nand3_1)
     2    0.015604    0.107104    0.120263    0.947267 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107115    0.000874    0.948141 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005207    0.057924    0.051014    0.999155 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.057925    0.000341    0.999495 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.016553    0.023445    1.022940 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016554    0.000071    1.023011 v _301_/D (sg13g2_dfrbpq_1)
                                              1.023011   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    5.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854602   clock uncertainty
                                  0.000000    4.854602   clock reconvergence pessimism
                                 -0.068283    4.786319   library setup time
                                              4.786319   data required time
---------------------------------------------------------------------------------------------
                                              4.786319   data required time
                                             -1.023011   data arrival time
---------------------------------------------------------------------------------------------
                                              3.763308   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001924    0.011737    0.106769    0.211371 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.011737    0.000074    0.211445 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013522    0.048237    0.269792    0.481236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048260    0.000979    0.482216 v fanout57/A (sg13g2_buf_8)
     8    0.044696    0.022397    0.064505    0.546721 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023524    0.003854    0.550575 v _191_/B (sg13g2_xnor2_1)
     2    0.006450    0.040809    0.067342    0.617917 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.040821    0.000415    0.618332 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013584    0.109873    0.105902    0.724235 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.109883    0.000818    0.725052 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011338    0.072514    0.092419    0.817472 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072550    0.000654    0.818126 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011313    0.098867    0.109021    0.927147 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.098869    0.000400    0.927547 ^ _204_/B (sg13g2_xor2_1)
     1    0.002503    0.038006    0.081457    1.009003 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038006    0.000096    1.009099 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.009099   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    5.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853660   clock uncertainty
                                  0.000000    4.853660   clock reconvergence pessimism
                                 -0.080824    4.772836   library setup time
                                              4.772836   data required time
---------------------------------------------------------------------------------------------
                                              4.772836   data required time
                                             -1.009099   data arrival time
---------------------------------------------------------------------------------------------
                                              3.763737   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001924    0.011737    0.106769    0.211371 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.011737    0.000074    0.211445 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013522    0.048237    0.269792    0.481236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048260    0.000979    0.482216 v fanout57/A (sg13g2_buf_8)
     8    0.044696    0.022397    0.064505    0.546721 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023524    0.003854    0.550575 v _191_/B (sg13g2_xnor2_1)
     2    0.006450    0.040809    0.067342    0.617917 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.040818    0.000334    0.618251 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006436    0.032170    0.267569    0.885819 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.032188    0.000482    0.886301 v _192_/B (sg13g2_xnor2_1)
     1    0.002463    0.026386    0.058876    0.945177 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026386    0.000088    0.945265 v _294_/D (sg13g2_dfrbpq_1)
                                              0.945265   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    5.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854490   clock uncertainty
                                  0.000000    4.854490   clock reconvergence pessimism
                                 -0.070920    4.783570   library setup time
                                              4.783570   data required time
---------------------------------------------------------------------------------------------
                                              4.783570   data required time
                                             -0.945265   data arrival time
---------------------------------------------------------------------------------------------
                                              3.838305   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001924    0.011737    0.106769    0.211371 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.011737    0.000074    0.211445 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013522    0.048237    0.269792    0.481236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048260    0.000979    0.482216 v fanout57/A (sg13g2_buf_8)
     8    0.044696    0.022397    0.064505    0.546721 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023524    0.003854    0.550575 v _191_/B (sg13g2_xnor2_1)
     2    0.006450    0.040809    0.067342    0.617917 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.040821    0.000415    0.618332 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013584    0.109873    0.105902    0.724235 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.109883    0.000818    0.725052 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011338    0.072514    0.092419    0.817472 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072552    0.000715    0.818186 v _200_/A (sg13g2_xor2_1)
     1    0.002510    0.038761    0.075776    0.893962 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.038761    0.000153    0.894115 v _296_/D (sg13g2_dfrbpq_1)
                                              0.894115   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    5.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854576   clock uncertainty
                                  0.000000    4.854576   clock reconvergence pessimism
                                 -0.074237    4.780339   library setup time
                                              4.780339   data required time
---------------------------------------------------------------------------------------------
                                              4.780339   data required time
                                             -0.894115   data arrival time
---------------------------------------------------------------------------------------------
                                              3.886224   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001924    0.011737    0.106769    0.211371 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.011737    0.000074    0.211445 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013522    0.048237    0.269792    0.481236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048260    0.000979    0.482216 v fanout57/A (sg13g2_buf_8)
     8    0.044696    0.022397    0.064505    0.546721 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023524    0.003854    0.550575 v _191_/B (sg13g2_xnor2_1)
     2    0.006450    0.040809    0.067342    0.617917 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.040821    0.000415    0.618332 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013584    0.109873    0.105902    0.724235 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.109884    0.000866    0.725100 ^ _196_/A (sg13g2_xor2_1)
     1    0.001697    0.037426    0.084694    0.809794 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.037426    0.000066    0.809860 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.809860   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    5.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.854467   clock uncertainty
                                  0.000000    4.854467   clock reconvergence pessimism
                                 -0.078241    4.776226   library setup time
                                              4.776226   data required time
---------------------------------------------------------------------------------------------
                                              4.776226   data required time
                                             -0.809860   data arrival time
---------------------------------------------------------------------------------------------
                                              3.966366   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.011576    0.106623    0.211144 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011577    0.000071    0.211215 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009730    0.039225    0.260854    0.472069 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039226    0.000788    0.472856 v fanout79/A (sg13g2_buf_8)
     7    0.048241    0.022874    0.062308    0.535165 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.023316    0.002435    0.537599 v _128_/A (sg13g2_inv_2)
     5    0.026964    0.040662    0.038331    0.575930 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040662    0.000065    0.575995 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.575995   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    5.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    5.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    5.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.854521   clock uncertainty
                                  0.000000    4.854521   clock reconvergence pessimism
                                 -0.081391    4.773130   library setup time
                                              4.773130   data required time
---------------------------------------------------------------------------------------------
                                              4.773130   data required time
                                             -0.575995   data arrival time
---------------------------------------------------------------------------------------------
                                              4.197135   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021819    0.002761    1.121218 v _289_/A (sg13g2_inv_1)
     1    0.006927    0.024153    0.026882    1.148100 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024159    0.000287    1.148388 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015625    0.020944    0.009370    5.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    5.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    5.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001533    5.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    5.103227 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    5.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.853666   clock uncertainty
                                  0.000000    4.853666   clock reconvergence pessimism
                                 -0.082288    4.771378   library recovery time
                                              4.771378   data required time
---------------------------------------------------------------------------------------------
                                              4.771378   data required time
                                             -1.148388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.622990   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000088    0.218011 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009512    0.038704    0.264253    0.482263 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.038704    0.000391    0.482654 v fanout77/A (sg13g2_buf_8)
     8    0.053589    0.024452    0.062343    0.544998 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025459    0.003692    0.548690 v fanout76/A (sg13g2_buf_8)
     8    0.047953    0.022393    0.055931    0.604621 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024445    0.005145    0.609765 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018770    0.139624    0.128221    0.737986 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.139627    0.000474    0.738461 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008290    0.060035    0.086416    0.824876 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.060037    0.000415    0.825292 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004587    0.057593    0.073871    0.899162 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.057593    0.000319    0.899482 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003965    0.038154    0.050264    0.949746 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.038154    0.000301    0.950046 v _273_/A (sg13g2_nor2_1)
     1    0.004777    0.039525    0.046897    0.996944 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.039533    0.000365    0.997308 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008029    0.053915    0.054659    1.051967 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053928    0.000750    1.052718 v output15/A (sg13g2_buf_1)
     1    0.008619    0.025268    0.060488    1.113206 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.025283    0.000557    1.113763 v sine_out[1] (out)
                                              1.113763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.113763   data arrival time
---------------------------------------------------------------------------------------------
                                              2.636238   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.139735e-04 0.000000e+00 9.525395e-09 1.139831e-04  57.6%
Combinational        1.430092e-06 1.990781e-06 8.920376e-08 3.510077e-06   1.8%
Clock                5.602771e-05 2.369831e-05 6.957449e-07 8.042177e-05  40.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.714314e-04 2.568909e-05 7.944738e-07 1.979149e-04 100.0%
                            86.6%        13.0%         0.4%
%OL_METRIC_F power__internal__total 0.0001714313548291102
%OL_METRIC_F power__switching__total 2.568909440014977e-5
%OL_METRIC_F power__leakage__total 7.944738058540679e-7
%OL_METRIC_F power__total 0.0001979149237740785

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.2509423295743771
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.103660 source latency _297_/CLK ^
-0.104602 target latency _301_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250942 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.2509423295743771
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.104602 source latency _301_/CLK ^
-0.103660 target latency _297_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250942 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.12148030147885042
nom_fast_1p32V_m40C: 0.12148030147885042
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.636237525117409
nom_fast_1p32V_m40C: 2.636237525117409
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.121480
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.504199
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.103660         network latency _297_/CLK
        0.104602 network latency _301_/CLK
---------------
0.103660 0.104602 latency
        0.000942 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.106141         network latency _297_/CLK
        0.106934 network latency _301_/CLK
---------------
0.106141 0.106934 latency
        0.000792 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.50 fmax = 668.54
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
