
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102361                       # Number of seconds simulated
sim_ticks                                102360905766                       # Number of ticks simulated
final_tick                               629354803044                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101611                       # Simulator instruction rate (inst/s)
host_op_rate                                   128027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4720244                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890244                       # Number of bytes of host memory used
host_seconds                                 21685.51                       # Real time elapsed on the host
sim_insts                                  2203496038                       # Number of instructions simulated
sim_ops                                    2776329569                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4321536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1045888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5371008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1177216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1177216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        33762                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8171                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41961                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9197                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9197                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42218618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10217651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                52471282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11500641                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11500641                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11500641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42218618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10217651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63971923                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245469799                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21938157                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17773212                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014301                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8993087                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283195                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465182                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91401                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185615989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121924438                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21938157                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10748377                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26710220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6164192                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4756112                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11617203                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221187573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194477353     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484720      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958648      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593923      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994646      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554064      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186592      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742317      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13195310      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221187573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089372                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.496698                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183527474                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6904946                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26603266                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        88369                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4063512                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3781874                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42311                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149517688                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76127                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4063512                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184032371                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1831890                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3617699                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26155812                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1486283                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149381460                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32661                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277632                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       537673                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       230457                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210154603                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697042215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697042215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39459085                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36811                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20263                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4740824                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14517809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7211908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134839                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599522                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148315282                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139371125                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       144927                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24677109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51287003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3711                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221187573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630104                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301388                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161096546     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25757802     11.65%     84.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12492841      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8336132      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7725519      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592985      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677359      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379022      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129367      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221187573                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400572     59.36%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136265     20.19%     79.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137951     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117058807     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113191      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13027616      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7154977      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139371125                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567773                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             674788                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004842                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500749536                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173029646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135791309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140045913                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351350                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3283872                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       186182                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4063512                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1107874                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148352061                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10140                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14517809                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7211908                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20245                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236424                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136826698                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576434                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2544425                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19730165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19401624                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7153731                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557407                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135791840                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135791309                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80422933                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221963305                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.553189                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362325                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25544209                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016880                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217124061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370195                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165551888     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24270443     11.18%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601215      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018729      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358958      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713245      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322012      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954374      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333197      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217124061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333197                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363144456                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300770794                       # The number of ROB writes
system.switch_cpus0.timesIdled                3012803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24282226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.454698                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.454698                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.407382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.407382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616324898                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189122544                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138094769                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245469799                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21862703                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17942993                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2037537                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8938048                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8588463                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2175759                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95607                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195699688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120022028                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21862703                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10764222                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25871183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5672720                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6990310                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11836265                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2028496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232178700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.633783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.994668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206307517     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1944555      0.84%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3495182      1.51%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2059118      0.89%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1690849      0.73%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1481363      0.64%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          832895      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2066678      0.89%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12300543      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232178700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089065                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194066187                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8636153                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25795628                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63421                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3617305                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3591038                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147088219                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3617305                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194371853                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         674613                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7061945                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25536651                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       916328                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147035007                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97950                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       528138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    207182340                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    682415091                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    682415091                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175789048                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31393254                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34977                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17512                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2632696                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13614995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7362293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71683                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1678219                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145895343                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34978                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139022156                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        61400                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17426739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36118137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    232178700                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598772                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.286438                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174288662     75.07%     75.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23031964      9.92%     84.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12054925      5.19%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8514914      3.67%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8490167      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3027154      1.30%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2328289      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       271572      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       171053      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232178700                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50901     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164715     44.45%     58.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154954     41.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117293957     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1909207      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17465      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12457826      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7343701      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139022156                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566351                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             370570                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    510654982                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    163357302                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136658858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139392726                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       283525                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2192125                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98125                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3617305                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         471460                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55499                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145930321                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        84149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13614995                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7362293                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17512                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46024                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1171334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1066521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2237855                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137449041                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12366783                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1573115                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19710480                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19469726                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7343697                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559943                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136658918                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136658858                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79967009                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217784048                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.556724                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367185                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102209211                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125987716                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19942834                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2054835                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228561395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551220                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.402585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177127961     77.50%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25084811     10.98%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9625119      4.21%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5070092      2.22%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4301046      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2046926      0.90%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       964132      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1511679      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2829629      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228561395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102209211                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125987716                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18687032                       # Number of memory references committed
system.switch_cpus1.commit.loads             11422868                       # Number of loads committed
system.switch_cpus1.commit.membars              17466                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18279405                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113421573                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2605870                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2829629                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371662316                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295478436                       # The number of ROB writes
system.switch_cpus1.timesIdled                2882361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13291099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102209211                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125987716                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102209211                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.401641                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.401641                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416382                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416382                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618058673                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190904565                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136266515                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34932                       # number of misc regfile writes
system.l20.replacements                         33779                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          154536                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35827                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.313395                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.289151                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.796494                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1680.634243                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           358.280111                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.820622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.174941                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39672                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39672                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8446                       # number of Writeback hits
system.l20.Writeback_hits::total                 8446                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39672                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39672                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39672                       # number of overall hits
system.l20.overall_hits::total                  39672                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        33762                       # number of ReadReq misses
system.l20.ReadReq_misses::total                33775                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        33762                       # number of demand (read+write) misses
system.l20.demand_misses::total                 33775                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        33762                       # number of overall misses
system.l20.overall_misses::total                33775                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2595857                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6979397747                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6981993604                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2595857                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6979397747                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6981993604                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2595857                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6979397747                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6981993604                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73434                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73447                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8446                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8446                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73434                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73447                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73434                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73447                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.459760                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.459855                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.459760                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.459855                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.459760                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.459855                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206723.468604                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206720.758075                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206723.468604                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206720.758075                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206723.468604                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206720.758075                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4780                       # number of writebacks
system.l20.writebacks::total                     4780                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        33762                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           33775                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        33762                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            33775                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        33762                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           33775                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1816060                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4954864671                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4956680731                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1816060                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4954864671                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4956680731                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1816060                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4954864671                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4956680731                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.459760                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.459855                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.459760                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.459855                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.459760                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.459855                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139696.923077                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146758.624222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146755.906173                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139696.923077                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146758.624222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146755.906173                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139696.923077                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146758.624222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146755.906173                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8187                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          198883                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10235                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.431656                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           35.504756                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.178968                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1386.533130                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           623.783145                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017336                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001064                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.677018                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.304582                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        25420                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  25420                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8080                       # number of Writeback hits
system.l21.Writeback_hits::total                 8080                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        25420                       # number of demand (read+write) hits
system.l21.demand_hits::total                   25420                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        25420                       # number of overall hits
system.l21.overall_hits::total                  25420                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8171                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8186                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8171                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8186                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8171                       # number of overall misses
system.l21.overall_misses::total                 8186                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2980199                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1671433996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1674414195                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2980199                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1671433996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1674414195                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2980199                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1671433996                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1674414195                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33591                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33606                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8080                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8080                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33591                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33606                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33591                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33606                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243250                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243587                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243250                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243587                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243250                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243587                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 198679.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204556.846898                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204546.078060                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 198679.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204556.846898                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204546.078060                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 198679.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204556.846898                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204546.078060                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4417                       # number of writebacks
system.l21.writebacks::total                     4417                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8171                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8186                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8171                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8186                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8171                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8186                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2079505                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1179801549                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1181881054                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2079505                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1179801549                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1181881054                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2079505                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1179801549                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1181881054                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243250                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243587                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243250                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243587                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243250                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243587                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138633.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144388.881287                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144378.335451                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138633.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144388.881287                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144378.335451                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138633.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144388.881287                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144378.335451                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996679                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011624811                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060335.663951                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996679                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11617187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11617187                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11617187                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11617187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11617187                       # number of overall hits
system.cpu0.icache.overall_hits::total       11617187                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3206387                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3206387                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3206387                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3206387                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3206387                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3206387                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11617203                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11617203                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11617203                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11617203                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11617203                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11617203                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200399.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200399.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200399.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2703757                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2703757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2703757                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207981.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73434                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179481010                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73690                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.622337                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.036290                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.963710                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902486                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097514                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416433                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19984                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19984                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16409091                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16409091                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16409091                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16409091                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182696                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25594864248                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25594864248                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25594864248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25594864248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25594864248                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25594864248                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591787                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591787                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591787                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591787                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019033                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019033                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011011                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011011                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011011                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011011                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140095.372904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140095.372904                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 140095.372904                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 140095.372904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 140095.372904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 140095.372904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8446                       # number of writebacks
system.cpu0.dcache.writebacks::total             8446                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109262                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109262                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109262                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73434                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73434                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73434                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9856608110                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9856608110                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9856608110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9856608110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9856608110                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9856608110                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134224.039410                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134224.039410                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 134224.039410                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 134224.039410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 134224.039410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 134224.039410                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996943                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013130723                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197680.527115                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996943                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11836248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11836248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11836248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11836248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11836248                       # number of overall hits
system.cpu1.icache.overall_hits::total       11836248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3605229                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3605229                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3605229                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3605229                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3605229                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3605229                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11836265                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11836265                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11836265                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11836265                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11836265                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11836265                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 212072.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 212072.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 212072.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 212072.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 212072.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 212072.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3105854                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3105854                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3105854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3105854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3105854                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3105854                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207056.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207056.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207056.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207056.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207056.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207056.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33591                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162924104                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33847                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4813.546370                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.246848                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.753152                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903308                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096692                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9216018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9216018                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7229233                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7229233                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17498                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17498                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16445251                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16445251                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16445251                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16445251                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86533                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86533                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86533                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86533                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86533                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86533                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9034565330                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9034565330                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9034565330                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9034565330                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9034565330                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9034565330                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9302551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9302551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7229233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7229233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16531784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16531784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16531784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16531784                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009302                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009302                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104406.010770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104406.010770                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104406.010770                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104406.010770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104406.010770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104406.010770                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8080                       # number of writebacks
system.cpu1.dcache.writebacks::total             8080                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52942                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52942                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33591                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33591                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3395178041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3395178041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3395178041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3395178041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3395178041                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3395178041                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101074.038909                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101074.038909                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101074.038909                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101074.038909                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101074.038909                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101074.038909                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
