#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002515f4b4750 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002515f4ecbf0 .scope module, "com_tb" "com_tb" 3 4;
 .timescale -9 -12;
v000002515f54a390_0 .var "clk_in", 0 0;
v000002515f54ae30_0 .var "rst_in", 0 0;
v000002515f54a1b0_0 .var "tabulate_in", 0 0;
v000002515f5498f0_0 .var "valid_in", 0 0;
v000002515f549710_0 .net "valid_out", 0 0, v000002515f549670_0;  1 drivers
v000002515f54b1f0_0 .var "x_in", 10 0;
v000002515f54a610_0 .net "x_out", 10 0, v000002515f54a430_0;  1 drivers
v000002515f54a750_0 .var "y_in", 9 0;
v000002515f54b010_0 .net "y_out", 9 0, v000002515f54a2f0_0;  1 drivers
S_000002515f4ecd80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 48, 3 48 0, S_000002515f4ecbf0;
 .timescale -9 -12;
v000002515f4b1220_0 .var/2s "i", 31 0;
S_000002515f4bc370 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 62, 3 62 0, S_000002515f4ecbf0;
 .timescale -9 -12;
v000002515f4b0fa0_0 .var/2s "i", 31 0;
S_000002515f4bc500 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 75, 3 75 0, S_000002515f4ecbf0;
 .timescale -9 -12;
v000002515f4b08c0_0 .var/2s "i", 31 0;
S_000002515f482510 .scope module, "uut" "center_of_mass" 3 17, 4 4 0, S_000002515f4ecbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
L_000002515f4aeca0 .functor AND 1, L_000002515f549b70, L_000002515f549e90, C4<1>, C4<1>;
L_000002515f4ae920 .functor AND 1, L_000002515f4aeca0, L_000002515f54a7f0, C4<1>, C4<1>;
L_000002515f4ae990 .functor AND 1, L_000002515f54aa70, L_000002515f55e390, C4<1>, C4<1>;
L_000002515f4ae6f0 .functor AND 1, L_000002515f4ae990, L_000002515f55e430, C4<1>, C4<1>;
v000002515f547e60_0 .net *"_ivl_1", 0 0, L_000002515f5497b0;  1 drivers
v000002515f5480e0_0 .net *"_ivl_11", 0 0, L_000002515f549c10;  1 drivers
v000002515f547b40_0 .net *"_ivl_12", 31 0, L_000002515f54b150;  1 drivers
L_000002515f5e0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f548180_0 .net *"_ivl_15", 30 0, L_000002515f5e0118;  1 drivers
L_000002515f5e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f5484a0_0 .net/2u *"_ivl_16", 31 0, L_000002515f5e0160;  1 drivers
v000002515f548400_0 .net *"_ivl_18", 0 0, L_000002515f549e90;  1 drivers
v000002515f5482c0_0 .net *"_ivl_2", 31 0, L_000002515f549990;  1 drivers
v000002515f548540_0 .net *"_ivl_21", 0 0, L_000002515f4aeca0;  1 drivers
v000002515f548b80_0 .net *"_ivl_23", 0 0, L_000002515f549fd0;  1 drivers
v000002515f548360_0 .net *"_ivl_24", 31 0, L_000002515f549f30;  1 drivers
L_000002515f5e01a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f548ae0_0 .net *"_ivl_27", 30 0, L_000002515f5e01a8;  1 drivers
L_000002515f5e01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f547460_0 .net/2u *"_ivl_28", 31 0, L_000002515f5e01f0;  1 drivers
v000002515f5485e0_0 .net *"_ivl_30", 0 0, L_000002515f54a7f0;  1 drivers
v000002515f547a00_0 .net *"_ivl_33", 0 0, L_000002515f4ae920;  1 drivers
L_000002515f5e0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002515f547820_0 .net *"_ivl_37", 0 0, L_000002515f5e0238;  1 drivers
v000002515f548e00_0 .net *"_ivl_39", 0 0, L_000002515f54a890;  1 drivers
v000002515f547500_0 .net *"_ivl_40", 31 0, L_000002515f54a9d0;  1 drivers
L_000002515f5e0280 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f5475a0_0 .net *"_ivl_43", 30 0, L_000002515f5e0280;  1 drivers
L_000002515f5e02c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002515f547aa0_0 .net/2u *"_ivl_44", 31 0, L_000002515f5e02c8;  1 drivers
v000002515f547640_0 .net *"_ivl_46", 0 0, L_000002515f54aa70;  1 drivers
v000002515f547780_0 .net *"_ivl_49", 0 0, L_000002515f55d5d0;  1 drivers
L_000002515f5e0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f548900_0 .net *"_ivl_5", 30 0, L_000002515f5e0088;  1 drivers
v000002515f547be0_0 .net *"_ivl_50", 31 0, L_000002515f55cc70;  1 drivers
L_000002515f5e0310 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f548680_0 .net *"_ivl_53", 30 0, L_000002515f5e0310;  1 drivers
L_000002515f5e0358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f548720_0 .net/2u *"_ivl_54", 31 0, L_000002515f5e0358;  1 drivers
v000002515f548860_0 .net *"_ivl_56", 0 0, L_000002515f55e390;  1 drivers
v000002515f5489a0_0 .net *"_ivl_59", 0 0, L_000002515f4ae990;  1 drivers
L_000002515f5e00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002515f548cc0_0 .net/2u *"_ivl_6", 31 0, L_000002515f5e00d0;  1 drivers
v000002515f548f40_0 .net *"_ivl_61", 0 0, L_000002515f55d670;  1 drivers
v000002515f549850_0 .net *"_ivl_62", 31 0, L_000002515f55c590;  1 drivers
L_000002515f5e03a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f5493f0_0 .net *"_ivl_65", 30 0, L_000002515f5e03a0;  1 drivers
L_000002515f5e03e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002515f549350_0 .net/2u *"_ivl_66", 31 0, L_000002515f5e03e8;  1 drivers
v000002515f549ad0_0 .net *"_ivl_68", 0 0, L_000002515f55e430;  1 drivers
v000002515f549d50_0 .net *"_ivl_71", 0 0, L_000002515f4ae6f0;  1 drivers
L_000002515f5e0430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002515f549df0_0 .net *"_ivl_75", 0 0, L_000002515f5e0430;  1 drivers
v000002515f549490_0 .net *"_ivl_8", 0 0, L_000002515f549b70;  1 drivers
v000002515f549a30_0 .net "clk_in", 0 0, v000002515f54a390_0;  1 drivers
v000002515f54ab10_0 .net "rst_in", 0 0, v000002515f54ae30_0;  1 drivers
v000002515f54a250_0 .var "tab", 0 0;
v000002515f5495d0_0 .net "tabulate_in", 0 0, v000002515f54a1b0_0;  1 drivers
v000002515f54b0b0_0 .var "total", 31 0;
v000002515f549530_0 .net "valid_in", 0 0, v000002515f5498f0_0;  1 drivers
v000002515f549670_0 .var "valid_out", 0 0;
v000002515f54abb0_0 .var "x_count", 31 0;
v000002515f54a110_0 .var "x_fin", 0 0;
v000002515f54a6b0_0 .net "x_in", 10 0, v000002515f54b1f0_0;  1 drivers
v000002515f54af70_0 .net "x_int", 10 0, L_000002515f55cef0;  1 drivers
v000002515f54a430_0 .var "x_out", 10 0;
v000002515f54ac50_0 .net "x_ready", 1 0, L_000002515f54a930;  1 drivers
v000002515f54a4d0_0 .net "x_state", 2 0, L_000002515f55d7b0;  1 drivers
v000002515f54a070_0 .var "y_count", 31 0;
v000002515f54a570_0 .var "y_fin", 0 0;
v000002515f54acf0_0 .net "y_in", 9 0, v000002515f54a750_0;  1 drivers
v000002515f549cb0_0 .net "y_int", 9 0, L_000002515f55dc10;  1 drivers
v000002515f54a2f0_0 .var "y_out", 9 0;
v000002515f54ad90_0 .net "y_ready", 1 0, L_000002515f55da30;  1 drivers
v000002515f54aed0_0 .net "y_state", 2 0, L_000002515f55d850;  1 drivers
L_000002515f5497b0 .part L_000002515f55d7b0, 0, 1;
L_000002515f549990 .concat [ 1 31 0 0], L_000002515f5497b0, L_000002515f5e0088;
L_000002515f549b70 .cmp/eq 32, L_000002515f549990, L_000002515f5e00d0;
L_000002515f549c10 .part L_000002515f55d7b0, 1, 1;
L_000002515f54b150 .concat [ 1 31 0 0], L_000002515f549c10, L_000002515f5e0118;
L_000002515f549e90 .cmp/eq 32, L_000002515f54b150, L_000002515f5e0160;
L_000002515f549fd0 .part L_000002515f55d7b0, 2, 1;
L_000002515f549f30 .concat [ 1 31 0 0], L_000002515f549fd0, L_000002515f5e01a8;
L_000002515f54a7f0 .cmp/eq 32, L_000002515f549f30, L_000002515f5e01f0;
L_000002515f54a930 .concat [ 1 1 0 0], L_000002515f4ae920, L_000002515f5e0238;
L_000002515f54a890 .part L_000002515f55d850, 0, 1;
L_000002515f54a9d0 .concat [ 1 31 0 0], L_000002515f54a890, L_000002515f5e0280;
L_000002515f54aa70 .cmp/eq 32, L_000002515f54a9d0, L_000002515f5e02c8;
L_000002515f55d5d0 .part L_000002515f55d850, 1, 1;
L_000002515f55cc70 .concat [ 1 31 0 0], L_000002515f55d5d0, L_000002515f5e0310;
L_000002515f55e390 .cmp/eq 32, L_000002515f55cc70, L_000002515f5e0358;
L_000002515f55d670 .part L_000002515f55d850, 2, 1;
L_000002515f55c590 .concat [ 1 31 0 0], L_000002515f55d670, L_000002515f5e03a0;
L_000002515f55e430 .cmp/eq 32, L_000002515f55c590, L_000002515f5e03e8;
L_000002515f55da30 .concat [ 1 1 0 0], L_000002515f4ae6f0, L_000002515f5e0430;
L_000002515f55cef0 .part v000002515f5478c0_0, 0, 11;
L_000002515f55d7b0 .concat8 [ 1 1 1 0], v000002515f4b0780_0, v000002515f5470a0_0, v000002515f4b0b40_0;
L_000002515f55dc10 .part v000002515f548040_0, 0, 10;
L_000002515f55d850 .concat8 [ 1 1 1 0], v000002515f5471e0_0, v000002515f5473c0_0, v000002515f5476e0_0;
S_000002515f4826a0 .scope module, "x_sum" "divider" 4 31, 5 3 0, S_000002515f482510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002515f4b4460 .param/l "DIVIDING" 1 5 14, +C4<00000000000000000000000000000001>;
P_000002515f4b4498 .param/l "RESTING" 1 5 13, +C4<00000000000000000000000000000000>;
P_000002515f4b44d0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
v000002515f4b0b40_0 .var "busy_out", 0 0;
v000002515f4b1180_0 .net "clk_in", 0 0, v000002515f54a390_0;  alias, 1 drivers
v000002515f4b0960_0 .net "data_valid_in", 0 0, v000002515f54a250_0;  1 drivers
v000002515f4b0780_0 .var "data_valid_out", 0 0;
v000002515f4b03c0_0 .var "dividend", 31 0;
v000002515f4b0640_0 .net "dividend_in", 31 0, v000002515f54abb0_0;  1 drivers
v000002515f4b0460_0 .var "divisor", 31 0;
v000002515f548ea0_0 .net "divisor_in", 31 0, v000002515f54b0b0_0;  1 drivers
v000002515f5470a0_0 .var "error_out", 0 0;
v000002515f548d60_0 .var "quotient", 31 0;
v000002515f5478c0_0 .var "quotient_out", 31 0;
v000002515f547140_0 .var "remainder_out", 31 0;
v000002515f547fa0_0 .net "rst_in", 0 0, v000002515f54ae30_0;  alias, 1 drivers
v000002515f547f00_0 .var "state", 0 0;
E_000002515f4e8000 .event posedge, v000002515f4b1180_0;
S_000002515f549060 .scope module, "y_sum" "divider" 4 40, 5 3 0, S_000002515f482510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002515f4bc740 .param/l "DIVIDING" 1 5 14, +C4<00000000000000000000000000000001>;
P_000002515f4bc778 .param/l "RESTING" 1 5 13, +C4<00000000000000000000000000000000>;
P_000002515f4bc7b0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
v000002515f5476e0_0 .var "busy_out", 0 0;
v000002515f547c80_0 .net "clk_in", 0 0, v000002515f54a390_0;  alias, 1 drivers
v000002515f547280_0 .net "data_valid_in", 0 0, v000002515f54a250_0;  alias, 1 drivers
v000002515f5471e0_0 .var "data_valid_out", 0 0;
v000002515f547320_0 .var "dividend", 31 0;
v000002515f5487c0_0 .net "dividend_in", 31 0, v000002515f54a070_0;  1 drivers
v000002515f547dc0_0 .var "divisor", 31 0;
v000002515f548a40_0 .net "divisor_in", 31 0, v000002515f54b0b0_0;  alias, 1 drivers
v000002515f5473c0_0 .var "error_out", 0 0;
v000002515f548c20_0 .var "quotient", 31 0;
v000002515f548040_0 .var "quotient_out", 31 0;
v000002515f547960_0 .var "remainder_out", 31 0;
v000002515f547d20_0 .net "rst_in", 0 0, v000002515f54ae30_0;  alias, 1 drivers
v000002515f548220_0 .var "state", 0 0;
    .scope S_000002515f4826a0;
T_0 ;
    %wait E_000002515f4e8000;
    %load/vec4 v000002515f547fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f548d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f4b03c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f4b0460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f547140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f4b0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5470a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f547f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f4b0780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002515f547f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002515f4b0960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f547f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f548d60_0, 0;
    %load/vec4 v000002515f4b0640_0;
    %assign/vec4 v000002515f4b03c0_0, 0;
    %load/vec4 v000002515f548ea0_0;
    %assign/vec4 v000002515f4b0460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f4b0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5470a0_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f4b0780_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000002515f4b03c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f547f00_0, 0;
    %load/vec4 v000002515f4b03c0_0;
    %assign/vec4 v000002515f547140_0, 0;
    %load/vec4 v000002515f548d60_0;
    %assign/vec4 v000002515f5478c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f4b0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5470a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f4b0780_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000002515f4b0460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f547f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f547140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f5478c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f4b0b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f5470a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f4b0780_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000002515f4b03c0_0;
    %load/vec4 v000002515f4b0460_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f547f00_0, 0;
    %load/vec4 v000002515f4b03c0_0;
    %assign/vec4 v000002515f547140_0, 0;
    %load/vec4 v000002515f548d60_0;
    %assign/vec4 v000002515f5478c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f4b0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5470a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f4b0780_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f547f00_0, 0;
    %load/vec4 v000002515f548d60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002515f548d60_0, 0;
    %load/vec4 v000002515f4b03c0_0;
    %load/vec4 v000002515f4b0460_0;
    %sub;
    %assign/vec4 v000002515f4b03c0_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002515f549060;
T_1 ;
    %wait E_000002515f4e8000;
    %load/vec4 v000002515f547d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f548c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f547320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f547dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f547960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5476e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5473c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f548220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5471e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002515f548220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000002515f547280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f548220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f548c20_0, 0;
    %load/vec4 v000002515f5487c0_0;
    %assign/vec4 v000002515f547320_0, 0;
    %load/vec4 v000002515f548a40_0;
    %assign/vec4 v000002515f547dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f5476e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5473c0_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5471e0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000002515f547320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f548220_0, 0;
    %load/vec4 v000002515f547320_0;
    %assign/vec4 v000002515f547960_0, 0;
    %load/vec4 v000002515f548c20_0;
    %assign/vec4 v000002515f548040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5476e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5473c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f5471e0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002515f547dc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f548220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f547960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f548040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5476e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f5473c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f5471e0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000002515f547320_0;
    %load/vec4 v000002515f547dc0_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f548220_0, 0;
    %load/vec4 v000002515f547320_0;
    %assign/vec4 v000002515f547960_0, 0;
    %load/vec4 v000002515f548c20_0;
    %assign/vec4 v000002515f548040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5476e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f5473c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f5471e0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f548220_0, 0;
    %load/vec4 v000002515f548c20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002515f548c20_0, 0;
    %load/vec4 v000002515f547320_0;
    %load/vec4 v000002515f547dc0_0;
    %sub;
    %assign/vec4 v000002515f547320_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002515f482510;
T_2 ;
    %wait E_000002515f4e8000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f549670_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002515f54a430_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002515f54a2f0_0, 0;
    %load/vec4 v000002515f54ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002515f54a430_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002515f54a2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f54abb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f54a070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f54b0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f54a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f54a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f54a250_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002515f54a250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000002515f549530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002515f54a070_0;
    %load/vec4 v000002515f54acf0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000002515f54a070_0, 0;
    %load/vec4 v000002515f54abb0_0;
    %load/vec4 v000002515f54a6b0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000002515f54abb0_0, 0;
    %load/vec4 v000002515f54b0b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002515f54b0b0_0, 0;
T_2.5 ;
    %load/vec4 v000002515f5495d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v000002515f54a070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_2.10, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002515f54abb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_2.10;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f54a250_0, 0;
T_2.7 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000002515f54abb0_0;
    %load/vec4 v000002515f54a070_0;
    %add;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f549670_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000002515f54a110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %load/vec4 v000002515f54a570_0;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f549670_0, 0;
    %load/vec4 v000002515f54af70_0;
    %assign/vec4 v000002515f54a430_0, 0;
    %load/vec4 v000002515f549cb0_0;
    %assign/vec4 v000002515f54a2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f54abb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f54a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f54a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f54a570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002515f54b0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002515f54a250_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000002515f54ac50_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f54a110_0, 0;
T_2.16 ;
    %load/vec4 v000002515f54ad90_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002515f54a570_0, 0;
T_2.18 ;
T_2.14 ;
T_2.12 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002515f4ecbf0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000002515f54a390_0;
    %nor/r;
    %store/vec4 v000002515f54a390_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002515f4ecbf0;
T_4 ;
    %vpi_call/w 3 32 "$dumpfile", "com.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002515f4ecbf0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f54a390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f54ae30_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002515f54b1f0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002515f54a750_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f54a1b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f54ae30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f54ae30_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_000002515f4ecd80;
    %jmp t_0;
    .scope S_000002515f4ecd80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002515f4b1220_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002515f4b1220_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000002515f4b1220_0;
    %pad/s 11;
    %store/vec4 v000002515f54b1f0_0, 0, 11;
    %load/vec4 v000002515f4b1220_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v000002515f54a750_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002515f4b1220_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002515f4b1220_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000002515f4ecbf0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f54a1b0_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f54a1b0_0, 0, 1;
    %fork t_3, S_000002515f4bc370;
    %jmp t_2;
    .scope S_000002515f4bc370;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002515f4b0fa0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002515f4b0fa0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v000002515f4b0fa0_0;
    %pad/s 11;
    %store/vec4 v000002515f54b1f0_0, 0, 11;
    %load/vec4 v000002515f4b0fa0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v000002515f54a750_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002515f4b0fa0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002515f4b0fa0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_000002515f4ecbf0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f54a1b0_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f54a1b0_0, 0, 1;
    %fork t_5, S_000002515f4bc500;
    %jmp t_4;
    .scope S_000002515f4bc500;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002515f4b08c0_0, 0, 32;
T_4.4 ;
    %load/vec4 v000002515f4b08c0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002515f54b1f0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002515f54a750_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002515f4b08c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002515f4b08c0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_000002515f4ecbf0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002515f5498f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002515f54a1b0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 89 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/com_tb.sv";
    "hdl/center_of_mass.sv";
    "hdl/divider.sv";
