<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >110</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >77</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >321</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >213</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thehistogram_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >264</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >264</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord</TD>
<TD >297</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >260</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x</TD>
<TD >262</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1</TD>
<TD >67</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >64</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1</TD>
<TD >11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond14_histogram2|thei_llvm_fpga_push_i1_notexitcond14_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond14_histogram2|thei_llvm_fpga_push_i1_notexitcond14_histogram1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond14_histogram2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thei_llvm_fpga_pipeline_keep_going13_histogram1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thei_llvm_fpga_pipeline_keep_going13_histogram1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thei_llvm_fpga_pipeline_keep_going13_histogram1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thehistogram_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region</TD>
<TD >264</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >234</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start</TD>
<TD >265</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >234</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thereaddata_reg_lm1_histogram0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thehistogram_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|thei_llvm_fpga_pop_i32_i_041_pop7_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|thei_llvm_fpga_pop_i32_i_041_pop7_histogram1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_masked_histogram45_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram41_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|staging_reg</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1</TD>
<TD >135</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11</TD>
<TD >104</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >36</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|staging_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >70</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >131</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1</TD>
<TD >68</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >66</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|thei_llvm_fpga_pop_i4_initerations_pop9_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|thei_llvm_fpga_pop_i4_initerations_pop9_histogram1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|staging_reg</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1</TD>
<TD >242</TD>
<TD >12</TD>
<TD >130</TD>
<TD >12</TD>
<TD >76</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30</TD>
<TD >137</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >72</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thereaddata_reg_lm43_histogram2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thereaddata_reg_lm22_histogram1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region</TD>
<TD >373</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >295</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2</TD>
<TD >376</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >298</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going_histogram4_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function</TD>
<TD >723</TD>
<TD >33</TD>
<TD >321</TD>
<TD >33</TD>
<TD >292</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst|histogram_internal</TD>
<TD >368</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst|histogram_internal_inst</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >histogram_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
