module game_regfile (
    input clk,  // clock
    input rst,  // reset
    input wr_data[16],
    input wrsel[16],
    input we,

    output current_state[16],
    output pattern[16],
    output score[16],
    output level[16],
    
    //for debug
    output debug_light

  ) {
  
  .clk(clk){
    .rst(rst){
      dff state_store[16];
      dff pattern_store[16];
      dff score_store[16];
      dff level_store[16];
      dff debug;
      }
    }
  always { 
  
    if (we){
      case(wrsel){
        16h0:pattern_store.d = wr_data;
        //16h0:pattern_store.d = 16b11;
        16h1:state_store.d = wr_data;
        16h2:score_store.d = wr_data;
        16h3:level_store.d = wr_data;
        }    
    }
    debug.d = b1;
    current_state = state_store.q;
    pattern = pattern_store.q;
    score = score_store.q;
    level = 16b0;
    debug_light = debug.q;
  }
}




