ISim log file
Running: D:\Work\FPGA\VLSI\gate2\gate2_tb_isim_par.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Work/FPGA/VLSI/gate2/gate2_tb_isim_par.wdb 
ISim O.40d (signature 0xc4ca3437)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/gate2_timesim.sdf, for root module /gate2_tb/uut/.
Finished circuit initialization process.
