EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 74xx_74LS07
#
DEF 74xx_74LS07 U 0 40 Y Y 7 L N
F0 "U" 0 50 50 H V C CNN
F1 "74xx_74LS07" 0 -50 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS SN74LS07 74LS07 SN74LS07N
$FPLIST
 SOIC*3.9x8.7mm*P1.27mm*
 TSSOP*4.4x5mm*P0.65mm*
 DIP*W7.62mm*
$ENDFPLIST
DRAW
S -200 300 200 -300 7 1 10 f
P 4 1 0 10 -150 150 -150 -150 150 0 -150 150 f
P 4 2 0 10 -150 150 -150 -150 150 0 -150 150 f
P 4 3 0 10 -150 150 -150 -150 150 0 -150 150 f
P 4 4 0 10 -150 150 -150 -150 150 0 -150 150 f
P 4 5 0 10 -150 150 -150 -150 150 0 -150 150 f
P 4 6 0 10 -150 150 -150 -150 150 0 -150 150 f
X ~ 1 -300 0 150 R 50 50 1 0 I
X ~ 2 300 0 150 L 50 50 1 0 C
X ~ 3 -300 0 150 R 50 50 2 0 I
X ~ 4 300 0 150 L 50 50 2 0 C
X ~ 5 -300 0 150 R 50 50 3 0 I
X ~ 6 300 0 150 L 50 50 3 0 C
X ~ 8 300 0 150 L 50 50 4 0 C
X ~ 9 -300 0 150 R 50 50 4 0 I
X ~ 10 300 0 150 L 50 50 5 0 C
X ~ 11 -300 0 150 R 50 50 5 0 I
X ~ 12 300 0 150 L 50 50 6 0 C
X ~ 13 -300 0 150 R 50 50 6 0 I
X VCC 14 0 500 200 D 50 50 7 0 W
X GND 7 0 -500 200 U 50 50 7 0 W
ENDDRAW
ENDDEF
#
# 74xx_74LS245
#
DEF 74xx_74LS245 U 0 40 Y Y 1 L N
F0 "U" -300 650 50 H V C CNN
F1 "74xx_74LS245" -300 -650 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS 74HC245
$FPLIST
 DIP?20*
$ENDFPLIST
DRAW
S -300 600 300 -600 1 1 10 f
P 3 1 0 0 -25 -50 -25 50 25 50 N
P 4 1 0 0 -50 -50 25 -50 25 50 50 50 N
X A->B 1 -500 -400 200 R 50 50 1 0 I
X GND 10 0 -800 200 U 50 50 1 0 W
X B7 11 500 -200 200 L 50 50 1 0 T
X B6 12 500 -100 200 L 50 50 1 0 T
X B5 13 500 0 200 L 50 50 1 0 T
X B4 14 500 100 200 L 50 50 1 0 T
X B3 15 500 200 200 L 50 50 1 0 T
X B2 16 500 300 200 L 50 50 1 0 T
X B1 17 500 400 200 L 50 50 1 0 T
X B0 18 500 500 200 L 50 50 1 0 T
X CE 19 -500 -500 200 R 50 50 1 0 I I
X A0 2 -500 500 200 R 50 50 1 0 T
X VCC 20 0 800 200 D 50 50 1 0 W
X A1 3 -500 400 200 R 50 50 1 0 T
X A2 4 -500 300 200 R 50 50 1 0 T
X A3 5 -500 200 200 R 50 50 1 0 T
X A4 6 -500 100 200 R 50 50 1 0 T
X A5 7 -500 0 200 R 50 50 1 0 T
X A6 8 -500 -100 200 R 50 50 1 0 T
X A7 9 -500 -200 200 R 50 50 1 0 T
ENDDRAW
ENDDEF
#
# Connector_Generic_Conn_2Rows-59Pins
#
DEF Connector_Generic_Conn_2Rows-59Pins J 0 40 Y N 1 F N
F0 "J" 50 1500 50 H V C CNN
F1 "Connector_Generic_Conn_2Rows-59Pins" 50 -1600 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*2Rows*Pins__*
 *FCC*2Rows*Pins__*
$ENDFPLIST
DRAW
S -50 -1495 0 -1505 1 1 6 N
S -50 -1395 0 -1405 1 1 6 N
S -50 -1295 0 -1305 1 1 6 N
S -50 -1195 0 -1205 1 1 6 N
S -50 -1095 0 -1105 1 1 6 N
S -50 -995 0 -1005 1 1 6 N
S -50 -895 0 -905 1 1 6 N
S -50 -795 0 -805 1 1 6 N
S -50 -695 0 -705 1 1 6 N
S -50 -595 0 -605 1 1 6 N
S -50 -495 0 -505 1 1 6 N
S -50 -395 0 -405 1 1 6 N
S -50 -295 0 -305 1 1 6 N
S -50 -195 0 -205 1 1 6 N
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 105 0 95 1 1 6 N
S -50 205 0 195 1 1 6 N
S -50 305 0 295 1 1 6 N
S -50 405 0 395 1 1 6 N
S -50 505 0 495 1 1 6 N
S -50 605 0 595 1 1 6 N
S -50 705 0 695 1 1 6 N
S -50 805 0 795 1 1 6 N
S -50 905 0 895 1 1 6 N
S -50 1005 0 995 1 1 6 N
S -50 1105 0 1095 1 1 6 N
S -50 1205 0 1195 1 1 6 N
S -50 1305 0 1295 1 1 6 N
S -50 1405 0 1395 1 1 6 N
S -50 1450 150 -1550 1 1 10 f
S 150 -1395 100 -1405 1 1 6 N
S 150 -1295 100 -1305 1 1 6 N
S 150 -1195 100 -1205 1 1 6 N
S 150 -1095 100 -1105 1 1 6 N
S 150 -995 100 -1005 1 1 6 N
S 150 -895 100 -905 1 1 6 N
S 150 -795 100 -805 1 1 6 N
S 150 -695 100 -705 1 1 6 N
S 150 -595 100 -605 1 1 6 N
S 150 -495 100 -505 1 1 6 N
S 150 -395 100 -405 1 1 6 N
S 150 -295 100 -305 1 1 6 N
S 150 -195 100 -205 1 1 6 N
S 150 -95 100 -105 1 1 6 N
S 150 5 100 -5 1 1 6 N
S 150 105 100 95 1 1 6 N
S 150 205 100 195 1 1 6 N
S 150 305 100 295 1 1 6 N
S 150 405 100 395 1 1 6 N
S 150 505 100 495 1 1 6 N
S 150 605 100 595 1 1 6 N
S 150 705 100 695 1 1 6 N
S 150 805 100 795 1 1 6 N
S 150 905 100 895 1 1 6 N
S 150 1005 100 995 1 1 6 N
S 150 1105 100 1095 1 1 6 N
S 150 1205 100 1195 1 1 6 N
S 150 1305 100 1295 1 1 6 N
S 150 1405 100 1395 1 1 6 N
X Pin_1 1 -200 1400 150 R 50 50 1 1 P
X Pin_10 10 300 1000 150 L 50 50 1 1 P
X Pin_11 11 -200 900 150 R 50 50 1 1 P
X Pin_12 12 300 900 150 L 50 50 1 1 P
X Pin_13 13 -200 800 150 R 50 50 1 1 P
X Pin_14 14 300 800 150 L 50 50 1 1 P
X Pin_15 15 -200 700 150 R 50 50 1 1 P
X Pin_16 16 300 700 150 L 50 50 1 1 P
X Pin_17 17 -200 600 150 R 50 50 1 1 P
X Pin_18 18 300 600 150 L 50 50 1 1 P
X Pin_19 19 -200 500 150 R 50 50 1 1 P
X Pin_2 2 300 1400 150 L 50 50 1 1 P
X Pin_20 20 300 500 150 L 50 50 1 1 P
X Pin_21 21 -200 400 150 R 50 50 1 1 P
X Pin_22 22 300 400 150 L 50 50 1 1 P
X Pin_23 23 -200 300 150 R 50 50 1 1 P
X Pin_24 24 300 300 150 L 50 50 1 1 P
X Pin_25 25 -200 200 150 R 50 50 1 1 P
X Pin_26 26 300 200 150 L 50 50 1 1 P
X Pin_27 27 -200 100 150 R 50 50 1 1 P
X Pin_28 28 300 100 150 L 50 50 1 1 P
X Pin_29 29 -200 0 150 R 50 50 1 1 P
X Pin_3 3 -200 1300 150 R 50 50 1 1 P
X Pin_30 30 300 0 150 L 50 50 1 1 P
X Pin_31 31 -200 -100 150 R 50 50 1 1 P
X Pin_32 32 300 -100 150 L 50 50 1 1 P
X Pin_33 33 -200 -200 150 R 50 50 1 1 P
X Pin_34 34 300 -200 150 L 50 50 1 1 P
X Pin_35 35 -200 -300 150 R 50 50 1 1 P
X Pin_36 36 300 -300 150 L 50 50 1 1 P
X Pin_37 37 -200 -400 150 R 50 50 1 1 P
X Pin_38 38 300 -400 150 L 50 50 1 1 P
X Pin_39 39 -200 -500 150 R 50 50 1 1 P
X Pin_4 4 300 1300 150 L 50 50 1 1 P
X Pin_40 40 300 -500 150 L 50 50 1 1 P
X Pin_41 41 -200 -600 150 R 50 50 1 1 P
X Pin_42 42 300 -600 150 L 50 50 1 1 P
X Pin_43 43 -200 -700 150 R 50 50 1 1 P
X Pin_44 44 300 -700 150 L 50 50 1 1 P
X Pin_45 45 -200 -800 150 R 50 50 1 1 P
X Pin_46 46 300 -800 150 L 50 50 1 1 P
X Pin_47 47 -200 -900 150 R 50 50 1 1 P
X Pin_48 48 300 -900 150 L 50 50 1 1 P
X Pin_49 49 -200 -1000 150 R 50 50 1 1 P
X Pin_5 5 -200 1200 150 R 50 50 1 1 P
X Pin_50 50 300 -1000 150 L 50 50 1 1 P
X Pin_51 51 -200 -1100 150 R 50 50 1 1 P
X Pin_52 52 300 -1100 150 L 50 50 1 1 P
X Pin_53 53 -200 -1200 150 R 50 50 1 1 P
X Pin_54 54 300 -1200 150 L 50 50 1 1 P
X Pin_55 55 -200 -1300 150 R 50 50 1 1 P
X Pin_56 56 300 -1300 150 L 50 50 1 1 P
X Pin_57 57 -200 -1400 150 R 50 50 1 1 P
X Pin_58 58 300 -1400 150 L 50 50 1 1 P
X Pin_59 59 -200 -1500 150 R 50 50 1 1 P
X Pin_6 6 300 1200 150 L 50 50 1 1 P
X Pin_7 7 -200 1100 150 R 50 50 1 1 P
X Pin_8 8 300 1100 150 L 50 50 1 1 P
X Pin_9 9 -200 1000 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_74LS04
#
DEF FPGA-Board-rescue_74LS04 U 0 30 Y Y 6 F N
F0 "U" 195 115 60 H V C CNN
F1 "FPGA-Board-rescue_74LS04" 190 -125 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 0 0 -150 150 -150 -150 150 0 -150 150 N
X VCC 14 -50 100 0 U 40 40 0 0 W N
X GND 7 -50 -100 0 U 40 40 0 0 W N
X ~ 1 -450 0 300 R 60 60 1 1 I
X ~ 2 450 0 300 L 60 60 1 1 O I
X ~ 3 -450 0 300 R 60 60 2 1 I
X ~ 4 450 0 300 L 60 60 2 1 O I
X ~ 5 -450 0 300 R 60 60 3 1 I
X ~ 6 450 0 300 L 60 60 3 1 O I
X ~ 8 450 0 300 L 60 60 4 1 O I
X ~ 9 -450 0 300 R 60 60 4 1 I
X ~ 10 450 0 300 L 60 60 5 1 O I
X ~ 11 -450 0 300 R 60 60 5 1 I
X ~ 12 450 0 300 L 60 60 6 1 O I
X ~ 13 -450 0 300 R 60 60 6 1 I
X ~ 1 -450 0 300 R 60 60 1 2 I I
X ~ 2 450 0 300 L 60 60 1 2 O
X ~ 3 -450 0 300 R 60 60 2 2 I I
X ~ 4 450 0 300 L 60 60 2 2 O
X ~ 5 -450 0 300 R 60 60 3 2 I I
X ~ 6 450 0 300 L 60 60 3 2 O
X ~ 8 450 0 300 L 60 60 4 2 O
X ~ 9 -450 0 300 R 60 60 4 2 I I
X ~ 10 450 0 300 L 60 60 5 2 O
X ~ 11 -450 0 300 R 60 60 5 2 I I
X ~ 12 450 0 300 L 60 60 6 2 O
X ~ 13 -450 0 300 R 60 60 6 2 I I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_74LS07N
#
DEF FPGA-Board-rescue_74LS07N U 0 30 Y Y 6 F N
F0 "U" 195 115 60 H V C CNN
F1 "FPGA-Board-rescue_74LS07N" 190 -125 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 0 0 -150 150 -150 -150 150 0 -150 150 N
X VCC 14 -50 100 0 U 40 40 0 0 W N
X GND 7 -50 -100 0 U 40 40 0 0 W N
X ~ 1 -400 0 250 R 60 60 1 1 I
X ~ 2 400 0 250 L 60 60 1 1 C
X ~ 3 -400 0 250 R 60 60 2 1 I
X ~ 4 400 0 250 L 60 60 2 1 C
X ~ 5 -400 0 250 R 60 60 3 1 I
X ~ 6 400 0 250 L 60 60 3 1 C
X ~ 8 400 0 250 L 60 60 4 1 C
X ~ 9 -400 0 250 R 60 60 4 1 I
X ~ 10 400 0 250 L 60 60 5 1 C
X ~ 11 -400 0 250 R 60 60 5 1 I
X ~ 12 400 0 250 L 60 60 6 1 C
X ~ 13 -400 0 250 R 60 60 6 1 I
X ~ 1 -450 0 300 R 60 60 1 2 I I
X ~ 2 450 0 300 L 60 60 1 2 C
X ~ 3 -450 0 300 R 60 60 2 2 I I
X ~ 4 450 0 300 L 60 60 2 2 C
X ~ 5 -450 0 300 R 60 60 3 2 I I
X ~ 6 450 0 300 L 60 60 3 2 C
X ~ 8 450 0 300 L 60 60 4 2 C
X ~ 9 -450 0 300 R 60 60 4 2 I I
X ~ 10 450 0 300 L 60 60 5 2 C
X ~ 11 -450 0 300 R 60 60 5 2 I I
X ~ 12 450 0 300 L 60 60 6 2 C
X ~ 13 -450 0 300 R 60 60 6 2 I I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_74LS125
#
DEF FPGA-Board-rescue_74LS125 U 0 30 Y Y 4 F N
F0 "U" 0 100 50 H V L BNN
F1 "FPGA-Board-rescue_74LS125" 50 -150 40 H V L TNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0 -150 150 -150 -150 150 0 -150 150 N
X VCC 14 -150 150 0 D 50 30 0 0 W N
X GND 7 -150 -150 0 U 50 30 0 0 W N
X E 1 0 -300 220 U 50 30 1 0 I I
X E 4 0 -300 220 U 50 30 2 0 I I
X E 10 0 -300 220 U 50 30 3 0 I I
X E 13 0 -300 220 U 50 30 4 0 I I
X D 2 -450 0 300 R 50 30 1 1 I
X O 3 450 0 300 L 50 30 1 1 T
X D 5 -450 0 300 R 50 30 2 1 I
X O 6 450 0 300 L 50 30 2 1 T
X O 8 450 0 300 L 50 30 3 1 T
X D 9 -450 0 300 R 50 30 3 1 I
X O 11 450 0 300 L 50 30 4 1 T
X D 12 -450 0 300 R 50 30 4 1 I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_74VLC245
#
DEF FPGA-Board-rescue_74VLC245 U 0 10 Y Y 1 F N
F0 "U" 100 575 60 H V L BNN
F1 "FPGA-Board-rescue_74VLC245" -250 -200 60 H V L TNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -400 550 400 -550 0 1 0 N
X GND 10 0 -800 236 U 60 60 0 0 I
X Output_VCC 20 0 750 236 D 60 60 0 0 I
X DIR 1 -700 -400 300 R 60 60 1 1 I
X B7 11 700 -200 300 L 60 60 1 1 T
X B6 12 700 -100 300 L 60 60 1 1 T
X B5 13 700 0 300 L 60 60 1 1 T
X B4 14 700 100 300 L 60 60 1 1 T
X B3 15 700 200 300 L 60 60 1 1 T
X B2 16 700 300 300 L 60 60 1 1 T
X B1 17 700 400 300 L 60 60 1 1 T
X B0 18 700 500 300 L 60 60 1 1 T
X OE* 19 -700 -500 300 R 60 60 1 1 I I
X A0 2 -700 500 300 R 60 60 1 1 T
X A1 3 -700 400 300 R 60 60 1 1 T
X A2 4 -700 300 300 R 60 60 1 1 T
X A3 5 -700 200 300 R 60 60 1 1 T
X A4 6 -700 100 300 R 60 60 1 1 T
X A5 7 -700 0 300 R 60 60 1 1 T
X A6 8 -700 -100 300 R 60 60 1 1 T
X A7 9 -700 -200 300 R 60 60 1 1 T
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_7805
#
DEF FPGA-Board-rescue_7805 U 0 30 N Y 1 F N
F0 "U" 150 -196 60 H V C CNN
F1 "FPGA-Board-rescue_7805" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 -150 200 150 0 1 0 N
X GND GND 0 -250 100 U 40 40 1 1 I
X VI VI -400 50 200 R 40 40 1 1 W
X VO VO 400 50 200 L 40 40 1 1 w
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_ATMEGA328
#
DEF FPGA-Board-rescue_ATMEGA328 U 0 40 Y Y 1 F N
F0 "U" -300 1050 70 H V C CNN
F1 "FPGA-Board-rescue_ATMEGA328" 0 50 47 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -400 950 400 -950 0 1 0 N
X GND 22 0 -1250 315 U 60 60 0 0 W
X VCC 7 -50 1200 236 D 60 60 0 0 W
X PC6_(Reset) 1 700 -100 300 L 60 60 1 1 B
X XTAL2 10 -700 -500 300 R 60 60 1 1 I
X PD5 11 700 -700 300 L 60 60 1 1 B
X PD6 12 700 -800 300 L 60 60 1 1 B
X PD7 13 700 -900 300 L 60 60 1 1 I
X PB0 14 -700 700 300 R 60 60 1 1 B
X PB1 15 -700 600 300 R 60 60 1 1 B
X PB2 16 -700 500 300 R 60 60 1 1 B
X PB3_(MOSI) 17 -700 400 300 R 60 60 1 1 B
X PB4_(MISO) 18 -700 300 300 R 60 60 1 1 B
X PB5_(SCK) 19 -700 200 300 R 60 60 1 1 B
X PD0_(Rx) 2 700 -200 300 L 60 60 1 1 B
X AVCC 20 100 1250 300 D 60 60 1 1 I
X AREF 21 -700 900 300 R 60 60 1 1 I
X PC0 23 700 900 300 L 60 60 1 1 B
X PC1 24 700 800 300 L 60 60 1 1 B
X PC2 25 700 700 300 L 60 60 1 1 B
X PC3 26 700 600 300 L 60 60 1 1 B
X PC4 27 700 500 300 L 60 60 1 1 B
X PC5 28 700 400 300 L 60 60 1 1 B
X PD1_(Tx) 3 700 -300 300 L 60 60 1 1 B
X PD2 4 700 -400 300 L 60 60 1 1 B
X PD3 5 700 -500 300 L 60 60 1 1 B
X PD4 6 700 -600 300 L 60 60 1 1 B
X GND 8 -100 -1250 300 U 60 60 1 1 W
X XTAL1 9 -700 -400 300 R 60 60 1 1 I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_C
#
DEF FPGA-Board-rescue_C C 0 10 N Y 1 F N
F0 "C" 0 100 40 H V L CNN
F1 "FPGA-Board-rescue_C" 6 -85 40 H V L CNN
F2 "" 38 -150 30 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 SM*
 C?
 C1-1
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 200 170 D 40 40 1 1 P
X ~ 2 0 -200 170 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CAPAPOL
#
DEF FPGA-Board-rescue_CAPAPOL C 0 10 N N 1 F N
F0 "C" 50 100 40 H V L CNN
F1 "FPGA-Board-rescue_CAPAPOL" 50 -100 40 H V L CNN
F2 "" 100 -150 30 H V C CNN
F3 "" 0 0 300 H V C CNN
$FPLIST
 CP*
 SM*
$ENDFPLIST
DRAW
P 4 0 1 8 -80 50 -80 -50 80 -50 80 50 N
P 4 0 1 0 -50 50 -50 -20 50 -20 50 50 F
X ~ 1 0 200 150 D 40 40 1 1 P
X ~ 2 0 -200 150 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_1
#
DEF FPGA-Board-rescue_CONN_1 P 0 30 N N 1 F N
F0 "P" 80 0 40 H V L CNN
F1 "FPGA-Board-rescue_CONN_1" 0 55 30 H I C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 0 0 31 0 1 0 N
P 2 0 1 0 -30 0 -50 0 N
X 1 1 -150 0 100 R 60 60 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_10
#
DEF FPGA-Board-rescue_CONN_10 P 0 40 Y N 1 F N
F0 "P" -50 0 60 V V C CNN
F1 "FPGA-Board-rescue_CONN_10" 50 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 500 100 -500 0 1 0 N
X P1 1 -350 450 250 R 50 50 1 1 P I
X P10 10 -350 -450 250 R 50 50 1 1 P I
X P2 2 -350 350 250 R 50 50 1 1 P I
X P3 3 -350 250 250 R 50 50 1 1 P I
X P4 4 -350 150 250 R 50 50 1 1 P I
X P5 5 -350 50 250 R 50 50 1 1 P I
X P6 6 -350 -50 250 R 50 50 1 1 P I
X P7 7 -350 -150 250 R 50 50 1 1 P I
X P8 8 -350 -250 250 R 50 50 1 1 P I
X P9 9 -350 -350 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_13X2
#
DEF FPGA-Board-rescue_CONN_13X2 P 0 10 Y N 1 F N
F0 "P" 0 700 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_13X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 650 100 -650 0 1 0 N
X P1 1 -400 600 300 R 40 30 1 1 P I
X P10 10 400 200 300 L 40 30 1 1 P I
X P11 11 -400 100 300 R 40 30 1 1 P I
X P12 12 400 100 300 L 40 30 1 1 P I
X P13 13 -400 0 300 R 40 30 1 1 P I
X P14 14 400 0 300 L 40 30 1 1 P I
X P15 15 -400 -100 300 R 40 30 1 1 P I
X P16 16 400 -100 300 L 40 30 1 1 P I
X P17 17 -400 -200 300 R 40 30 1 1 P I
X P18 18 400 -200 300 L 40 30 1 1 P I
X P19 19 -400 -300 300 R 40 30 1 1 P I
X P2 2 400 600 300 L 40 30 1 1 P I
X P20 20 400 -300 300 L 40 30 1 1 P I
X P21 21 -400 -400 300 R 40 30 1 1 P I
X P22 22 400 -400 300 L 40 30 1 1 P I
X P23 23 -400 -500 300 R 40 30 1 1 P I
X P20 24 400 -500 300 L 40 30 1 1 P I
X P24 25 -400 -600 300 R 40 30 1 1 P I
X P22 26 400 -600 300 L 40 30 1 1 P I
X P3 3 -400 500 300 R 40 30 1 1 P I
X P4 4 400 500 300 L 40 30 1 1 P I
X P5 5 -400 400 300 R 40 30 1 1 P I
X P6 6 400 400 300 L 40 30 1 1 P I
X P7 7 -400 300 300 R 40 30 1 1 P I
X P8 8 400 300 300 L 40 30 1 1 P I
X P9 9 -400 200 300 R 40 30 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_16X2
#
DEF FPGA-Board-rescue_CONN_16X2 P 0 10 Y N 1 F N
F0 "P" 0 1050 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_16X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 1000 100 -650 0 1 0 N
X P1 1 -400 950 300 R 60 30 1 1 P I
X P10 10 400 550 300 L 60 30 1 1 P I
X P11 11 -400 450 300 R 60 30 1 1 P I
X P12 12 400 450 300 L 60 30 1 1 P I
X P13 13 -400 350 300 R 60 30 1 1 P I
X P14 14 400 350 300 L 60 30 1 1 P I
X P15 15 -400 250 300 R 60 30 1 1 P I
X P16 16 400 250 300 L 60 30 1 1 P I
X P17 17 -400 150 300 R 60 30 1 1 P I
X P18 18 400 150 300 L 60 30 1 1 P I
X P19 19 -400 50 300 R 60 30 1 1 P I
X P2 2 400 950 300 L 60 30 1 1 P I
X P20 20 400 50 300 L 60 30 1 1 P I
X P21 21 -400 -50 300 R 60 30 1 1 P I
X P22 22 400 -50 300 L 60 30 1 1 P I
X P23 23 -400 -150 300 R 60 30 1 1 P I
X P24 24 400 -150 300 L 60 30 1 1 P I
X ~ 25 -400 -250 300 R 60 30 1 1 P I
X P26 26 400 -250 300 L 60 30 1 1 P I
X P27 27 -400 -350 300 R 60 30 1 1 P I
X P28 28 400 -350 300 L 60 30 1 1 P I
X P29 29 -400 -450 300 R 60 30 1 1 P I
X P3 3 -400 850 300 R 60 30 1 1 P I
X P30 30 400 -450 300 L 60 30 1 1 P I
X P31 31 -400 -550 300 R 60 30 1 1 P I
X P32 32 400 -550 300 L 60 30 1 1 P I
X P4 4 400 850 300 L 60 30 1 1 P I
X P5 5 -400 750 300 R 60 30 1 1 P I
X P6 6 400 750 300 L 60 30 1 1 P I
X P7 7 -400 650 300 R 60 30 1 1 P I
X P8 8 400 650 300 L 60 30 1 1 P I
X P9 9 -400 550 300 R 60 30 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_2
#
DEF FPGA-Board-rescue_CONN_2 P 0 40 Y N 1 F N
F0 "P" -50 0 40 V V C CNN
F1 "FPGA-Board-rescue_CONN_2" 50 0 40 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 150 100 -150 0 1 0 N
X P1 1 -350 100 250 R 60 60 1 1 P I
X PM 2 -350 -100 250 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_20X2
#
DEF FPGA-Board-rescue_CONN_20X2 P 0 10 Y N 1 F N
F0 "P" 0 1050 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_20X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 1000 100 -1000 0 1 0 N
X P1 1 -400 950 300 R 60 30 1 1 P I
X P10 10 400 550 300 L 60 30 1 1 P I
X P11 11 -400 450 300 R 60 30 1 1 P I
X P12 12 400 450 300 L 60 30 1 1 P I
X P13 13 -400 350 300 R 60 30 1 1 P I
X P14 14 400 350 300 L 60 30 1 1 P I
X P15 15 -400 250 300 R 60 30 1 1 P I
X P16 16 400 250 300 L 60 30 1 1 P I
X P17 17 -400 150 300 R 60 30 1 1 P I
X P18 18 400 150 300 L 60 30 1 1 P I
X P19 19 -400 50 300 R 60 30 1 1 P I
X P2 2 400 950 300 L 60 30 1 1 P I
X P20 20 400 50 300 L 60 30 1 1 P I
X P21 21 -400 -50 300 R 60 30 1 1 P I
X P22 22 400 -50 300 L 60 30 1 1 P I
X P23 23 -400 -150 300 R 60 30 1 1 P I
X P24 24 400 -150 300 L 60 30 1 1 P I
X ~ 25 -400 -250 300 R 60 30 1 1 P I
X P26 26 400 -250 300 L 60 30 1 1 P I
X P27 27 -400 -350 300 R 60 30 1 1 P I
X P28 28 400 -350 300 L 60 30 1 1 P I
X P29 29 -400 -450 300 R 60 30 1 1 P I
X P3 3 -400 850 300 R 60 30 1 1 P I
X P30 30 400 -450 300 L 60 30 1 1 P I
X P31 31 -400 -550 300 R 60 30 1 1 P I
X P32 32 400 -550 300 L 60 30 1 1 P I
X P33 33 -400 -650 300 R 60 30 1 1 P I
X P34 34 400 -650 300 L 60 30 1 1 P I
X P35 35 -400 -750 300 R 60 30 1 1 P I
X P36 36 400 -750 300 L 60 30 1 1 P I
X P37 37 -400 -850 300 R 60 30 1 1 P I
X P38 38 400 -850 300 L 60 30 1 1 P I
X P39 39 -400 -950 300 R 60 30 1 1 P I
X P4 4 400 850 300 L 60 30 1 1 P I
X P40 40 400 -950 300 L 60 30 1 1 P I
X P5 5 -400 750 300 R 60 30 1 1 P I
X P6 6 400 750 300 L 60 30 1 1 P I
X P7 7 -400 650 300 R 60 30 1 1 P I
X P8 8 400 650 300 L 60 30 1 1 P I
X P9 9 -400 550 300 R 60 30 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_2X2
#
DEF FPGA-Board-rescue_CONN_2X2 P 0 40 Y N 1 F N
F0 "P" 0 150 50 H V C CNN
F1 "FPGA-Board-rescue_CONN_2X2" 10 -130 40 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 100 100 -100 0 1 0 N
X 1 1 -400 50 300 R 60 60 1 1 P I
X 2 2 400 50 300 L 60 60 1 1 P I
X 3 3 -400 -50 300 R 60 60 1 1 P I
X 4 4 400 -50 300 L 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_3
#
DEF FPGA-Board-rescue_CONN_3 K 0 40 Y N 1 F N
F0 "K" -50 0 50 V V C CNN
F1 "FPGA-Board-rescue_CONN_3" 50 0 40 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 150 100 -150 0 1 0 N
X P1 1 -350 100 250 R 60 60 1 1 P I
X PM 2 -350 0 250 R 60 60 1 1 P I
X P3 3 -350 -100 250 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_30X2
#
DEF FPGA-Board-rescue_CONN_30X2 P 0 10 Y N 1 F N
F0 "P" 0 1550 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_30X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 1500 100 -1500 0 1 0 N
X P1 1 -400 1450 300 R 60 30 1 1 P I
X P10 10 400 1050 300 L 60 30 1 1 P I
X P11 11 -400 950 300 R 60 30 1 1 P I
X P12 12 400 950 300 L 60 30 1 1 P I
X P13 13 -400 850 300 R 60 30 1 1 P I
X P14 14 400 850 300 L 60 30 1 1 P I
X P15 15 -400 750 300 R 60 30 1 1 P I
X P16 16 400 750 300 L 60 30 1 1 P I
X P17 17 -400 650 300 R 60 30 1 1 P I
X P18 18 400 650 300 L 60 30 1 1 P I
X P19 19 -400 550 300 R 60 30 1 1 P I
X P2 2 400 1450 300 L 60 30 1 1 P I
X P20 20 400 550 300 L 60 30 1 1 P I
X P21 21 -400 450 300 R 60 30 1 1 P I
X P22 22 400 450 300 L 60 30 1 1 P I
X P23 23 -400 350 300 R 60 30 1 1 P I
X P24 24 400 350 300 L 60 30 1 1 P I
X ~ 25 -400 250 300 R 60 30 1 1 P I
X P26 26 400 250 300 L 60 30 1 1 P I
X P27 27 -400 150 300 R 60 30 1 1 P I
X P28 28 400 150 300 L 60 30 1 1 P I
X P29 29 -400 50 300 R 60 30 1 1 P I
X P3 3 -400 1350 300 R 60 30 1 1 P I
X P30 30 400 50 300 L 60 30 1 1 P I
X P31 31 -400 -50 300 R 60 30 1 1 P I
X P32 32 400 -50 300 L 60 30 1 1 P I
X P33 33 -400 -150 300 R 60 30 1 1 P I
X P34 34 400 -150 300 L 60 30 1 1 P I
X P35 35 -400 -250 300 R 60 30 1 1 P I
X P36 36 400 -250 300 L 60 30 1 1 P I
X P37 37 -400 -350 300 R 60 30 1 1 P I
X P38 38 400 -350 300 L 60 30 1 1 P I
X P39 39 -400 -450 300 R 60 30 1 1 P I
X P4 4 400 1350 300 L 60 30 1 1 P I
X P40 40 400 -450 300 L 60 30 1 1 P I
X P41 41 -400 -550 300 R 60 30 1 1 P I
X P42 42 400 -550 300 L 60 30 1 1 P I
X P43 43 -400 -650 300 R 60 30 1 1 P I
X P44 44 400 -650 300 L 60 30 1 1 P I
X P45 45 -400 -750 300 R 60 30 1 1 P I
X P46 46 400 -750 300 L 60 30 1 1 P I
X P47 47 -400 -850 300 R 60 30 1 1 P I
X P48 48 400 -850 300 L 60 30 1 1 P I
X P49 49 -400 -950 300 R 60 30 1 1 P I
X P5 5 -400 1250 300 R 60 30 1 1 P I
X P50 50 400 -950 300 L 60 30 1 1 P I
X P51 51 -400 -1050 300 R 50 50 1 1 P I
X P52 52 400 -1050 300 L 50 50 1 1 P I
X P53 53 -400 -1150 300 R 50 50 1 1 P I
X P54 54 400 -1150 300 L 50 50 1 1 P I
X P55 55 -400 -1250 300 R 50 50 1 1 P I
X P56 56 400 -1250 300 L 50 50 1 1 P I
X P57 57 -400 -1350 300 R 50 50 1 1 P I
X P58 58 400 -1350 300 L 50 50 1 1 P I
X P59 59 -400 -1450 300 R 50 50 1 1 P I
X P6 6 400 1250 300 L 60 30 1 1 P I
X P60 60 400 -1450 300 L 50 50 1 1 P I
X P7 7 -400 1150 300 R 60 30 1 1 P I
X P8 8 400 1150 300 L 60 30 1 1 P I
X P9 9 -400 1050 300 R 60 30 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_3X2
#
DEF FPGA-Board-rescue_CONN_3X2 P 0 40 Y N 1 F N
F0 "P" 0 250 50 H V C CNN
F1 "FPGA-Board-rescue_CONN_3X2" 0 50 40 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 200 100 -100 0 1 0 N
X 1 1 -400 150 300 R 60 60 1 1 P I
X 2 2 400 150 300 L 60 60 1 1 P I
X 3 3 -400 50 300 R 60 60 1 1 P I
X 4 4 400 50 300 L 60 60 1 1 P I
X 5 5 -400 -50 300 R 60 60 1 1 P I
X 6 6 400 -50 300 L 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_4
#
DEF FPGA-Board-rescue_CONN_4 P 0 40 Y N 1 F N
F0 "P" -50 0 50 V V C CNN
F1 "FPGA-Board-rescue_CONN_4" 50 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 200 100 -200 0 1 0 N
X P1 1 -350 150 250 R 50 50 1 1 P I
X P2 2 -350 50 250 R 50 50 1 1 P I
X P3 3 -350 -50 250 R 50 50 1 1 P I
X P4 4 -350 -150 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_4X2
#
DEF FPGA-Board-rescue_CONN_4X2 P 0 40 Y N 1 F N
F0 "P" 0 250 50 H V C CNN
F1 "FPGA-Board-rescue_CONN_4X2" 0 0 40 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 200 100 -200 0 1 0 N
X 1 1 -400 150 300 R 60 60 1 1 P I
X 2 2 400 150 300 L 60 60 1 1 P I
X 3 3 -400 50 300 R 60 60 1 1 P I
X 4 4 400 50 300 L 60 60 1 1 P I
X 5 5 -400 -50 300 R 60 60 1 1 P I
X 6 6 400 -50 300 L 60 60 1 1 P I
X 7 7 -400 -150 300 R 60 60 1 1 P I
X 8 8 400 -150 300 L 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_5
#
DEF FPGA-Board-rescue_CONN_5 P 0 40 Y Y 1 F N
F0 "P" -50 0 50 V V C CNN
F1 "FPGA-Board-rescue_CONN_5" 50 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 250 100 -250 0 1 0 f
X ~ 1 -400 200 300 R 60 60 1 1 P I
X ~ 2 -400 100 300 R 60 60 1 1 P I
X ~ 3 -400 0 300 R 60 60 1 1 P I
X ~ 4 -400 -100 300 R 60 60 1 1 P I
X ~ 5 -400 -200 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_54X2
#
DEF FPGA-Board-rescue_CONN_54X2 P 0 10 Y N 1 F N
F0 "P" 0 1050 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_54X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 1000 100 -1750 0 1 0 N
X P1 1 -400 950 300 R 60 30 1 1 P I
X P10 10 400 550 300 L 60 30 1 1 P I
X P11 11 -400 450 300 R 60 30 1 1 P I
X P12 12 400 450 300 L 60 30 1 1 P I
X P13 13 -400 350 300 R 60 30 1 1 P I
X P14 14 400 350 300 L 60 30 1 1 P I
X P15 15 -400 250 300 R 60 30 1 1 P I
X P16 16 400 250 300 L 60 30 1 1 P I
X P17 17 -400 150 300 R 60 30 1 1 P I
X P18 18 400 150 300 L 60 30 1 1 P I
X P19 19 -400 50 300 R 60 30 1 1 P I
X P2 2 400 950 300 L 60 30 1 1 P I
X P20 20 400 50 300 L 60 30 1 1 P I
X P21 21 -400 -50 300 R 60 30 1 1 P I
X P22 22 400 -50 300 L 60 30 1 1 P I
X P23 23 -400 -150 300 R 60 30 1 1 P I
X P24 24 400 -150 300 L 60 30 1 1 P I
X ~ 25 -400 -250 300 R 60 30 1 1 P I
X P26 26 400 -250 300 L 60 30 1 1 P I
X P27 27 -400 -350 300 R 60 30 1 1 P I
X P28 28 400 -350 300 L 60 30 1 1 P I
X P29 29 -400 -450 300 R 60 30 1 1 P I
X P3 3 -400 850 300 R 60 30 1 1 P I
X P30 30 400 -450 300 L 60 30 1 1 P I
X P31 31 -400 -550 300 R 60 30 1 1 P I
X P32 32 400 -550 300 L 60 30 1 1 P I
X P33 33 -400 -650 300 R 60 30 1 1 P I
X P34 34 400 -650 300 L 60 30 1 1 P I
X P35 35 -400 -750 300 R 60 30 1 1 P I
X P36 36 400 -750 300 L 60 30 1 1 P I
X P37 37 -400 -850 300 R 60 30 1 1 P I
X P38 38 400 -850 300 L 60 30 1 1 P I
X P39 39 -400 -950 300 R 60 30 1 1 P I
X P4 4 400 850 300 L 60 30 1 1 P I
X P40 40 400 -950 300 L 60 30 1 1 P I
X ~ 41 -400 -1050 300 R 60 30 1 1 P I
X ~ 42 400 -1050 300 L 60 30 1 1 P I
X ~ 43 -400 -1150 300 R 60 30 1 1 P I
X ~ 44 400 -1150 300 L 60 30 1 1 P I
X ~ 45 -400 -1250 300 R 60 30 1 1 P I
X ~ 46 400 -1250 300 L 60 30 1 1 P I
X ~ 47 -400 -1350 300 R 60 30 1 1 P I
X ~ 48 400 -1350 300 L 60 30 1 1 P I
X ~ 49 -400 -1450 300 R 60 30 1 1 P I
X P5 5 -400 750 300 R 60 30 1 1 P I
X ~ 50 400 -1450 300 L 60 30 1 1 P I
X ~ 51 -400 -1550 300 R 60 30 1 1 P I
X ~ 52 400 -1550 300 L 60 30 1 1 P I
X ~ 53 -400 -1650 300 R 60 30 1 1 P I
X ~ 54 400 -1650 300 L 60 30 1 1 P I
X P6 6 400 750 300 L 60 30 1 1 P I
X P7 7 -400 650 300 R 60 30 1 1 P I
X P8 8 400 650 300 L 60 30 1 1 P I
X P9 9 -400 550 300 R 60 30 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_5X2
#
DEF FPGA-Board-rescue_CONN_5X2 P 0 40 Y Y 1 F N
F0 "P" 0 300 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_5X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 250 100 -250 0 1 0 N
X ~ 1 -400 200 300 R 60 60 1 1 P I
X ~ 10 400 -200 300 L 60 60 1 1 P I
X ~ 2 400 200 300 L 60 60 1 1 P I
X ~ 3 -400 100 300 R 60 60 1 1 P I
X ~ 4 400 100 300 L 60 60 1 1 P I
X ~ 5 -400 0 300 R 60 60 1 1 P I
X ~ 6 400 0 300 L 60 60 1 1 P I
X ~ 7 -400 -100 300 R 60 60 1 1 P I
X ~ 8 400 -100 300 L 60 60 1 1 P I
X ~ 9 -400 -200 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_6
#
DEF FPGA-Board-rescue_CONN_6 P 0 30 Y N 1 F N
F0 "P" -50 0 60 V V C CNN
F1 "FPGA-Board-rescue_CONN_6" 50 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 300 100 -300 0 1 0 N
X 1 1 -350 250 250 R 60 60 1 1 P I
X 2 2 -350 150 250 R 60 60 1 1 P I
X 3 3 -350 50 250 R 60 60 1 1 P I
X 4 4 -350 -50 250 R 60 60 1 1 P I
X 5 5 -350 -150 250 R 60 60 1 1 P I
X 6 6 -350 -250 250 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_6X2
#
DEF FPGA-Board-rescue_CONN_6X2 P 0 40 Y N 1 F N
F0 "P" 0 350 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_6X2" 0 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 300 100 -300 0 1 0 N
X P1 1 -400 250 300 R 60 60 1 1 P I
X 10 10 400 -150 300 L 60 60 1 1 P I
X 11 11 -400 -250 300 R 60 60 1 1 P I
X 12 12 400 -250 300 L 60 60 1 1 P I
X P2 2 400 250 300 L 60 60 1 1 P I
X P3 3 -400 150 300 R 60 60 1 1 P I
X P4 4 400 150 300 L 60 60 1 1 P I
X P5 5 -400 50 300 R 60 60 1 1 P I
X P6 6 400 50 300 L 60 60 1 1 P I
X P7 7 -400 -50 300 R 60 60 1 1 P I
X P8 8 400 -50 300 L 60 60 1 1 P I
X 9 9 -400 -150 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_7
#
DEF FPGA-Board-rescue_CONN_7 P 0 40 Y N 1 F N
F0 "P" -30 0 60 V V C CNN
F1 "FPGA-Board-rescue_CONN_7" 70 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 350 150 -350 0 1 0 N
X P1 1 -350 300 250 R 50 50 1 1 P I
X P2 2 -350 200 250 R 50 50 1 1 P I
X P3 3 -350 100 250 R 50 50 1 1 P I
X P4 4 -350 0 250 R 50 50 1 1 P I
X P5 5 -350 -100 250 R 50 50 1 1 P I
X P6 6 -350 -200 250 R 50 50 1 1 P I
X P7 7 -350 -300 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_8
#
DEF FPGA-Board-rescue_CONN_8 P 0 40 Y N 1 F N
F0 "P" -50 0 60 V V C CNN
F1 "FPGA-Board-rescue_CONN_8" 50 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 400 100 -400 0 1 0 N
X P1 1 -350 350 250 R 50 50 1 1 P I
X P2 2 -350 250 250 R 50 50 1 1 P I
X P3 3 -350 150 250 R 50 50 1 1 P I
X P4 4 -350 50 250 R 50 50 1 1 P I
X P5 5 -350 -50 250 R 50 50 1 1 P I
X P6 6 -350 -150 250 R 50 50 1 1 P I
X P7 7 -350 -250 250 R 50 50 1 1 P I
X P8 8 -350 -350 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_8X2
#
DEF FPGA-Board-rescue_CONN_8X2 P 0 40 Y Y 1 F N
F0 "P" 0 450 60 H V C CNN
F1 "FPGA-Board-rescue_CONN_8X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 400 100 -400 0 1 0 N
X ~ 1 -400 350 300 R 60 60 1 1 P I
X ~ 10 400 -50 300 L 60 60 1 1 P I
X ~ 11 -400 -150 300 R 60 60 1 1 P I
X ~ 12 400 -150 300 L 60 60 1 1 P I
X ~ 13 -400 -250 300 R 60 60 1 1 P I
X ~ 14 400 -250 300 L 60 60 1 1 P I
X ~ 15 -400 -350 300 R 60 60 1 1 P I
X ~ 16 400 -350 300 L 60 60 1 1 P I
X ~ 2 400 350 300 L 60 60 1 1 P I
X ~ 3 -400 250 300 R 60 60 1 1 P I
X ~ 4 400 250 300 L 60 60 1 1 P I
X ~ 5 -400 150 300 R 60 60 1 1 P I
X ~ 6 400 150 300 L 60 60 1 1 P I
X ~ 7 -400 50 300 R 60 60 1 1 P I
X ~ 8 400 50 300 L 60 60 1 1 P I
X ~ 9 -400 -50 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CONN_9
#
DEF FPGA-Board-rescue_CONN_9 P 0 40 Y N 1 F N
F0 "P" -50 0 60 V V C CNN
F1 "FPGA-Board-rescue_CONN_9" 50 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 450 100 -450 0 1 0 N
X P1 1 -350 400 250 R 50 50 1 1 P I
X P2 2 -350 300 250 R 50 50 1 1 P I
X P3 3 -350 200 250 R 50 50 1 1 P I
X P4 4 -350 100 250 R 50 50 1 1 P I
X P5 5 -350 0 250 R 50 50 1 1 P I
X P6 6 -350 -100 250 R 50 50 1 1 P I
X P7 7 -350 -200 250 R 50 50 1 1 P I
X P8 8 -350 -300 250 R 50 50 1 1 P I
X P9 9 -350 -400 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CP
#
DEF FPGA-Board-rescue_CP C 0 10 N N 1 F N
F0 "C" 50 100 40 H V L CNN
F1 "FPGA-Board-rescue_CP" 50 -100 40 H V L CNN
F2 "" 100 -150 30 H V C CNN
F3 "" 0 0 300 H V C CNN
$FPLIST
 CP*
 SM*
$ENDFPLIST
DRAW
P 4 0 1 8 -80 50 -80 -50 80 -50 80 50 N
P 4 0 1 0 -50 50 -50 -20 50 -20 50 50 F
X ~ 1 0 200 150 D 40 40 1 1 P
X ~ 2 0 -200 150 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_CRYSTAL
#
DEF FPGA-Board-rescue_CRYSTAL X 0 40 N N 1 F N
F0 "X" 0 150 60 H V C CNN
F1 "FPGA-Board-rescue_CRYSTAL" 0 -150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 16 -100 100 -100 -100 N
P 2 0 1 16 100 100 100 -100 N
P 5 0 1 12 -50 50 50 50 50 -50 -50 -50 -50 50 f
X 1 1 -300 0 200 R 40 40 1 1 P
X 2 2 300 0 200 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_DIL14
#
DEF FPGA-Board-rescue_DIL14 P 0 40 Y N 1 F N
F0 "P" 0 400 60 H V C CNN
F1 "FPGA-Board-rescue_DIL14" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -50 350 50 -350 0 1 0 N
X 1 1 -350 300 300 R 60 60 1 1 P I
X 10 10 350 -100 300 L 60 60 1 1 P I
X 11 11 350 0 300 L 60 60 1 1 P I
X 12 12 350 100 300 L 60 60 1 1 P I
X 13 13 350 200 300 L 60 60 1 1 P I
X 14 14 350 300 300 L 60 60 1 1 P I
X 2 2 -350 200 300 R 60 60 1 1 P I
X 3 3 -350 100 300 R 60 60 1 1 P I
X 4 4 -350 0 300 R 60 60 1 1 P I
X 5 5 -350 -100 300 R 60 60 1 1 P I
X 6 6 -350 -200 300 R 60 60 1 1 P I
X 7 7 -350 -300 300 R 60 60 1 1 P I
X 8 8 350 -300 300 L 60 60 1 1 P I
X 9 9 350 -200 300 L 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_DIPS_04
#
DEF FPGA-Board-rescue_DIPS_04 SW 0 0 Y N 1 F N
F0 "SW" -250 0 60 V V C CNN
F1 "FPGA-Board-rescue_DIPS_04" 250 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 100 200 -100 0 1 0 N
S -125 0 -175 -50 0 1 0 F
S -125 0 -175 -50 0 1 0 F
S -125 50 -175 -50 0 1 0 N
S -125 50 -175 -50 0 1 0 N
S -25 0 -75 -50 0 1 0 F
S -25 0 -75 -50 0 1 0 F
S -25 50 -75 -50 0 1 0 N
S -25 50 -75 -50 0 1 0 N
S 75 0 25 -50 0 1 0 F
S 75 0 25 -50 0 1 0 F
S 75 50 25 -50 0 1 0 N
S 75 50 25 -50 0 1 0 N
S 175 0 125 -50 0 1 0 F
S 175 0 125 -50 0 1 0 F
S 175 50 125 -50 0 1 0 N
S 175 50 125 -50 0 1 0 N
X ~ 1 -150 -200 100 U 50 50 1 1 P
X ~ 1 -150 -200 100 U 50 50 1 1 P
X ~ 2 -50 -200 100 U 50 50 1 1 P
X ~ 3 50 -200 100 U 50 50 1 1 P
X ~ 4 150 -200 100 U 50 50 1 1 P
X ~ 5 150 200 100 D 50 50 1 1 P
X ~ 6 50 200 100 D 50 50 1 1 P
X ~ 7 -50 200 100 D 50 50 1 1 P
X ~ 8 -150 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_GND
#
DEF FPGA-Board-rescue_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 0 30 H I C CNN
F1 "FPGA-Board-rescue_GND" 0 -70 30 H I C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0 -50 0 0 -50 50 0 -50 0 N
X GND 1 0 0 0 U 30 30 1 1 W N
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_INDUCTOR
#
DEF FPGA-Board-rescue_INDUCTOR L 0 40 N N 1 F N
F0 "L" -50 0 40 V V C CNN
F1 "FPGA-Board-rescue_INDUCTOR" 100 0 40 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
A 0 -150 50 -889 889 0 1 0 N 1 -199 1 -100
A 0 -49 51 -889 889 0 1 0 N 1 -99 1 2
A 0 51 51 -889 889 0 1 0 N 1 1 1 102
A 0 148 48 -889 889 0 1 0 N 1 101 1 196
X 1 1 0 300 100 D 70 70 1 1 P
X 2 2 0 -300 100 U 70 70 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_JUMPER
#
DEF FPGA-Board-rescue_JUMPER JP 0 30 Y N 1 F N
F0 "JP" 0 150 60 H V C CNN
F1 "FPGA-Board-rescue_JUMPER" 0 -80 40 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
A 0 -26 125 1426 373 0 1 0 N -98 50 99 50
C -100 0 35 0 1 0 N
C 100 0 35 0 1 0 N
X 1 1 -300 0 165 R 60 60 0 1 P
X 2 2 300 0 165 L 60 60 0 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_LED
#
DEF FPGA-Board-rescue_LED D 0 40 Y N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "FPGA-Board-rescue_LED" 0 -100 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 LED-3MM
 LED-5MM
 LED-10MM
 LED-0603
 LED-0805
 LED-1206
 LEDV
$ENDFPLIST
DRAW
P 2 0 1 0 50 50 50 -50 N
P 3 0 1 0 -50 50 50 0 -50 -50 F
P 3 0 1 0 65 -40 110 -80 105 -55 N
P 3 0 1 0 80 -25 125 -65 120 -40 N
X A 1 -200 0 150 R 40 40 1 1 P
X K 2 200 0 150 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_LM7805
#
DEF FPGA-Board-rescue_LM7805 U 0 30 N Y 1 F N
F0 "U" 150 -196 60 H V C CNN
F1 "FPGA-Board-rescue_LM7805" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 -150 200 150 0 1 0 N
X GND GND 0 -250 100 U 40 40 1 1 I
X VI VI -400 50 200 R 40 40 1 1 W
X VO VO 400 50 200 L 40 40 1 1 w
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_PNP
#
DEF FPGA-Board-rescue_PNP Q 0 0 Y Y 1 F N
F0 "Q" 0 -150 60 H V R CNN
F1 "FPGA-Board-rescue_PNP" 0 150 60 H V R CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 100 100 N
P 3 0 1 10 0 75 0 -75 0 -75 F
P 3 0 1 0 25 -25 0 0 0 0 N
P 3 0 1 0 100 -100 65 -65 65 -65 N
P 5 0 1 0 25 -25 50 -75 75 -50 25 -25 25 -25 F
X E 1 100 -200 100 U 40 40 1 1 P
X B 2 -200 0 200 R 40 40 1 1 I
X C 3 100 200 100 D 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_PWR_FLAG
#
DEF FPGA-Board-rescue_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 95 30 H I C CNN
F1 "FPGA-Board-rescue_PWR_FLAG" 0 180 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 6 0 1 0 0 0 0 50 -75 100 0 150 75 100 0 50 N
X pwr 1 0 0 0 U 20 20 0 0 w
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_R
#
DEF FPGA-Board-rescue_R R 0 0 N Y 1 F N
F0 "R" 80 0 40 V V C CNN
F1 "FPGA-Board-rescue_R" 7 1 40 V V C CNN
F2 "" -70 0 30 V V C CNN
F3 "" 0 0 30 H V C CNN
$FPLIST
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$ENDFPLIST
DRAW
S -40 150 40 -150 0 1 12 N
X ~ 1 0 250 100 D 60 60 1 1 P
X ~ 2 0 -250 100 U 60 60 1 1 P
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_RR6
#
DEF FPGA-Board-rescue_RR6 RR 0 40 Y N 1 F N
F0 "RR" 50 600 70 H V C CNN
F1 "FPGA-Board-rescue_RR6" 50 250 70 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 6 0 1 0 -50 -100 -50 550 50 550 100 500 100 -100 -50 -100 N
X COM 1 -350 500 300 R 60 60 1 1 P I
X 2 2 -350 400 300 R 60 60 1 1 P I
X 3 3 -350 300 300 R 60 60 1 1 P I
X 4 4 -350 200 300 R 60 60 1 1 P I
X 5 5 -350 100 300 R 60 60 1 1 P I
X 6 6 -350 0 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_RR9
#
DEF FPGA-Board-rescue_RR9 RR 0 40 Y N 1 F N
F0 "RR" 50 600 70 H V C CNN
F1 "FPGA-Board-rescue_RR9" 30 0 70 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 6 0 1 0 -50 -450 -50 550 50 550 100 500 100 -450 -50 -450 N
X COM 1 -350 500 300 R 60 60 1 1 P I
X 10 10 -350 -400 300 R 60 60 1 1 P I
X 2 2 -350 400 300 R 60 60 1 1 P I
X 3 3 -350 300 300 R 60 60 1 1 P I
X 4 4 -350 200 300 R 60 60 1 1 P I
X 5 5 -350 100 300 R 60 60 1 1 P I
X 6 6 -350 0 300 R 60 60 1 1 P I
X 7 7 -350 -100 300 R 60 60 1 1 P I
X 8 8 -350 -200 300 R 60 60 1 1 P I
X 9 9 -350 -300 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_S100_MALE
#
DEF FPGA-Board-rescue_S100_MALE P 0 40 Y Y 1 F N
F0 "P" 0 5050 60 H V C CNN
F1 "FPGA-Board-rescue_S100_MALE" 450 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -350 5000 350 -5000 0 1 0 N
X +8_V 1 -650 4950 300 R 60 60 1 1 W
X VI6* 10 -650 4050 300 R 60 60 1 1 B
X 0_V5 100 -650 -4950 300 R 60 60 1 1 W
X VI7* 11 -650 3950 300 R 60 60 1 1 B
X NMI* 12 -650 3850 300 R 60 60 1 1 B
X PWRFAIL* 13 -650 3750 300 R 60 60 1 1 B
X TMA3* 14 -650 3650 300 R 60 60 1 1 B
X A18 15 -650 3550 300 R 60 60 1 1 B
X A16 16 -650 3450 300 R 60 60 1 1 B
X A17 17 -650 3350 300 R 60 60 1 1 B
X SDSB* 18 -650 3250 300 R 60 60 1 1 B
X CDSB* 19 -650 3150 300 R 60 60 1 1 B
X +16_V 2 -650 4850 300 R 60 60 1 1 W
X 0_V1 20 -650 3050 300 R 60 60 1 1 B
X NDEF1 21 -650 2950 300 R 60 60 1 1 B
X ADSB* 22 -650 2850 300 R 60 60 1 1 B
X DODSB* 23 -650 2750 300 R 60 60 1 1 B
X PHI 24 -650 2650 300 R 60 60 1 1 B
X pSTVAL* 25 -650 2550 300 R 60 60 1 1 B
X pHDLA 26 -650 2450 300 R 60 60 1 1 B
X RFU_1 27 -650 2350 300 R 60 60 1 1 B
X RFU_2 28 -650 2250 300 R 60 60 1 1 B
X A5 29 -650 2150 300 R 60 60 1 1 B
X XRDY 3 -650 4750 300 R 60 60 1 1 B
X A4 30 -650 2050 300 R 60 60 1 1 B
X A3 31 -650 1950 300 R 60 60 1 1 B
X A15 32 -650 1850 300 R 60 60 1 1 B
X A12 33 -650 1750 300 R 60 60 1 1 B
X A9 34 -650 1650 300 R 60 60 1 1 B
X DO1_ED1 35 -650 1550 300 R 60 60 1 1 B
X DO0_ED0 36 -650 1450 300 R 60 60 1 1 B
X A10 37 -650 1350 300 R 60 60 1 1 B
X DO4_ED4 38 -650 1250 300 R 60 60 1 1 B
X DO5_ED5 39 -650 1150 300 R 60 60 1 1 B
X VIO* 4 -650 4650 300 R 60 60 1 1 B
X DO6_ED6 40 -650 1050 300 R 60 60 1 1 B
X D12_OD2 41 -650 950 300 R 60 60 1 1 B
X D13_OD3 42 -650 850 300 R 60 60 1 1 B
X D17_OD7 43 -650 750 300 R 60 60 1 1 B
X sM1 44 -650 650 300 R 60 60 1 1 B
X sOUT 45 -650 550 300 R 60 60 1 1 B
X sINP 46 -650 450 300 R 60 60 1 1 B
X sMEMR 47 -650 350 300 R 60 60 1 1 B
X sHLTA 48 -650 250 300 R 60 60 1 1 B
X CLOCK 49 -650 150 300 R 60 60 1 1 B
X VI1* 5 -650 4550 300 R 60 60 1 1 B
X 0_V2 50 -650 50 300 R 60 60 1 1 W
X +8_V 51 -650 -50 300 R 60 60 1 1 W
X -16_V 52 -650 -150 300 R 60 60 1 1 W
X 0_V3 53 -650 -250 300 R 60 60 1 1 B
X SLAVE_CLR* 54 -650 -350 300 R 60 60 1 1 B
X TMA0* 55 -650 -450 300 R 60 60 1 1 B
X TMA1* 56 -650 -550 300 R 60 60 1 1 B
X TMA2* 57 -650 -650 300 R 60 60 1 1 B
X sXTRQ* 58 -650 -750 300 R 60 60 1 1 B
X A19 59 -650 -850 300 R 60 60 1 1 B
X VI2* 6 -650 4450 300 R 60 60 1 1 B
X SIXTN* 60 -650 -950 300 R 60 60 1 1 B
X A20 61 -650 -1050 300 R 60 60 1 1 B
X A21 62 -650 -1150 300 R 60 60 1 1 B
X A22 63 -650 -1250 300 R 60 60 1 1 B
X A23 64 -650 -1350 300 R 60 60 1 1 B
X NDEF2 65 -650 -1450 300 R 60 60 1 1 B
X NDEF3 66 -650 -1550 300 R 60 60 1 1 B
X PHANTOM* 67 -650 -1650 300 R 60 60 1 1 B
X MWRT 68 -650 -1750 300 R 60 60 1 1 B
X RFU3 69 -650 -1850 300 R 60 60 1 1 B
X VI3* 7 -650 4350 300 R 60 60 1 1 B
X 0_V4 70 -650 -1950 300 R 60 60 1 1 B
X RFU4 71 -650 -2050 300 R 60 60 1 1 B
X RDY 72 -650 -2150 300 R 60 60 1 1 B
X INT* 73 -650 -2250 300 R 60 60 1 1 B
X HOLD* 74 -650 -2350 300 R 60 60 1 1 B
X RESET* 75 -650 -2450 300 R 60 60 1 1 B
X pSYNC 76 -650 -2550 300 R 60 60 1 1 B
X pWR* 77 -650 -2650 300 R 60 60 1 1 B
X pDBIN 78 -650 -2750 300 R 60 60 1 1 B
X A0 79 -650 -2850 300 R 60 60 1 1 B
X VI4* 8 -650 4250 300 R 60 60 1 1 B
X A1 80 -650 -2950 300 R 60 60 1 1 B
X A2 81 -650 -3050 300 R 60 60 1 1 B
X A6 82 -650 -3150 300 R 60 60 1 1 B
X A7 83 -650 -3250 300 R 60 60 1 1 B
X A8 84 -650 -3350 300 R 60 60 1 1 B
X A13 85 -650 -3450 300 R 60 60 1 1 B
X A14 86 -650 -3550 300 R 60 60 1 1 B
X A11 87 -650 -3650 300 R 60 60 1 1 B
X DO2_ED2 88 -650 -3750 300 R 60 60 1 1 B
X DO3_ED3 89 -650 -3850 300 R 60 60 1 1 B
X VI5* 9 -650 4150 300 R 60 60 1 1 B
X DO7_ED7 90 -650 -3950 300 R 60 60 1 1 B
X DI4_OD4 91 -650 -4050 300 R 60 60 1 1 B
X DI5_OD5 92 -650 -4150 300 R 60 60 1 1 B
X DI6_OD6 93 -650 -4250 300 R 60 60 1 1 B
X DI1_OD1 94 -650 -4350 300 R 60 60 1 1 B
X DI1_OD1 95 -650 -4450 300 R 60 60 1 1 B
X sINTA 96 -650 -4550 300 R 60 60 1 1 B
X sWO* 97 -650 -4650 300 R 60 60 1 1 B
X ERROR* 98 -650 -4750 300 R 60 60 1 1 B
X POC* 99 -650 -4850 300 R 60 60 1 1 B
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_SPEAKER
#
DEF FPGA-Board-rescue_SPEAKER SP 0 0 N Y 1 F N
F0 "SP" -100 250 70 H V C CNN
F1 "FPGA-Board-rescue_SPEAKER" -100 -250 70 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 0 0 100 150 250 300 250 -300 100 -150 N
P 5 0 0 0 -100 150 100 150 100 -150 -100 -150 -100 150 F
X 1 1 -300 100 200 R 40 40 1 1 I
X 2 2 -300 -100 200 R 40 40 1 1 I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_SPST
#
DEF FPGA-Board-rescue_SPST SW 0 0 N Y 1 F N
F0 "SW" 0 100 70 H V C CNN
F1 "FPGA-Board-rescue_SPST" 0 -100 70 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C -150 0 50 0 0 0 N
C 150 0 50 0 0 0 N
P 2 0 0 0 -100 0 100 100 N
X 1 1 -500 0 300 R 70 70 1 1 I
X 2 2 500 0 300 L 70 70 1 1 I
ENDDRAW
ENDDEF
#
# FPGA-Board-rescue_VCC
#
DEF FPGA-Board-rescue_VCC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 30 H I C CNN
F1 "FPGA-Board-rescue_VCC" 0 100 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 0 50 20 0 1 0 N
P 3 0 1 0 0 0 0 30 0 30 N
X VCC 1 0 0 0 U 20 20 0 0 W N
ENDDRAW
ENDDEF
#
# VGA_V11-cache_CONN_6x2
#
DEF VGA_V11-cache_CONN_6x2 U 0 40 Y Y 1 F N
F0 "U" 0 0 50 H V C CNN
F1 "VGA_V11-cache_CONN_6x2" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -100 -50 100 -650 1 1 0 N
X ~ 1 -400 -100 300 R 60 60 1 1 P I
X ~ 10 400 -500 300 L 60 60 1 1 P I
X ~ 11 -400 -600 300 R 60 60 1 1 P I
X ~ 12 400 -600 300 L 60 60 1 1 P I
X ~ 2 400 -100 300 L 60 60 1 1 P I
X ~ 3 -400 -200 300 R 60 60 1 1 P I
X ~ 4 400 -200 300 L 60 60 1 1 P I
X ~ 5 -400 -300 300 R 60 60 1 1 P I
X ~ 6 400 -300 300 L 60 60 1 1 P I
X ~ 7 -400 -400 300 R 60 60 1 1 P I
X ~ 8 400 -400 300 L 60 60 1 1 P I
X ~ 9 -400 -500 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# VGA_V11-cache_CONN_8X2
#
DEF VGA_V11-cache_CONN_8X2 P 0 40 Y Y 1 F N
F0 "P" 0 450 60 H V C CNN
F1 "VGA_V11-cache_CONN_8X2" 0 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 400 100 -400 0 1 0 N
X ~ 1 -400 350 300 R 60 60 1 1 P I
X ~ 10 400 -50 300 L 60 60 1 1 P I
X ~ 11 -400 -150 300 R 60 60 1 1 P I
X ~ 12 400 -150 300 L 60 60 1 1 P I
X ~ 13 -400 -250 300 R 60 60 1 1 P I
X ~ 14 400 -250 300 L 60 60 1 1 P I
X ~ 15 -400 -350 300 R 60 60 1 1 P I
X ~ 16 400 -350 300 L 60 60 1 1 P I
X ~ 2 400 350 300 L 60 60 1 1 P I
X ~ 3 -400 250 300 R 60 60 1 1 P I
X ~ 4 400 250 300 L 60 60 1 1 P I
X ~ 5 -400 150 300 R 60 60 1 1 P I
X ~ 6 400 150 300 L 60 60 1 1 P I
X ~ 7 -400 50 300 R 60 60 1 1 P I
X ~ 8 400 50 300 L 60 60 1 1 P I
X ~ 9 -400 -50 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# VGA_V11-cache_DE15
#
DEF VGA_V11-cache_DE15 J 0 40 Y N 1 F N
F0 "J" 0 650 70 H V C CNN
F1 "VGA_V11-cache_DE15" 15 -685 70 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 DE15*
$ENDFPLIST
DRAW
C -120 -400 30 0 1 0 N
C -120 -200 30 0 1 0 N
C -120 0 30 0 1 0 N
C -120 200 30 0 1 0 N
C -120 400 30 0 1 0 N
C 0 -500 30 0 1 0 N
C 0 -300 30 0 1 0 N
C 0 -100 30 0 1 0 N
C 0 100 30 0 1 0 N
C 0 100 30 0 1 0 N
C 0 100 30 0 1 0 N
C 0 100 30 0 1 0 N
C 0 300 30 0 1 0 N
C 120 -400 30 0 1 0 N
C 120 -200 30 0 1 0 N
C 120 0 30 0 1 0 N
C 120 200 30 0 1 0 N
C 120 400 30 0 1 0 N
S -200 300 -30 300 0 1 0 N
P 2 0 1 0 -200 -540 -200 540 N
P 2 0 1 0 -200 -500 -30 -500 N
P 2 0 1 0 -200 -400 -150 -400 N
P 2 0 1 0 -200 -300 -30 -300 N
P 2 0 1 0 -200 -200 -150 -200 N
P 2 0 1 0 -200 -100 -30 -100 N
P 2 0 1 0 -200 0 -150 0 N
P 2 0 1 0 -200 100 -30 100 N
P 2 0 1 0 -200 100 -30 100 N
P 2 0 1 0 -200 200 -150 200 N
P 2 0 1 0 -200 400 -150 400 N
P 2 0 1 0 -140 -600 140 -510 N
P 2 0 1 0 -140 600 140 510 N
P 2 0 1 0 150 -400 200 -400 N
P 2 0 1 0 150 -200 200 -200 N
P 2 0 1 0 150 0 200 0 N
P 2 0 1 0 150 400 200 400 N
P 2 0 1 0 200 200 150 200 N
P 2 0 1 0 200 450 200 -450 N
P 4 0 1 0 -200 -540 -190 -570 -170 -590 -140 -600 N
P 4 0 1 0 -200 540 -190 570 -170 590 -140 600 N
P 4 0 1 0 140 -510 170 -500 190 -480 200 -450 N
P 4 0 1 0 140 510 170 500 190 480 200 450 N
X 1 1 -500 -400 300 R 60 60 1 1 P
X ~ 10 -500 300 300 R 50 50 1 1 P
X 11 11 500 -400 300 L 50 50 1 1 P
X 12 12 500 -200 300 L 50 50 1 1 P
X 13 13 500 0 300 L 50 50 1 1 P
X 14 14 500 200 300 L 50 50 1 1 P
X 15 15 500 400 300 L 50 50 1 1 P
X 2 2 -500 -200 300 R 60 60 1 1 P
X 3 3 -500 0 300 R 60 60 1 1 P
X 4 4 -500 200 300 R 60 60 1 1 P
X 5 5 -500 400 300 R 60 60 1 1 P
X P6 6 -500 -500 300 R 60 60 1 1 P
X P7 7 -500 -300 300 R 60 60 1 1 P
X P8 8 -500 -100 300 R 60 60 1 1 P
X P9 9 -500 100 300 R 60 60 1 1 P
ENDDRAW
ENDDEF
#
# VGA_V11-cache_R
#
DEF VGA_V11-cache_R R 0 0 N Y 1 F N
F0 "R" 80 0 40 V V C CNN
F1 "VGA_V11-cache_R" 7 1 40 V V C CNN
F2 "" -70 0 30 V V C CNN
F3 "" 0 0 30 H V C CNN
$FPLIST
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$ENDFPLIST
DRAW
S -40 150 40 -150 0 1 12 N
X ~ 1 0 250 100 D 60 60 1 1 P
X ~ 2 0 -250 100 U 60 60 1 1 P
ENDDRAW
ENDDEF
#
# VGA_V11-cache_RR9
#
DEF VGA_V11-cache_RR9 RR 0 40 Y N 1 F N
F0 "RR" 50 600 70 H V C CNN
F1 "VGA_V11-cache_RR9" 30 0 70 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 6 0 1 0 -50 -450 -50 550 50 550 100 500 100 -450 -50 -450 N
X COM 1 -350 500 300 R 60 60 1 1 P I
X 10 10 -350 -400 300 R 60 60 1 1 P I
X 2 2 -350 400 300 R 60 60 1 1 P I
X 3 3 -350 300 300 R 60 60 1 1 P I
X 4 4 -350 200 300 R 60 60 1 1 P I
X 5 5 -350 100 300 R 60 60 1 1 P I
X 6 6 -350 0 300 R 60 60 1 1 P I
X 7 7 -350 -100 300 R 60 60 1 1 P I
X 8 8 -350 -200 300 R 60 60 1 1 P I
X 9 9 -350 -300 300 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# VGA_V11-cache_S100_MALE
#
DEF VGA_V11-cache_S100_MALE P 0 40 Y Y 1 F N
F0 "P" 0 5050 60 H V C CNN
F1 "VGA_V11-cache_S100_MALE" 450 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -350 5000 350 -5000 0 1 0 N
X +8_V 1 -650 4950 300 R 60 60 1 1 W
X VI6* 10 -650 4050 300 R 60 60 1 1 B
X 0_V5 100 -650 -4950 300 R 60 60 1 1 W
X VI7* 11 -650 3950 300 R 60 60 1 1 B
X NMI* 12 -650 3850 300 R 60 60 1 1 B
X PWRFAIL* 13 -650 3750 300 R 60 60 1 1 B
X TMA3* 14 -650 3650 300 R 60 60 1 1 B
X A18 15 -650 3550 300 R 60 60 1 1 B
X A16 16 -650 3450 300 R 60 60 1 1 B
X A17 17 -650 3350 300 R 60 60 1 1 B
X SDSB* 18 -650 3250 300 R 60 60 1 1 B
X CDSB* 19 -650 3150 300 R 60 60 1 1 B
X +16_V 2 -650 4850 300 R 60 60 1 1 W
X 0_V1 20 -650 3050 300 R 60 60 1 1 B
X NDEF1 21 -650 2950 300 R 60 60 1 1 B
X ADSB* 22 -650 2850 300 R 60 60 1 1 B
X DODSB* 23 -650 2750 300 R 60 60 1 1 B
X PHI 24 -650 2650 300 R 60 60 1 1 B
X pSTVAL* 25 -650 2550 300 R 60 60 1 1 B
X pHDLA 26 -650 2450 300 R 60 60 1 1 B
X RFU_1 27 -650 2350 300 R 60 60 1 1 B
X RFU_2 28 -650 2250 300 R 60 60 1 1 B
X A5 29 -650 2150 300 R 60 60 1 1 B
X XRDY 3 -650 4750 300 R 60 60 1 1 B
X A4 30 -650 2050 300 R 60 60 1 1 B
X A3 31 -650 1950 300 R 60 60 1 1 B
X A15 32 -650 1850 300 R 60 60 1 1 B
X A12 33 -650 1750 300 R 60 60 1 1 B
X A9 34 -650 1650 300 R 60 60 1 1 B
X DO1_ED1 35 -650 1550 300 R 60 60 1 1 B
X DO0_ED0 36 -650 1450 300 R 60 60 1 1 B
X A10 37 -650 1350 300 R 60 60 1 1 B
X DO4_ED4 38 -650 1250 300 R 60 60 1 1 B
X DO5_ED5 39 -650 1150 300 R 60 60 1 1 B
X VIO* 4 -650 4650 300 R 60 60 1 1 B
X DO6_ED6 40 -650 1050 300 R 60 60 1 1 B
X D12_OD2 41 -650 950 300 R 60 60 1 1 B
X D13_OD3 42 -650 850 300 R 60 60 1 1 B
X D17_OD7 43 -650 750 300 R 60 60 1 1 B
X sM1 44 -650 650 300 R 60 60 1 1 B
X sOUT 45 -650 550 300 R 60 60 1 1 B
X sINP 46 -650 450 300 R 60 60 1 1 B
X sMEMR 47 -650 350 300 R 60 60 1 1 B
X sHLTA 48 -650 250 300 R 60 60 1 1 B
X CLOCK 49 -650 150 300 R 60 60 1 1 B
X VI1* 5 -650 4550 300 R 60 60 1 1 B
X 0_V2 50 -650 50 300 R 60 60 1 1 W
X +8_V 51 -650 -50 300 R 60 60 1 1 W
X -16_V 52 -650 -150 300 R 60 60 1 1 W
X 0_V3 53 -650 -250 300 R 60 60 1 1 B
X SLAVE_CLR* 54 -650 -350 300 R 60 60 1 1 B
X TMA0* 55 -650 -450 300 R 60 60 1 1 B
X TMA1* 56 -650 -550 300 R 60 60 1 1 B
X TMA2* 57 -650 -650 300 R 60 60 1 1 B
X sXTRQ* 58 -650 -750 300 R 60 60 1 1 B
X A19 59 -650 -850 300 R 60 60 1 1 B
X VI2* 6 -650 4450 300 R 60 60 1 1 B
X SIXTN* 60 -650 -950 300 R 60 60 1 1 B
X A20 61 -650 -1050 300 R 60 60 1 1 B
X A21 62 -650 -1150 300 R 60 60 1 1 B
X A22 63 -650 -1250 300 R 60 60 1 1 B
X A23 64 -650 -1350 300 R 60 60 1 1 B
X NDEF2 65 -650 -1450 300 R 60 60 1 1 B
X NDEF3 66 -650 -1550 300 R 60 60 1 1 B
X PHANTOM* 67 -650 -1650 300 R 60 60 1 1 B
X MWRT 68 -650 -1750 300 R 60 60 1 1 B
X RFU3 69 -650 -1850 300 R 60 60 1 1 B
X VI3* 7 -650 4350 300 R 60 60 1 1 B
X 0_V4 70 -650 -1950 300 R 60 60 1 1 B
X RFU4 71 -650 -2050 300 R 60 60 1 1 B
X RDY 72 -650 -2150 300 R 60 60 1 1 B
X INT* 73 -650 -2250 300 R 60 60 1 1 B
X HOLD* 74 -650 -2350 300 R 60 60 1 1 B
X RESET* 75 -650 -2450 300 R 60 60 1 1 B
X pSYNC 76 -650 -2550 300 R 60 60 1 1 B
X pWR* 77 -650 -2650 300 R 60 60 1 1 B
X pDBIN 78 -650 -2750 300 R 60 60 1 1 B
X A0 79 -650 -2850 300 R 60 60 1 1 B
X VI4* 8 -650 4250 300 R 60 60 1 1 B
X A1 80 -650 -2950 300 R 60 60 1 1 B
X A2 81 -650 -3050 300 R 60 60 1 1 B
X A6 82 -650 -3150 300 R 60 60 1 1 B
X A7 83 -650 -3250 300 R 60 60 1 1 B
X A8 84 -650 -3350 300 R 60 60 1 1 B
X A13 85 -650 -3450 300 R 60 60 1 1 B
X A14 86 -650 -3550 300 R 60 60 1 1 B
X A11 87 -650 -3650 300 R 60 60 1 1 B
X DO2_ED2 88 -650 -3750 300 R 60 60 1 1 B
X DO3_ED3 89 -650 -3850 300 R 60 60 1 1 B
X VI5* 9 -650 4150 300 R 60 60 1 1 B
X DO7_ED7 90 -650 -3950 300 R 60 60 1 1 B
X DI4_OD4 91 -650 -4050 300 R 60 60 1 1 B
X DI5_OD5 92 -650 -4150 300 R 60 60 1 1 B
X DI6_OD6 93 -650 -4250 300 R 60 60 1 1 B
X DI1_OD1 94 -650 -4350 300 R 60 60 1 1 B
X DI1_OD1 95 -650 -4450 300 R 60 60 1 1 B
X sINTA 96 -650 -4550 300 R 60 60 1 1 B
X sWO* 97 -650 -4650 300 R 60 60 1 1 B
X ERROR* 98 -650 -4750 300 R 60 60 1 1 B
X POC* 99 -650 -4850 300 R 60 60 1 1 B
ENDDRAW
ENDDEF
#
#End Library
