#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fca4d9edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fca4ddb330_0 .net "PC", 31 0, v000001fca4dd5f80_0;  1 drivers
v000001fca4ddbd30_0 .var "clk", 0 0;
v000001fca4ddb470_0 .net "clkout", 0 0, L_000001fca4e1e860;  1 drivers
v000001fca4ddbdd0_0 .net "cycles_consumed", 31 0, v000001fca4ddbbf0_0;  1 drivers
v000001fca4ddb510_0 .var "rst", 0 0;
S_000001fca4d45d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fca4d9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fca4db3190 .param/l "RType" 0 4 2, C4<000000>;
P_000001fca4db31c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fca4db3200 .param/l "addi" 0 4 8, C4<001000>;
P_000001fca4db3238 .param/l "addu" 0 4 5, C4<100001>;
P_000001fca4db3270 .param/l "and_" 0 4 5, C4<100100>;
P_000001fca4db32a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fca4db32e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fca4db3318 .param/l "bne" 0 4 10, C4<000101>;
P_000001fca4db3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fca4db3388 .param/l "j" 0 4 12, C4<000010>;
P_000001fca4db33c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fca4db33f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fca4db3430 .param/l "lw" 0 4 8, C4<100011>;
P_000001fca4db3468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fca4db34a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fca4db34d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fca4db3510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fca4db3548 .param/l "sll" 0 4 6, C4<000000>;
P_000001fca4db3580 .param/l "slt" 0 4 5, C4<101010>;
P_000001fca4db35b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fca4db35f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fca4db3628 .param/l "sub" 0 4 5, C4<100010>;
P_000001fca4db3660 .param/l "subu" 0 4 5, C4<100011>;
P_000001fca4db3698 .param/l "sw" 0 4 8, C4<101011>;
P_000001fca4db36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fca4db3708 .param/l "xori" 0 4 8, C4<001110>;
L_000001fca4e1e7f0 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1f4a0 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1ecc0 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1e780 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1eef0 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1f120 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1e710 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1f270 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1e860 .functor OR 1, v000001fca4ddbd30_0, v000001fca4da7140_0, C4<0>, C4<0>;
L_000001fca4e1e8d0 .functor OR 1, L_000001fca4ddd160, L_000001fca4ddd2a0, C4<0>, C4<0>;
L_000001fca4e1eb70 .functor AND 1, L_000001fca4ddd0c0, L_000001fca4ddd8e0, C4<1>, C4<1>;
L_000001fca4e1e940 .functor NOT 1, v000001fca4ddb510_0, C4<0>, C4<0>, C4<0>;
L_000001fca4e1ee80 .functor OR 1, L_000001fca4ddd340, L_000001fca4ddc800, C4<0>, C4<0>;
L_000001fca4e1ee10 .functor OR 1, L_000001fca4e1ee80, L_000001fca4ddda20, C4<0>, C4<0>;
L_000001fca4e1e9b0 .functor OR 1, L_000001fca4ddc9e0, L_000001fca4e77d40, C4<0>, C4<0>;
L_000001fca4e1ed30 .functor AND 1, L_000001fca4ddc940, L_000001fca4e1e9b0, C4<1>, C4<1>;
L_000001fca4e1eda0 .functor OR 1, L_000001fca4e78a60, L_000001fca4e78920, C4<0>, C4<0>;
L_000001fca4e1f2e0 .functor AND 1, L_000001fca4e77980, L_000001fca4e1eda0, C4<1>, C4<1>;
L_000001fca4e1f040 .functor NOT 1, L_000001fca4e1e860, C4<0>, C4<0>, C4<0>;
v000001fca4dd4c20_0 .net "ALUOp", 3 0, v000001fca4da61a0_0;  1 drivers
v000001fca4dd5580_0 .net "ALUResult", 31 0, v000001fca4dd4fe0_0;  1 drivers
v000001fca4dd6020_0 .net "ALUSrc", 0 0, v000001fca4da7820_0;  1 drivers
v000001fca4dd6730_0 .net "ALUin2", 31 0, L_000001fca4e77700;  1 drivers
v000001fca4dd80d0_0 .net "MemReadEn", 0 0, v000001fca4da6420_0;  1 drivers
v000001fca4dd6eb0_0 .net "MemWriteEn", 0 0, v000001fca4da78c0_0;  1 drivers
v000001fca4dd6410_0 .net "MemtoReg", 0 0, v000001fca4da6d80_0;  1 drivers
v000001fca4dd6c30_0 .net "PC", 31 0, v000001fca4dd5f80_0;  alias, 1 drivers
v000001fca4dd64b0_0 .net "PCPlus1", 31 0, L_000001fca4ddd480;  1 drivers
v000001fca4dd65f0_0 .net "PCsrc", 0 0, v000001fca4dd47c0_0;  1 drivers
v000001fca4dd7d10_0 .net "RegDst", 0 0, v000001fca4da7960_0;  1 drivers
v000001fca4dd7bd0_0 .net "RegWriteEn", 0 0, v000001fca4da6100_0;  1 drivers
v000001fca4dd7090_0 .net "WriteRegister", 4 0, L_000001fca4dddde0;  1 drivers
v000001fca4dd6d70_0 .net *"_ivl_0", 0 0, L_000001fca4e1e7f0;  1 drivers
L_000001fca4e1f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd78b0_0 .net/2u *"_ivl_10", 4 0, L_000001fca4e1f640;  1 drivers
L_000001fca4e1fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd67d0_0 .net *"_ivl_101", 15 0, L_000001fca4e1fa30;  1 drivers
v000001fca4dd6550_0 .net *"_ivl_102", 31 0, L_000001fca4ddd980;  1 drivers
L_000001fca4e1fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd6e10_0 .net *"_ivl_105", 25 0, L_000001fca4e1fa78;  1 drivers
L_000001fca4e1fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd6f50_0 .net/2u *"_ivl_106", 31 0, L_000001fca4e1fac0;  1 drivers
v000001fca4dd74f0_0 .net *"_ivl_108", 0 0, L_000001fca4ddd0c0;  1 drivers
L_000001fca4e1fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd7b30_0 .net/2u *"_ivl_110", 5 0, L_000001fca4e1fb08;  1 drivers
v000001fca4dd6cd0_0 .net *"_ivl_112", 0 0, L_000001fca4ddd8e0;  1 drivers
v000001fca4dd6ff0_0 .net *"_ivl_115", 0 0, L_000001fca4e1eb70;  1 drivers
v000001fca4dd7630_0 .net *"_ivl_116", 47 0, L_000001fca4ddce40;  1 drivers
L_000001fca4e1fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd7130_0 .net *"_ivl_119", 15 0, L_000001fca4e1fb50;  1 drivers
L_000001fca4e1f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca4dd7310_0 .net/2u *"_ivl_12", 5 0, L_000001fca4e1f688;  1 drivers
v000001fca4dd6690_0 .net *"_ivl_120", 47 0, L_000001fca4ddc4e0;  1 drivers
L_000001fca4e1fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd73b0_0 .net *"_ivl_123", 15 0, L_000001fca4e1fb98;  1 drivers
v000001fca4dd7450_0 .net *"_ivl_125", 0 0, L_000001fca4dddd40;  1 drivers
v000001fca4dd7590_0 .net *"_ivl_126", 31 0, L_000001fca4ddca80;  1 drivers
v000001fca4dd8170_0 .net *"_ivl_128", 47 0, L_000001fca4ddc620;  1 drivers
v000001fca4dd71d0_0 .net *"_ivl_130", 47 0, L_000001fca4ddd700;  1 drivers
v000001fca4dd62d0_0 .net *"_ivl_132", 47 0, L_000001fca4ddc6c0;  1 drivers
v000001fca4dd7810_0 .net *"_ivl_134", 47 0, L_000001fca4dddc00;  1 drivers
v000001fca4dd6910_0 .net *"_ivl_14", 0 0, L_000001fca4ddb010;  1 drivers
v000001fca4dd6370_0 .net *"_ivl_140", 0 0, L_000001fca4e1e940;  1 drivers
L_000001fca4e1fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd6870_0 .net/2u *"_ivl_142", 31 0, L_000001fca4e1fc28;  1 drivers
L_000001fca4e1fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fca4dd6b90_0 .net/2u *"_ivl_146", 5 0, L_000001fca4e1fd00;  1 drivers
v000001fca4dd7c70_0 .net *"_ivl_148", 0 0, L_000001fca4ddd340;  1 drivers
L_000001fca4e1fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fca4dd7db0_0 .net/2u *"_ivl_150", 5 0, L_000001fca4e1fd48;  1 drivers
v000001fca4dd76d0_0 .net *"_ivl_152", 0 0, L_000001fca4ddc800;  1 drivers
v000001fca4dd69b0_0 .net *"_ivl_155", 0 0, L_000001fca4e1ee80;  1 drivers
L_000001fca4e1fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fca4dd7270_0 .net/2u *"_ivl_156", 5 0, L_000001fca4e1fd90;  1 drivers
v000001fca4dd6a50_0 .net *"_ivl_158", 0 0, L_000001fca4ddda20;  1 drivers
L_000001fca4e1f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fca4dd79f0_0 .net/2u *"_ivl_16", 4 0, L_000001fca4e1f6d0;  1 drivers
v000001fca4dd6af0_0 .net *"_ivl_161", 0 0, L_000001fca4e1ee10;  1 drivers
L_000001fca4e1fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd7770_0 .net/2u *"_ivl_162", 15 0, L_000001fca4e1fdd8;  1 drivers
v000001fca4dd7950_0 .net *"_ivl_164", 31 0, L_000001fca4dde1a0;  1 drivers
v000001fca4dd7a90_0 .net *"_ivl_167", 0 0, L_000001fca4ddc8a0;  1 drivers
v000001fca4dd7e50_0 .net *"_ivl_168", 15 0, L_000001fca4ddd3e0;  1 drivers
v000001fca4dd7ef0_0 .net *"_ivl_170", 31 0, L_000001fca4dddac0;  1 drivers
v000001fca4dd7f90_0 .net *"_ivl_174", 31 0, L_000001fca4dddf20;  1 drivers
L_000001fca4e1fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd8030_0 .net *"_ivl_177", 25 0, L_000001fca4e1fe20;  1 drivers
L_000001fca4e1fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd8d80_0 .net/2u *"_ivl_178", 31 0, L_000001fca4e1fe68;  1 drivers
v000001fca4dd9fa0_0 .net *"_ivl_180", 0 0, L_000001fca4ddc940;  1 drivers
L_000001fca4e1feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd84c0_0 .net/2u *"_ivl_182", 5 0, L_000001fca4e1feb0;  1 drivers
v000001fca4dda040_0 .net *"_ivl_184", 0 0, L_000001fca4ddc9e0;  1 drivers
L_000001fca4e1fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fca4dd91e0_0 .net/2u *"_ivl_186", 5 0, L_000001fca4e1fef8;  1 drivers
v000001fca4dd9280_0 .net *"_ivl_188", 0 0, L_000001fca4e77d40;  1 drivers
v000001fca4dd8ba0_0 .net *"_ivl_19", 4 0, L_000001fca4ddab10;  1 drivers
v000001fca4dd9320_0 .net *"_ivl_191", 0 0, L_000001fca4e1e9b0;  1 drivers
v000001fca4dd8560_0 .net *"_ivl_193", 0 0, L_000001fca4e1ed30;  1 drivers
L_000001fca4e1ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9500_0 .net/2u *"_ivl_194", 5 0, L_000001fca4e1ff40;  1 drivers
v000001fca4dd8f60_0 .net *"_ivl_196", 0 0, L_000001fca4e782e0;  1 drivers
L_000001fca4e1ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fca4dda180_0 .net/2u *"_ivl_198", 31 0, L_000001fca4e1ff88;  1 drivers
L_000001fca4e1f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9f00_0 .net/2u *"_ivl_2", 5 0, L_000001fca4e1f5f8;  1 drivers
v000001fca4dd9460_0 .net *"_ivl_20", 4 0, L_000001fca4ddabb0;  1 drivers
v000001fca4dd9960_0 .net *"_ivl_200", 31 0, L_000001fca4e78420;  1 drivers
v000001fca4dda0e0_0 .net *"_ivl_204", 31 0, L_000001fca4e789c0;  1 drivers
L_000001fca4e1ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd8ec0_0 .net *"_ivl_207", 25 0, L_000001fca4e1ffd0;  1 drivers
L_000001fca4e20018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd96e0_0 .net/2u *"_ivl_208", 31 0, L_000001fca4e20018;  1 drivers
v000001fca4dd82e0_0 .net *"_ivl_210", 0 0, L_000001fca4e77980;  1 drivers
L_000001fca4e20060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd95a0_0 .net/2u *"_ivl_212", 5 0, L_000001fca4e20060;  1 drivers
v000001fca4dd86a0_0 .net *"_ivl_214", 0 0, L_000001fca4e78a60;  1 drivers
L_000001fca4e200a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9dc0_0 .net/2u *"_ivl_216", 5 0, L_000001fca4e200a8;  1 drivers
v000001fca4dd9640_0 .net *"_ivl_218", 0 0, L_000001fca4e78920;  1 drivers
v000001fca4dd9140_0 .net *"_ivl_221", 0 0, L_000001fca4e1eda0;  1 drivers
v000001fca4dd8e20_0 .net *"_ivl_223", 0 0, L_000001fca4e1f2e0;  1 drivers
L_000001fca4e200f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9a00_0 .net/2u *"_ivl_224", 5 0, L_000001fca4e200f0;  1 drivers
v000001fca4dd8600_0 .net *"_ivl_226", 0 0, L_000001fca4e77e80;  1 drivers
v000001fca4dd8380_0 .net *"_ivl_228", 31 0, L_000001fca4e79460;  1 drivers
v000001fca4dd8740_0 .net *"_ivl_24", 0 0, L_000001fca4e1ecc0;  1 drivers
L_000001fca4e1f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd8420_0 .net/2u *"_ivl_26", 4 0, L_000001fca4e1f718;  1 drivers
v000001fca4dd87e0_0 .net *"_ivl_29", 4 0, L_000001fca4ddb650;  1 drivers
v000001fca4dd8880_0 .net *"_ivl_32", 0 0, L_000001fca4e1e780;  1 drivers
L_000001fca4e1f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd8920_0 .net/2u *"_ivl_34", 4 0, L_000001fca4e1f760;  1 drivers
v000001fca4dd93c0_0 .net *"_ivl_37", 4 0, L_000001fca4ddb790;  1 drivers
v000001fca4dd8c40_0 .net *"_ivl_40", 0 0, L_000001fca4e1eef0;  1 drivers
L_000001fca4e1f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd89c0_0 .net/2u *"_ivl_42", 15 0, L_000001fca4e1f7a8;  1 drivers
v000001fca4dd9aa0_0 .net *"_ivl_45", 15 0, L_000001fca4ddcda0;  1 drivers
v000001fca4dd8ce0_0 .net *"_ivl_48", 0 0, L_000001fca4e1f120;  1 drivers
v000001fca4dd9000_0 .net *"_ivl_5", 5 0, L_000001fca4ddaed0;  1 drivers
L_000001fca4e1f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd90a0_0 .net/2u *"_ivl_50", 36 0, L_000001fca4e1f7f0;  1 drivers
L_000001fca4e1f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9780_0 .net/2u *"_ivl_52", 31 0, L_000001fca4e1f838;  1 drivers
v000001fca4dd8a60_0 .net *"_ivl_55", 4 0, L_000001fca4ddcc60;  1 drivers
v000001fca4dd9820_0 .net *"_ivl_56", 36 0, L_000001fca4ddcb20;  1 drivers
v000001fca4dd98c0_0 .net *"_ivl_58", 36 0, L_000001fca4ddc440;  1 drivers
v000001fca4dd8b00_0 .net *"_ivl_62", 0 0, L_000001fca4e1e710;  1 drivers
L_000001fca4e1f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9b40_0 .net/2u *"_ivl_64", 5 0, L_000001fca4e1f880;  1 drivers
v000001fca4dd9be0_0 .net *"_ivl_67", 5 0, L_000001fca4ddc580;  1 drivers
v000001fca4dd9c80_0 .net *"_ivl_70", 0 0, L_000001fca4e1f270;  1 drivers
L_000001fca4e1f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9d20_0 .net/2u *"_ivl_72", 57 0, L_000001fca4e1f8c8;  1 drivers
L_000001fca4e1f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd9e60_0 .net/2u *"_ivl_74", 31 0, L_000001fca4e1f910;  1 drivers
v000001fca4ddc0f0_0 .net *"_ivl_77", 25 0, L_000001fca4ddcbc0;  1 drivers
v000001fca4dda9d0_0 .net *"_ivl_78", 57 0, L_000001fca4ddc300;  1 drivers
v000001fca4ddb8d0_0 .net *"_ivl_8", 0 0, L_000001fca4e1f4a0;  1 drivers
v000001fca4ddc050_0 .net *"_ivl_80", 57 0, L_000001fca4ddd520;  1 drivers
L_000001fca4e1f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fca4dda610_0 .net/2u *"_ivl_84", 31 0, L_000001fca4e1f958;  1 drivers
L_000001fca4e1f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca4ddc190_0 .net/2u *"_ivl_88", 5 0, L_000001fca4e1f9a0;  1 drivers
v000001fca4ddbe70_0 .net *"_ivl_90", 0 0, L_000001fca4ddd160;  1 drivers
L_000001fca4e1f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fca4ddb0b0_0 .net/2u *"_ivl_92", 5 0, L_000001fca4e1f9e8;  1 drivers
v000001fca4ddb6f0_0 .net *"_ivl_94", 0 0, L_000001fca4ddd2a0;  1 drivers
v000001fca4dda430_0 .net *"_ivl_97", 0 0, L_000001fca4e1e8d0;  1 drivers
v000001fca4ddaf70_0 .net *"_ivl_98", 47 0, L_000001fca4ddc3a0;  1 drivers
v000001fca4ddbfb0_0 .net "adderResult", 31 0, L_000001fca4ddd660;  1 drivers
v000001fca4dda890_0 .net "address", 31 0, L_000001fca4ddcd00;  1 drivers
v000001fca4ddb150_0 .net "clk", 0 0, L_000001fca4e1e860;  alias, 1 drivers
v000001fca4ddbbf0_0 .var "cycles_consumed", 31 0;
v000001fca4ddb1f0_0 .net "extImm", 31 0, L_000001fca4dde060;  1 drivers
v000001fca4ddb3d0_0 .net "funct", 5 0, L_000001fca4ddd200;  1 drivers
v000001fca4dda4d0_0 .net "hlt", 0 0, v000001fca4da7140_0;  1 drivers
v000001fca4dda390_0 .net "imm", 15 0, L_000001fca4dddb60;  1 drivers
v000001fca4dda570_0 .net "immediate", 31 0, L_000001fca4e79140;  1 drivers
v000001fca4ddba10_0 .net "input_clk", 0 0, v000001fca4ddbd30_0;  1 drivers
v000001fca4dda6b0_0 .net "instruction", 31 0, L_000001fca4ddcee0;  1 drivers
v000001fca4dda750_0 .net "memoryReadData", 31 0, v000001fca4dd4ae0_0;  1 drivers
v000001fca4ddb290_0 .net "nextPC", 31 0, L_000001fca4ddd7a0;  1 drivers
v000001fca4ddaa70_0 .net "opcode", 5 0, L_000001fca4ddb5b0;  1 drivers
v000001fca4ddbb50_0 .net "rd", 4 0, L_000001fca4ddad90;  1 drivers
v000001fca4ddac50_0 .net "readData1", 31 0, L_000001fca4e1eb00;  1 drivers
v000001fca4dda7f0_0 .net "readData1_w", 31 0, L_000001fca4e79320;  1 drivers
v000001fca4dda2f0_0 .net "readData2", 31 0, L_000001fca4e1efd0;  1 drivers
v000001fca4ddbf10_0 .net "rs", 4 0, L_000001fca4ddae30;  1 drivers
v000001fca4ddb830_0 .net "rst", 0 0, v000001fca4ddb510_0;  1 drivers
v000001fca4ddacf0_0 .net "rt", 4 0, L_000001fca4dddca0;  1 drivers
v000001fca4ddb970_0 .net "shamt", 31 0, L_000001fca4dde100;  1 drivers
v000001fca4ddbab0_0 .net "wire_instruction", 31 0, L_000001fca4e1ef60;  1 drivers
v000001fca4ddbc90_0 .net "writeData", 31 0, L_000001fca4e77840;  1 drivers
v000001fca4dda930_0 .net "zero", 0 0, L_000001fca4e78ce0;  1 drivers
L_000001fca4ddaed0 .part L_000001fca4ddcee0, 26, 6;
L_000001fca4ddb5b0 .functor MUXZ 6, L_000001fca4ddaed0, L_000001fca4e1f5f8, L_000001fca4e1e7f0, C4<>;
L_000001fca4ddb010 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1f688;
L_000001fca4ddab10 .part L_000001fca4ddcee0, 11, 5;
L_000001fca4ddabb0 .functor MUXZ 5, L_000001fca4ddab10, L_000001fca4e1f6d0, L_000001fca4ddb010, C4<>;
L_000001fca4ddad90 .functor MUXZ 5, L_000001fca4ddabb0, L_000001fca4e1f640, L_000001fca4e1f4a0, C4<>;
L_000001fca4ddb650 .part L_000001fca4ddcee0, 21, 5;
L_000001fca4ddae30 .functor MUXZ 5, L_000001fca4ddb650, L_000001fca4e1f718, L_000001fca4e1ecc0, C4<>;
L_000001fca4ddb790 .part L_000001fca4ddcee0, 16, 5;
L_000001fca4dddca0 .functor MUXZ 5, L_000001fca4ddb790, L_000001fca4e1f760, L_000001fca4e1e780, C4<>;
L_000001fca4ddcda0 .part L_000001fca4ddcee0, 0, 16;
L_000001fca4dddb60 .functor MUXZ 16, L_000001fca4ddcda0, L_000001fca4e1f7a8, L_000001fca4e1eef0, C4<>;
L_000001fca4ddcc60 .part L_000001fca4ddcee0, 6, 5;
L_000001fca4ddcb20 .concat [ 5 32 0 0], L_000001fca4ddcc60, L_000001fca4e1f838;
L_000001fca4ddc440 .functor MUXZ 37, L_000001fca4ddcb20, L_000001fca4e1f7f0, L_000001fca4e1f120, C4<>;
L_000001fca4dde100 .part L_000001fca4ddc440, 0, 32;
L_000001fca4ddc580 .part L_000001fca4ddcee0, 0, 6;
L_000001fca4ddd200 .functor MUXZ 6, L_000001fca4ddc580, L_000001fca4e1f880, L_000001fca4e1e710, C4<>;
L_000001fca4ddcbc0 .part L_000001fca4ddcee0, 0, 26;
L_000001fca4ddc300 .concat [ 26 32 0 0], L_000001fca4ddcbc0, L_000001fca4e1f910;
L_000001fca4ddd520 .functor MUXZ 58, L_000001fca4ddc300, L_000001fca4e1f8c8, L_000001fca4e1f270, C4<>;
L_000001fca4ddcd00 .part L_000001fca4ddd520, 0, 32;
L_000001fca4ddd480 .arith/sum 32, v000001fca4dd5f80_0, L_000001fca4e1f958;
L_000001fca4ddd160 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1f9a0;
L_000001fca4ddd2a0 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1f9e8;
L_000001fca4ddc3a0 .concat [ 32 16 0 0], L_000001fca4ddcd00, L_000001fca4e1fa30;
L_000001fca4ddd980 .concat [ 6 26 0 0], L_000001fca4ddb5b0, L_000001fca4e1fa78;
L_000001fca4ddd0c0 .cmp/eq 32, L_000001fca4ddd980, L_000001fca4e1fac0;
L_000001fca4ddd8e0 .cmp/eq 6, L_000001fca4ddd200, L_000001fca4e1fb08;
L_000001fca4ddce40 .concat [ 32 16 0 0], L_000001fca4e1eb00, L_000001fca4e1fb50;
L_000001fca4ddc4e0 .concat [ 32 16 0 0], v000001fca4dd5f80_0, L_000001fca4e1fb98;
L_000001fca4dddd40 .part L_000001fca4dddb60, 15, 1;
LS_000001fca4ddca80_0_0 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_4 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_8 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_12 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_16 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_20 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_24 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_0_28 .concat [ 1 1 1 1], L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40, L_000001fca4dddd40;
LS_000001fca4ddca80_1_0 .concat [ 4 4 4 4], LS_000001fca4ddca80_0_0, LS_000001fca4ddca80_0_4, LS_000001fca4ddca80_0_8, LS_000001fca4ddca80_0_12;
LS_000001fca4ddca80_1_4 .concat [ 4 4 4 4], LS_000001fca4ddca80_0_16, LS_000001fca4ddca80_0_20, LS_000001fca4ddca80_0_24, LS_000001fca4ddca80_0_28;
L_000001fca4ddca80 .concat [ 16 16 0 0], LS_000001fca4ddca80_1_0, LS_000001fca4ddca80_1_4;
L_000001fca4ddc620 .concat [ 16 32 0 0], L_000001fca4dddb60, L_000001fca4ddca80;
L_000001fca4ddd700 .arith/sum 48, L_000001fca4ddc4e0, L_000001fca4ddc620;
L_000001fca4ddc6c0 .functor MUXZ 48, L_000001fca4ddd700, L_000001fca4ddce40, L_000001fca4e1eb70, C4<>;
L_000001fca4dddc00 .functor MUXZ 48, L_000001fca4ddc6c0, L_000001fca4ddc3a0, L_000001fca4e1e8d0, C4<>;
L_000001fca4ddd660 .part L_000001fca4dddc00, 0, 32;
L_000001fca4ddd7a0 .functor MUXZ 32, L_000001fca4ddd480, L_000001fca4ddd660, v000001fca4dd47c0_0, C4<>;
L_000001fca4ddcee0 .functor MUXZ 32, L_000001fca4e1ef60, L_000001fca4e1fc28, L_000001fca4e1e940, C4<>;
L_000001fca4ddd340 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1fd00;
L_000001fca4ddc800 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1fd48;
L_000001fca4ddda20 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1fd90;
L_000001fca4dde1a0 .concat [ 16 16 0 0], L_000001fca4dddb60, L_000001fca4e1fdd8;
L_000001fca4ddc8a0 .part L_000001fca4dddb60, 15, 1;
LS_000001fca4ddd3e0_0_0 .concat [ 1 1 1 1], L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0;
LS_000001fca4ddd3e0_0_4 .concat [ 1 1 1 1], L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0;
LS_000001fca4ddd3e0_0_8 .concat [ 1 1 1 1], L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0;
LS_000001fca4ddd3e0_0_12 .concat [ 1 1 1 1], L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0, L_000001fca4ddc8a0;
L_000001fca4ddd3e0 .concat [ 4 4 4 4], LS_000001fca4ddd3e0_0_0, LS_000001fca4ddd3e0_0_4, LS_000001fca4ddd3e0_0_8, LS_000001fca4ddd3e0_0_12;
L_000001fca4dddac0 .concat [ 16 16 0 0], L_000001fca4dddb60, L_000001fca4ddd3e0;
L_000001fca4dde060 .functor MUXZ 32, L_000001fca4dddac0, L_000001fca4dde1a0, L_000001fca4e1ee10, C4<>;
L_000001fca4dddf20 .concat [ 6 26 0 0], L_000001fca4ddb5b0, L_000001fca4e1fe20;
L_000001fca4ddc940 .cmp/eq 32, L_000001fca4dddf20, L_000001fca4e1fe68;
L_000001fca4ddc9e0 .cmp/eq 6, L_000001fca4ddd200, L_000001fca4e1feb0;
L_000001fca4e77d40 .cmp/eq 6, L_000001fca4ddd200, L_000001fca4e1fef8;
L_000001fca4e782e0 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e1ff40;
L_000001fca4e78420 .functor MUXZ 32, L_000001fca4dde060, L_000001fca4e1ff88, L_000001fca4e782e0, C4<>;
L_000001fca4e79140 .functor MUXZ 32, L_000001fca4e78420, L_000001fca4dde100, L_000001fca4e1ed30, C4<>;
L_000001fca4e789c0 .concat [ 6 26 0 0], L_000001fca4ddb5b0, L_000001fca4e1ffd0;
L_000001fca4e77980 .cmp/eq 32, L_000001fca4e789c0, L_000001fca4e20018;
L_000001fca4e78a60 .cmp/eq 6, L_000001fca4ddd200, L_000001fca4e20060;
L_000001fca4e78920 .cmp/eq 6, L_000001fca4ddd200, L_000001fca4e200a8;
L_000001fca4e77e80 .cmp/eq 6, L_000001fca4ddb5b0, L_000001fca4e200f0;
L_000001fca4e79460 .functor MUXZ 32, L_000001fca4e1eb00, v000001fca4dd5f80_0, L_000001fca4e77e80, C4<>;
L_000001fca4e79320 .functor MUXZ 32, L_000001fca4e79460, L_000001fca4e1efd0, L_000001fca4e1f2e0, C4<>;
S_000001fca4d45ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fca4d95da0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fca4e1ebe0 .functor NOT 1, v000001fca4da7820_0, C4<0>, C4<0>, C4<0>;
v000001fca4da5fc0_0 .net *"_ivl_0", 0 0, L_000001fca4e1ebe0;  1 drivers
v000001fca4da7aa0_0 .net "in1", 31 0, L_000001fca4e1efd0;  alias, 1 drivers
v000001fca4da75a0_0 .net "in2", 31 0, L_000001fca4e79140;  alias, 1 drivers
v000001fca4da6c40_0 .net "out", 31 0, L_000001fca4e77700;  alias, 1 drivers
v000001fca4da6240_0 .net "s", 0 0, v000001fca4da7820_0;  alias, 1 drivers
L_000001fca4e77700 .functor MUXZ 32, L_000001fca4e79140, L_000001fca4e1efd0, L_000001fca4e1ebe0, C4<>;
S_000001fca4cd69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fca4e10090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fca4e100c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fca4e10100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fca4e10138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fca4e10170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fca4e101a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fca4e101e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fca4e10218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fca4e10250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fca4e10288 .param/l "j" 0 4 12, C4<000010>;
P_000001fca4e102c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fca4e102f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fca4e10330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fca4e10368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fca4e103a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fca4e103d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fca4e10410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fca4e10448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fca4e10480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fca4e104b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fca4e104f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fca4e10528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fca4e10560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fca4e10598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fca4e105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fca4e10608 .param/l "xori" 0 4 8, C4<001110>;
v000001fca4da61a0_0 .var "ALUOp", 3 0;
v000001fca4da7820_0 .var "ALUSrc", 0 0;
v000001fca4da6420_0 .var "MemReadEn", 0 0;
v000001fca4da78c0_0 .var "MemWriteEn", 0 0;
v000001fca4da6d80_0 .var "MemtoReg", 0 0;
v000001fca4da7960_0 .var "RegDst", 0 0;
v000001fca4da6100_0 .var "RegWriteEn", 0 0;
v000001fca4da6a60_0 .net "funct", 5 0, L_000001fca4ddd200;  alias, 1 drivers
v000001fca4da7140_0 .var "hlt", 0 0;
v000001fca4da7a00_0 .net "opcode", 5 0, L_000001fca4ddb5b0;  alias, 1 drivers
v000001fca4da7c80_0 .net "rst", 0 0, v000001fca4ddb510_0;  alias, 1 drivers
E_000001fca4d95160 .event anyedge, v000001fca4da7c80_0, v000001fca4da7a00_0, v000001fca4da6a60_0;
S_000001fca4cd6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fca4d95b20 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fca4e1ef60 .functor BUFZ 32, L_000001fca4dddfc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fca4da6ce0_0 .net "Data_Out", 31 0, L_000001fca4e1ef60;  alias, 1 drivers
v000001fca4da64c0 .array "InstMem", 0 1023, 31 0;
v000001fca4da6e20_0 .net *"_ivl_0", 31 0, L_000001fca4dddfc0;  1 drivers
v000001fca4da62e0_0 .net *"_ivl_3", 9 0, L_000001fca4ddcf80;  1 drivers
v000001fca4da6380_0 .net *"_ivl_4", 11 0, L_000001fca4ddc760;  1 drivers
L_000001fca4e1fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fca4da6f60_0 .net *"_ivl_7", 1 0, L_000001fca4e1fbe0;  1 drivers
v000001fca4da6ec0_0 .net "addr", 31 0, v000001fca4dd5f80_0;  alias, 1 drivers
v000001fca4da6600_0 .var/i "i", 31 0;
L_000001fca4dddfc0 .array/port v000001fca4da64c0, L_000001fca4ddc760;
L_000001fca4ddcf80 .part v000001fca4dd5f80_0, 0, 10;
L_000001fca4ddc760 .concat [ 10 2 0 0], L_000001fca4ddcf80, L_000001fca4e1fbe0;
S_000001fca4d453d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fca4e1eb00 .functor BUFZ 32, L_000001fca4ddd5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fca4e1efd0 .functor BUFZ 32, L_000001fca4ddd020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fca4da66a0_0 .net *"_ivl_0", 31 0, L_000001fca4ddd5c0;  1 drivers
v000001fca4da7500_0 .net *"_ivl_10", 6 0, L_000001fca4ddde80;  1 drivers
L_000001fca4e1fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fca4d85380_0 .net *"_ivl_13", 1 0, L_000001fca4e1fcb8;  1 drivers
v000001fca4d848e0_0 .net *"_ivl_2", 6 0, L_000001fca4ddd840;  1 drivers
L_000001fca4e1fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fca4dd4e00_0 .net *"_ivl_5", 1 0, L_000001fca4e1fc70;  1 drivers
v000001fca4dd4cc0_0 .net *"_ivl_8", 31 0, L_000001fca4ddd020;  1 drivers
v000001fca4dd45e0_0 .net "clk", 0 0, L_000001fca4e1e860;  alias, 1 drivers
v000001fca4dd60c0_0 .var/i "i", 31 0;
v000001fca4dd4360_0 .net "readData1", 31 0, L_000001fca4e1eb00;  alias, 1 drivers
v000001fca4dd5760_0 .net "readData2", 31 0, L_000001fca4e1efd0;  alias, 1 drivers
v000001fca4dd4680_0 .net "readRegister1", 4 0, L_000001fca4ddae30;  alias, 1 drivers
v000001fca4dd5a80_0 .net "readRegister2", 4 0, L_000001fca4dddca0;  alias, 1 drivers
v000001fca4dd58a0 .array "registers", 31 0, 31 0;
v000001fca4dd5800_0 .net "rst", 0 0, v000001fca4ddb510_0;  alias, 1 drivers
v000001fca4dd6160_0 .net "we", 0 0, v000001fca4da6100_0;  alias, 1 drivers
v000001fca4dd4720_0 .net "writeData", 31 0, L_000001fca4e77840;  alias, 1 drivers
v000001fca4dd5080_0 .net "writeRegister", 4 0, L_000001fca4dddde0;  alias, 1 drivers
E_000001fca4d95560/0 .event negedge, v000001fca4da7c80_0;
E_000001fca4d95560/1 .event posedge, v000001fca4dd45e0_0;
E_000001fca4d95560 .event/or E_000001fca4d95560/0, E_000001fca4d95560/1;
L_000001fca4ddd5c0 .array/port v000001fca4dd58a0, L_000001fca4ddd840;
L_000001fca4ddd840 .concat [ 5 2 0 0], L_000001fca4ddae30, L_000001fca4e1fc70;
L_000001fca4ddd020 .array/port v000001fca4dd58a0, L_000001fca4ddde80;
L_000001fca4ddde80 .concat [ 5 2 0 0], L_000001fca4dddca0, L_000001fca4e1fcb8;
S_000001fca4d45560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fca4d453d0;
 .timescale 0 0;
v000001fca4da7460_0 .var/i "i", 31 0;
S_000001fca4d2e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fca4d95ba0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fca4e1ec50 .functor NOT 1, v000001fca4da7960_0, C4<0>, C4<0>, C4<0>;
v000001fca4dd4400_0 .net *"_ivl_0", 0 0, L_000001fca4e1ec50;  1 drivers
v000001fca4dd5b20_0 .net "in1", 4 0, L_000001fca4dddca0;  alias, 1 drivers
v000001fca4dd5120_0 .net "in2", 4 0, L_000001fca4ddad90;  alias, 1 drivers
v000001fca4dd54e0_0 .net "out", 4 0, L_000001fca4dddde0;  alias, 1 drivers
v000001fca4dd4d60_0 .net "s", 0 0, v000001fca4da7960_0;  alias, 1 drivers
L_000001fca4dddde0 .functor MUXZ 5, L_000001fca4ddad90, L_000001fca4dddca0, L_000001fca4e1ec50, C4<>;
S_000001fca4d2e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fca4d970e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fca4e1f0b0 .functor NOT 1, v000001fca4da6d80_0, C4<0>, C4<0>, C4<0>;
v000001fca4dd44a0_0 .net *"_ivl_0", 0 0, L_000001fca4e1f0b0;  1 drivers
v000001fca4dd56c0_0 .net "in1", 31 0, v000001fca4dd4fe0_0;  alias, 1 drivers
v000001fca4dd4ea0_0 .net "in2", 31 0, v000001fca4dd4ae0_0;  alias, 1 drivers
v000001fca4dd4540_0 .net "out", 31 0, L_000001fca4e77840;  alias, 1 drivers
v000001fca4dd5c60_0 .net "s", 0 0, v000001fca4da6d80_0;  alias, 1 drivers
L_000001fca4e77840 .functor MUXZ 32, v000001fca4dd4ae0_0, v000001fca4dd4fe0_0, L_000001fca4e1f0b0, C4<>;
S_000001fca4d73200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fca4d73390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fca4d733c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001fca4d73400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fca4d73438 .param/l "OR" 0 9 12, C4<0011>;
P_000001fca4d73470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fca4d734a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fca4d734e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fca4d73518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fca4d73550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fca4d73588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fca4d735c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fca4d735f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fca4e20138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca4dd5ee0_0 .net/2u *"_ivl_0", 31 0, L_000001fca4e20138;  1 drivers
v000001fca4dd4f40_0 .net "opSel", 3 0, v000001fca4da61a0_0;  alias, 1 drivers
v000001fca4dd4900_0 .net "operand1", 31 0, L_000001fca4e79320;  alias, 1 drivers
v000001fca4dd5d00_0 .net "operand2", 31 0, L_000001fca4e77700;  alias, 1 drivers
v000001fca4dd4fe0_0 .var "result", 31 0;
v000001fca4dd4b80_0 .net "zero", 0 0, L_000001fca4e78ce0;  alias, 1 drivers
E_000001fca4d96960 .event anyedge, v000001fca4da61a0_0, v000001fca4dd4900_0, v000001fca4da6c40_0;
L_000001fca4e78ce0 .cmp/eq 32, v000001fca4dd4fe0_0, L_000001fca4e20138;
S_000001fca4d5b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fca4e11660 .param/l "RType" 0 4 2, C4<000000>;
P_000001fca4e11698 .param/l "add" 0 4 5, C4<100000>;
P_000001fca4e116d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fca4e11708 .param/l "addu" 0 4 5, C4<100001>;
P_000001fca4e11740 .param/l "and_" 0 4 5, C4<100100>;
P_000001fca4e11778 .param/l "andi" 0 4 8, C4<001100>;
P_000001fca4e117b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fca4e117e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fca4e11820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fca4e11858 .param/l "j" 0 4 12, C4<000010>;
P_000001fca4e11890 .param/l "jal" 0 4 12, C4<000011>;
P_000001fca4e118c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fca4e11900 .param/l "lw" 0 4 8, C4<100011>;
P_000001fca4e11938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fca4e11970 .param/l "or_" 0 4 5, C4<100101>;
P_000001fca4e119a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fca4e119e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fca4e11a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001fca4e11a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001fca4e11a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001fca4e11ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fca4e11af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fca4e11b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001fca4e11b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001fca4e11ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fca4e11bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001fca4dd47c0_0 .var "PCsrc", 0 0;
v000001fca4dd59e0_0 .net "funct", 5 0, L_000001fca4ddd200;  alias, 1 drivers
v000001fca4dd4a40_0 .net "opcode", 5 0, L_000001fca4ddb5b0;  alias, 1 drivers
v000001fca4dd4860_0 .net "operand1", 31 0, L_000001fca4e1eb00;  alias, 1 drivers
v000001fca4dd49a0_0 .net "operand2", 31 0, L_000001fca4e77700;  alias, 1 drivers
v000001fca4dd5620_0 .net "rst", 0 0, v000001fca4ddb510_0;  alias, 1 drivers
E_000001fca4d968a0/0 .event anyedge, v000001fca4da7c80_0, v000001fca4da7a00_0, v000001fca4dd4360_0, v000001fca4da6c40_0;
E_000001fca4d968a0/1 .event anyedge, v000001fca4da6a60_0;
E_000001fca4d968a0 .event/or E_000001fca4d968a0/0, E_000001fca4d968a0/1;
S_000001fca4d5ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fca4dd5da0 .array "DataMem", 0 1023, 31 0;
v000001fca4dd5940_0 .net "address", 31 0, v000001fca4dd4fe0_0;  alias, 1 drivers
v000001fca4dd5bc0_0 .net "clock", 0 0, L_000001fca4e1f040;  1 drivers
v000001fca4dd42c0_0 .net "data", 31 0, L_000001fca4e1efd0;  alias, 1 drivers
v000001fca4dd5440_0 .var/i "i", 31 0;
v000001fca4dd4ae0_0 .var "q", 31 0;
v000001fca4dd51c0_0 .net "rden", 0 0, v000001fca4da6420_0;  alias, 1 drivers
v000001fca4dd5e40_0 .net "wren", 0 0, v000001fca4da78c0_0;  alias, 1 drivers
E_000001fca4d96260 .event posedge, v000001fca4dd5bc0_0;
S_000001fca4e11c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fca4d45d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fca4d96aa0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fca4dd5260_0 .net "PCin", 31 0, L_000001fca4ddd7a0;  alias, 1 drivers
v000001fca4dd5f80_0 .var "PCout", 31 0;
v000001fca4dd53a0_0 .net "clk", 0 0, L_000001fca4e1e860;  alias, 1 drivers
v000001fca4dd5300_0 .net "rst", 0 0, v000001fca4ddb510_0;  alias, 1 drivers
    .scope S_000001fca4d5b890;
T_0 ;
    %wait E_000001fca4d968a0;
    %load/vec4 v000001fca4dd5620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca4dd47c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fca4dd4a40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fca4dd4860_0;
    %load/vec4 v000001fca4dd49a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fca4dd4a40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fca4dd4860_0;
    %load/vec4 v000001fca4dd49a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fca4dd4a40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fca4dd4a40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fca4dd4a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fca4dd59e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fca4dd47c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fca4e11c20;
T_1 ;
    %wait E_000001fca4d95560;
    %load/vec4 v000001fca4dd5300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fca4dd5f80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fca4dd5260_0;
    %assign/vec4 v000001fca4dd5f80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fca4cd6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca4da6600_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fca4da6600_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fca4da6600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %load/vec4 v000001fca4da6600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca4da6600_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4da64c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fca4cd69c0;
T_3 ;
    %wait E_000001fca4d95160;
    %load/vec4 v000001fca4da7c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fca4da7140_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca4da78c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca4da6d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca4da6420_0, 0;
    %assign/vec4 v000001fca4da7960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fca4da7140_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fca4da61a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fca4da7820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca4da6100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca4da78c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca4da6d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca4da6420_0, 0, 1;
    %store/vec4 v000001fca4da7960_0, 0, 1;
    %load/vec4 v000001fca4da7a00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7140_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %load/vec4 v000001fca4da6a60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca4da7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da6d80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca4da7820_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca4da61a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fca4d453d0;
T_4 ;
    %wait E_000001fca4d95560;
    %fork t_1, S_000001fca4d45560;
    %jmp t_0;
    .scope S_000001fca4d45560;
t_1 ;
    %load/vec4 v000001fca4dd5800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca4da7460_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fca4da7460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fca4da7460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4dd58a0, 0, 4;
    %load/vec4 v000001fca4da7460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca4da7460_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fca4dd6160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fca4dd4720_0;
    %load/vec4 v000001fca4dd5080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4dd58a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4dd58a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fca4d453d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fca4d453d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca4dd60c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fca4dd60c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fca4dd60c0_0;
    %ix/getv/s 4, v000001fca4dd60c0_0;
    %load/vec4a v000001fca4dd58a0, 4;
    %ix/getv/s 4, v000001fca4dd60c0_0;
    %load/vec4a v000001fca4dd58a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fca4dd60c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca4dd60c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fca4d73200;
T_6 ;
    %wait E_000001fca4d96960;
    %load/vec4 v000001fca4dd4f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %add;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %sub;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %and;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %or;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %xor;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %or;
    %inv;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fca4dd4900_0;
    %load/vec4 v000001fca4dd5d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fca4dd5d00_0;
    %load/vec4 v000001fca4dd4900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fca4dd4900_0;
    %ix/getv 4, v000001fca4dd5d00_0;
    %shiftl 4;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fca4dd4900_0;
    %ix/getv 4, v000001fca4dd5d00_0;
    %shiftr 4;
    %assign/vec4 v000001fca4dd4fe0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fca4d5ba20;
T_7 ;
    %wait E_000001fca4d96260;
    %load/vec4 v000001fca4dd51c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fca4dd5940_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fca4dd5da0, 4;
    %assign/vec4 v000001fca4dd4ae0_0, 0;
T_7.0 ;
    %load/vec4 v000001fca4dd5e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fca4dd42c0_0;
    %ix/getv 3, v000001fca4dd5940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4dd5da0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fca4d5ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca4dd5440_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fca4dd5440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fca4dd5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca4dd5da0, 0, 4;
    %load/vec4 v000001fca4dd5440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca4dd5440_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fca4d5ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca4dd5440_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fca4dd5440_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fca4dd5440_0;
    %load/vec4a v000001fca4dd5da0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fca4dd5440_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fca4dd5440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca4dd5440_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fca4d45d10;
T_10 ;
    %wait E_000001fca4d95560;
    %load/vec4 v000001fca4ddb830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fca4ddbbf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fca4ddbbf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fca4ddbbf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fca4d9edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca4ddbd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca4ddb510_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fca4d9edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fca4ddbd30_0;
    %inv;
    %assign/vec4 v000001fca4ddbd30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fca4d9edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fca4ddb510_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca4ddb510_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fca4ddbdd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
