
/*
Copyright (c) 2020. RISC-V International. All rights reserved.
SPDX-License-Identifier: BSD-3-Clause

Developed By: Ubaid Rehman - https://github.com/itsubaidrehman
Date :  January 3, 2025
Description: This test verifies the sltiu instruction as a hint whatever the value in the register and imm field, 
              rd should be zero and there should be no architectural change.
              */
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*Zicsr);def TEST_CASE_1=True;",sltiu)

RVTEST_SIGBASE( x3,signature_x3_1)


RVTEST_SIGBASE( x31,signature_x31_1)
TEST_STORE_GPRS_AND_STATUS(x31)


inst_0:
// opcode: sltiu ; op1:x23; dest:x28; op1val:0x400;  immval:0x0
TEST_IMM_OP( sltiu,x0, x23, 0x0, 0x400, 0x0, x3, 0, x18)

inst_1:
// opcode: sltiu ; op1:x2; dest:x2; op1val:0x800;  immval:0xfff
TEST_IMM_OP( sltiu,x0, x2, 0x1, 0x800, 0xfff, x3, 4, x18)

inst_2:
// opcode: sltiu ; op1:x3; dest:x25; op1val:0x4;  immval:0x1
TEST_IMM_OP( sltiu,x0, x8, 0x0, 0x4, 0x1, x3, 8, x18)

inst_3:
// opcode: sltiu ; op1:x19; dest:x11; op1val:0x0;  immval:0x6
TEST_IMM_OP( sltiu,x0, x19, 0x1, 0x0, 0x6, x3, 12, x18)

inst_4:
// opcode: sltiu ; op1:x14; dest:x15; op1val:0xffffffff;  immval:0x2c
TEST_IMM_OP( sltiu,x0, x14, 0x0, 0xffffffff, 0x2c, x3, 16, x18)

inst_5:
// opcode: sltiu ; op1:x13; dest:x4; op1val:0x1;  immval:0x0
TEST_IMM_OP( sltiu,x0, x13, 0x0, 0x1, 0x0, x3, 20, x18)

inst_6:
// opcode: sltiu ; op1:x26; dest:x3; op1val:0xd;  immval:0xd
TEST_IMM_OP( sltiu,x0, x26, 0x0, 0xd, 0xd, x3, 24, x18)

inst_7:
// opcode: sltiu ; op1:x20; dest:x29; op1val:0xaaaaaaaa;  immval:0x2
TEST_IMM_OP( sltiu,x0, x20, 0x0, 0xaaaaaaaa, 0x2, x3, 28, x18)

inst_8:
// opcode: sltiu ; op1:x27; dest:x16; op1val:0x7fffffff;  immval:0x4
TEST_IMM_OP( sltiu,x0, x27, 0x0, 0x7fffffff, 0x4, x3, 32, x18)

inst_9:
// opcode: sltiu ; op1:x17; dest:x20; op1val:0xfeffffff;  immval:0x8
TEST_IMM_OP( sltiu,x0, x17, 0x0, 0xfeffffff, 0x8, x3, 36, x18)

inst_10:
// opcode: sltiu ; op1:x31; dest:x8; op1val:0x800;  immval:0x10
TEST_IMM_OP( sltiu,x0, x31, 0x0, 0x800, 0x10, x3, 40, x18)

inst_11:
// opcode: sltiu ; op1:x24; dest:x23; op1val:0xc;  immval:0x20
TEST_IMM_OP( sltiu,x0, x24, 0x1, 0xc, 0x20, x3, 44, x18)

inst_12:
// opcode: sltiu ; op1:x25; dest:x26; op1val:0x55555555;  immval:0x40
TEST_IMM_OP( sltiu,x0, x25, 0x0, 0x55555555, 0x40, x3, 48, x18)

inst_13:
// opcode: sltiu ; op1:x22; dest:x6; op1val:0x80000;  immval:0x80
TEST_IMM_OP( sltiu,x0, x22, 0x0, 0x80000, 0x80, x3, 52, x18)

inst_14:
// opcode: sltiu ; op1:x12; dest:x5; op1val:0xfffffff7;  immval:0x100
TEST_IMM_OP( sltiu,x0, x12, 0x0, 0xfffffff7, 0x100, x3, 56, x18)

inst_15:
// opcode: sltiu ; op1:x9; dest:x1; op1val:0x80000000;  immval:0x200
TEST_IMM_OP( sltiu,x0, x9, 0x0, 0x80000000, 0x200, x3, 60, x18)

inst_16:
// opcode: sltiu ; op1:x28; dest:x10; op1val:0xfffbffff;  immval:0x400
TEST_IMM_OP( sltiu,x0, x28, 0x0, 0xfffbffff, 0x400, x3, 64, x18)

inst_17:
// opcode: sltiu ; op1:x21; dest:x31; op1val:0x0;  immval:0x800
TEST_IMM_OP( sltiu,x0, x21, 0x1, 0x0, 0x800, x3, 68, x3)


RVTEST_SIGBASE( x30,signature_x30_1)
TEST_STORE_GPRS_AND_STATUS(x30)

#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4

rvtest_data:
.word 0xbabecafe
.word 0xbabecafe
.word 0xbabecafe
.word 0xbabecafe
RVTEST_DATA_END


RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x31_1:
    .fill 32*(XLEN/32),4,0xdeadbeef

signature_x3_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x3_1:
    .fill 32*(XLEN/32),4,0xdeadbeef

signature_x30_1:
    .fill 32*(XLEN/32),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
