---
# Basic info
title: "VLIW"
date: 2020-07-08
draft: false
type: docs # page type
authors: ["admin"]
tags: ["Vorlesung", "Zusammenfassung", "Rechnerstruktur"]
categories: ["Computer Structure"]
toc: true # Show table of contents?

# Advanced settings
profile: false  # Show author profile?

reading_time: true # Show estimated reading time?
summary: ""
share: false  # Show social sharing links?
featured: true
lastmod: true

comments: false  # Show comments?
disable_comment: true
commentable: false  # Allow visitors to comment? Supported by the Page, Post, and Docs content types.

editable: false  # Allow visitors to edit the page? Supported by the Page, Post, and Docs content types.

# Optional header image (relative to `static/img/` folder).
header:
  caption: ""
  image: ""

# Menu
menu: 
    rechner-struktur:
        parent: prozessor-techniken
        weight: 4

# Prev/next pager order (if `docs_section_pager` enabled in `params.toml`)
weight: 23
---

**VLIW** = **V**ery **L**ong **I**nstruction **W**ord

## TL;DR

- Befehlswort aus **mehreren einzelnen Befehlen** zusammengesetzt
- Parallelität **explizit vom Compiler** angegeben
- **Statisches** Konzept

## Grundprinzip

- Breites Befehlsformat, das in mehrere Felder aufgeteilt ist, aus denen die Funktionseinheiten gesteuert werden

- Eine VLIW-Architektur mit $n$ voneinander unabhängigen Funktionseinheiten kann bis zu $n$ Operationen gleichzeitig ausführen
- Operationen: RISC-ähnliche Befehlssatzarchitekturr
- **Automatisch parallelisierender Compiler**: Steuerung der parallelen Abarbeitung zur Übersetzungszeit

<img src="https://raw.githubusercontent.com/EckoTan0804/upic-repo/master/uPic/截屏2020-07-02%2017.03.58.png" alt="截屏2020-07-02 17.03.58" style="zoom:80%;" />



## Statische Steuerung der parallelen Abarbeitung

Aufgaben des Compilers

- **Frontend**:
  - Lexikalische, syntaktische und semantische Analyse
- **Code-Generierung / Parallelisierung**
  - Kontrollflussanalyse 
  - Datenflussanalyse 
  - Datenabhängigkeitsanalyse

- **Schleifenparallelisierung**
  - Loop Unrolling 
  - Software-Pipelining
- **Scheduling**
  - Packen der voneinander unabhängigen Befehle in breite Befehlswörter

## Beispiel

Siehe: [Ub5-VLIW Prozessoren]({{<relref "../uebung-zusammenfassung/Ub5-VLIW.md" >}})



> **Very long instruction word** (**VLIW**) refers to [instruction set architectures](https://en.wikipedia.org/wiki/Instruction_set_architecture) designed to exploit [instruction level parallelism](https://en.wikipedia.org/wiki/Instruction_level_parallelism) (ILP). Whereas conventional [central processing units](https://en.wikipedia.org/wiki/Central_processing_unit) (CPU, processor) mostly allow programs to specify instructions to execute in sequence only, a VLIW processor allows programs to explicitly specify instructions to execute in [parallel](https://en.wikipedia.org/wiki/Parallel_computing). This design is intended to allow higher performance without the complexity inherent in some other designs.
>
> A processor that executes every instruction one after the other (i.e., a non-[pipelined](https://en.wikipedia.org/wiki/Pipelining) scalar architecture) may use processor resources inefficiently, yielding potential poor performance. The performance can be improved by executing different substeps of sequential instructions simultaneously (termed *pipelining*), or even executing multiple instructions entirely simultaneously as in [superscalar](https://en.wikipedia.org/wiki/Superscalar) architectures. Further improvement can be achieved by executing instructions in an order different from that in which they occur in a program, termed [out-of-order execution](https://en.wikipedia.org/wiki/Out-of-order_execution).
>
> These three methods all raise hardware complexity. Before executing any operations in parallel, the processor must verify that the instructions have no [interdependencies](https://en.wikipedia.org/wiki/Dependence_analysis). For example, if a first instruction's result is used as a second instruction's input, then they cannot execute at the same time and the second instruction cannot execute before the first. Modern out-of-order processors have increased the hardware resources which schedule instructions and determine interdependencies.
>
> In contrast, VLIW executes operations in parallel, based on a fixed schedule, determined when programs are [compiled](https://en.wikipedia.org/wiki/Compiler). Since determining the order of execution of operations (including which operations can execute simultaneously) is handled by the compiler, the processor does not need the scheduling hardware that the three methods described above require. Thus, VLIW CPUs offer more computing with less hardware complexity (but greater compiler complexity) than do most superscalar CPUs.