# RV32-I-Single-Cycle-Core
Risc-V based Single Cycle Core, Implemented in SystemVerilog via Verilator
