The interface signals of the core are described in the following tables.

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input clk_en_rst_s_if_tab

  \end{tabularx}
  \caption{Clock, clock enable and reset}
  \label{clk_en_rst_s_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input iob_s_if_tab

  \end{tabularx}
  \caption{Front-end interface}
  \label{iob_s_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input iob_m_if_tab

  \end{tabularx}
  \caption{Back-end interface}
  \label{iob_m_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input axi_m_if_tab

  \end{tabularx}
  \caption{AXI4 interface}
  \label{axi_m_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input axi_write_m_if_tab

  \end{tabularx}
  \caption{AXI4 write interface}
  \label{axi_write_m_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input axi_read_m_if_tab

  \end{tabularx}
  \caption{AXI4 read interface}
  \label{axi_read_m_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input fe_io_if_tab

  \end{tabularx}
  \caption{Front-end interface (IOb native slave)}
  \label{fe_io_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input be_io_if_tab

  \end{tabularx}
  \caption{Back-end interface}
  \label{be_io_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input ie_io_if_tab

  \end{tabularx}
  \caption{Cache invalidate and write-trough buffer IO chain}
  \label{ie_io_if_tab:is}
\end{table}

\begin{table}[H]
  \centering
  \begin{tabularx}{\textwidth}{|l|l|r|X|}

    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input ge_i_if_tab

  \end{tabularx}
  \caption{General Interface Signals}
  \label{ge_i_if_tab:is}
\end{table}
\clearpage