Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 15 00:35:23 2023
| Host         : LAPTOP-JJHABV97 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TT_control_sets_placed.rpt
| Design       : TT
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             277 |          118 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             159 |           66 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | currentVertex_ff[3]_i_1_n_0         | currentState[4]_i_2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fifo_ptr[4]_i_1_n_0                 | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[0][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | currentState_reg_n_0_[0]            | currentState[4]_i_2_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | fifo[10][4]_i_1_n_0                 | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[11][4]_i_1_n_0                 | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fifo[5][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fifo[6][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[4][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | fifo[2][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[3][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[1][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fifo[9][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | out_valid_i_1_n_0                   | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[8][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo[7][4]_i_1_n_0                  | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | vertexDistances_list[9][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | vertexDistances_list[0][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vertexDistances_list[2][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | vertexDistances_list[13][4]_i_1_n_0 | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | vertexDistances_list[12][4]_i_1_n_0 | currentState[4]_i_2_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | vertexDistances_list[15][4]_i_1_n_0 | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vertexDistances_list[1][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | vertexDistances_list[10][4]_i_1_n_0 | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vertexDistances_list[14][4]_i_1_n_0 | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | vertexDistances_list[7][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | vertexDistances_list[4][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vertexDistances_list[6][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | vertexDistances_list[8][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | vertexDistances_list[5][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | vertexDistances_list[3][4]_i_1_n_0  | currentState[4]_i_2_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vertexDistances_list[11][4]_i_1_n_0 | currentState[4]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                     | currentState[4]_i_2_n_0 |              118 |            277 |         2.35 |
+----------------+-------------------------------------+-------------------------+------------------+----------------+--------------+


