#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xce1818 .scope module, "BUF" "BUF" 2 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0xcf5fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd2e678/d .functor BUFZ 1, o0xcf5fa8, C4<0>, C4<0>, C4<0>;
L_0xd2e678 .delay 1 (60,60,60) L_0xd2e678/d;
v0xcf2ae0_0 .net "A", 0 0, o0xcf5fa8;  0 drivers
v0xcf2d90_0 .net "Y", 0 0, L_0xd2e678;  1 drivers
S_0xce5448 .scope module, "Banco_Pruebas_2" "Banco_Pruebas_2" 3 5;
 .timescale -9 -10;
v0xd2d9c0_0 .net "clk", 0 0, v0xd2d548_0;  1 drivers
v0xd2da28_0 .net "contador_c", 5 0, v0xd2d5b0_0;  1 drivers
v0xd2da90_0 .net "data_in0", 1 0, v0xd2d628_0;  1 drivers
v0xd2dae8_0 .net "data_in1", 1 0, v0xd2d680_0;  1 drivers
v0xd2db40_0 .net "data_out_c", 1 0, v0xceec98_0;  1 drivers
v0xd2dbe0_0 .net "data_out_synth", 1 0, v0xd2d1b0_0;  1 drivers
v0xd2dc80_0 .net "reset_L", 0 0, v0xd2d808_0;  1 drivers
v0xd2dcd8_0 .net "selector", 0 0, v0xd2d898_0;  1 drivers
S_0xd1c470 .scope module, "mux_c" "mux_conductual" 3 14, 4 1 0, S_0xce5448;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_c"
v0xcf2f00_0 .net "clk", 0 0, v0xd2d548_0;  alias, 1 drivers
v0xcf31a0_0 .net "data_in0", 1 0, v0xd2d628_0;  alias, 1 drivers
v0xcf38a0_0 .net "data_in1", 1 0, v0xd2d680_0;  alias, 1 drivers
v0xceec98_0 .var "data_out_c", 1 0;
v0xcef2f8_0 .net "reset_L", 0 0, v0xd2d808_0;  alias, 1 drivers
v0xd1c688_0 .net "selector", 0 0, v0xd2d898_0;  alias, 1 drivers
v0xd1c6f0_0 .var "x", 1 0;
E_0xd1c560 .event posedge, v0xcf2f00_0;
E_0xd1c5a8 .event edge, v0xd1c688_0, v0xcf38a0_0, v0xcf31a0_0;
S_0xd1c7c8 .scope module, "sth" "synth" 3 21, 5 5 0, S_0xce5448;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_c"
v0xd2c9f8_0 .net "_0_", 1 0, L_0xd2e918;  1 drivers
v0xd2ca80_0 .net *"_s12", 0 0, L_0xd2e9a8;  1 drivers
L_0xb6b3c038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd2caf8_0 .net/2u *"_s13", 0 0, L_0xb6b3c038;  1 drivers
v0xd2cb60_0 .net *"_s15", 0 0, L_0xd2ea50;  1 drivers
v0xd2cbd8_0 .net *"_s20", 0 0, L_0xd2eb50;  1 drivers
v0xd2cc78_0 .net *"_s22", 0 0, L_0xd2ec30;  1 drivers
v0xd2ccf0_0 .net *"_s23", 0 0, L_0xd2ecf0;  1 drivers
v0xd2cd68_0 .net *"_s29", 0 0, L_0xd2ee30;  1 drivers
v0xd2cde0_0 .net *"_s3", 0 0, L_0xd2e7a8;  1 drivers
v0xd2ce58_0 .net *"_s31", 0 0, L_0xd2eeb8;  1 drivers
v0xd2ced0_0 .net *"_s32", 0 0, L_0xd2ef10;  1 drivers
L_0xb6b3c010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd2cf48_0 .net/2u *"_s4", 0 0, L_0xb6b3c010;  1 drivers
v0xd2cfc0_0 .net *"_s6", 0 0, L_0xd2e800;  1 drivers
v0xd2d038_0 .net "clk", 0 0, v0xd2d548_0;  alias, 1 drivers
v0xd2d0a0_0 .net "data_in0", 1 0, v0xd2d628_0;  alias, 1 drivers
v0xd2d128_0 .net "data_in1", 1 0, v0xd2d680_0;  alias, 1 drivers
v0xd2d1b0_0 .var "data_out_c", 1 0;
v0xd2d228_0 .net "reset_L", 0 0, v0xd2d808_0;  alias, 1 drivers
v0xd2d2b0_0 .net "selector", 0 0, v0xd2d898_0;  alias, 1 drivers
v0xd2d328_0 .net "x", 1 0, L_0xd2edd8;  1 drivers
L_0xd2e7a8 .part L_0xd2edd8, 0, 1;
L_0xd2e800 .functor MUXZ 1, L_0xb6b3c010, L_0xd2e7a8, v0xd2d808_0, C4<>;
L_0xd2e918 .concat8 [ 1 1 0 0], L_0xd2e800, L_0xd2ea50;
L_0xd2e9a8 .part L_0xd2edd8, 1, 1;
L_0xd2ea50 .functor MUXZ 1, L_0xb6b3c038, L_0xd2e9a8, v0xd2d808_0, C4<>;
L_0xd2eb50 .part v0xd2d680_0, 0, 1;
L_0xd2ec30 .part v0xd2d628_0, 0, 1;
L_0xd2ecf0 .functor MUXZ 1, L_0xd2ec30, L_0xd2eb50, v0xd2d898_0, C4<>;
L_0xd2edd8 .concat8 [ 1 1 0 0], L_0xd2ecf0, L_0xd2ef10;
L_0xd2ee30 .part v0xd2d680_0, 1, 1;
L_0xd2eeb8 .part v0xd2d628_0, 1, 1;
L_0xd2ef10 .functor MUXZ 1, L_0xd2eeb8, L_0xd2ee30, v0xd2d898_0, C4<>;
S_0xd2d420 .scope module, "tb2" "test_bench_2" 3 28, 6 1 0, S_0xce5448;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 6 "contador_c"
    .port_info 6 /INPUT 2 "data_out_c"
    .port_info 7 /INPUT 2 "data_out_synth"
v0xd2d548_0 .var "clk", 0 0;
v0xd2d5b0_0 .var "contador_c", 5 0;
v0xd2d628_0 .var "data_in0", 0 1;
v0xd2d680_0 .var "data_in1", 0 1;
v0xd2d720_0 .net "data_out_c", 0 1, v0xceec98_0;  alias, 1 drivers
v0xd2d7b0_0 .net "data_out_synth", 0 1, v0xd2d1b0_0;  alias, 1 drivers
v0xd2d808_0 .var "reset_L", 0 0;
v0xd2d898_0 .var "selector", 0 0;
E_0xd2d510 .event posedge, v0xceec98_0;
S_0xce5510 .scope module, "DFF" "DFF" 2 25;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0xcf6410 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2dd78_0 .net "C", 0 0, o0xcf6410;  0 drivers
o0xcf6428 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2ddf0_0 .net "D", 0 0, o0xcf6428;  0 drivers
v0xd2de58_0 .var "Q", 0 0;
E_0xd2dd30 .event posedge, v0xd2dd78_0;
S_0xce5c40 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0xcf64a0 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2df28_0 .net "C", 0 0, o0xcf64a0;  0 drivers
o0xcf64b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2dfa0_0 .net "D", 0 0, o0xcf64b8;  0 drivers
v0xd2e008_0 .var "Q", 0 0;
o0xcf64e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e060_0 .net "R", 0 0, o0xcf64e8;  0 drivers
o0xcf6500 .functor BUFZ 1, C4<z>; HiZ drive
v0xd2e0c8_0 .net "S", 0 0, o0xcf6500;  0 drivers
E_0xd2def0 .event posedge, v0xd2e060_0, v0xd2e0c8_0, v0xd2df28_0;
S_0xce5d08 .scope module, "NAND" "NAND" 2 13;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0xcf6590 .functor BUFZ 1, C4<z>; HiZ drive
o0xcf65a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd2f048 .functor AND 1, o0xcf6590, o0xcf65a8, C4<1>, C4<1>;
L_0xd2f088/d .functor NOT 1, L_0xd2f048, C4<0>, C4<0>, C4<0>;
L_0xd2f088 .delay 1 (70,70,70) L_0xd2f088/d;
v0xd2e1a8_0 .net "A", 0 0, o0xcf6590;  0 drivers
v0xd2e220_0 .net "B", 0 0, o0xcf65a8;  0 drivers
v0xd2e288_0 .net "Y", 0 0, L_0xd2f088;  1 drivers
v0xd2e2e0_0 .net *"_s0", 0 0, L_0xd2f048;  1 drivers
S_0xce4448 .scope module, "NOR" "NOR" 2 19;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0xcf6638 .functor BUFZ 1, C4<z>; HiZ drive
o0xcf6650 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd2f280 .functor OR 1, o0xcf6638, o0xcf6650, C4<0>, C4<0>;
L_0xd2f300/d .functor NOT 1, L_0xd2f280, C4<0>, C4<0>, C4<0>;
L_0xd2f300 .delay 1 (125,125,125) L_0xd2f300/d;
v0xd2e398_0 .net "A", 0 0, o0xcf6638;  0 drivers
v0xd2e400_0 .net "B", 0 0, o0xcf6650;  0 drivers
v0xd2e468_0 .net "Y", 0 0, L_0xd2f300;  1 drivers
v0xd2e4c0_0 .net *"_s0", 0 0, L_0xd2f280;  1 drivers
S_0xce4538 .scope module, "NOT" "NOT" 2 7;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0xcf66e0 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd2f518/d .functor NOT 1, o0xcf66e0, C4<0>, C4<0>, C4<0>;
L_0xd2f518 .delay 1 (60,60,60) L_0xd2f518/d;
v0xd2e578_0 .net "A", 0 0, o0xcf66e0;  0 drivers
v0xd2e5e0_0 .net "Y", 0 0, L_0xd2f518;  1 drivers
    .scope S_0xd1c470;
T_0 ;
    %wait E_0xd1c5a8;
    %load/vec4 v0xd1c688_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0xcf38a0_0;
    %store/vec4 v0xd1c6f0_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xd1c688_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0xcf31a0_0;
    %store/vec4 v0xd1c6f0_0, 0, 2;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xd1c470;
T_1 ;
    %wait E_0xd1c560;
    %load/vec4 v0xcef2f8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0xd1c6f0_0;
    %assign/vec4 v0xceec98_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xcef2f8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xceec98_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd1c7c8;
T_2 ;
    %wait E_0xd1c560;
    %load/vec4 v0xd2c9f8_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd2d1b0_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd1c7c8;
T_3 ;
    %wait E_0xd1c560;
    %load/vec4 v0xd2c9f8_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd2d1b0_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd2d420;
T_4 ;
    %vpi_call 6 12 "$dumpfile", "test_2.vcd" {0 0 0};
    %vpi_call 6 13 "$dumpvars" {0 0 0};
    %vpi_call 6 15 "$display", "\011clk,\011data_in0,\011data_in1,\011selector,\011reset_L,\011data_out_c,\011data_synth,\011contador_c" {0 0 0};
    %vpi_call 6 17 "$monitor", $time, "\011%b\011%b\011%b\011%b\011%b\011%b\011%b", v0xd2d628_0, v0xd2d680_0, v0xd2d898_0, v0xd2d808_0, v0xd2d720_0, v0xd2d7b0_0, v0xd2d5b0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd2d628_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd2d680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2d808_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2d898_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xd2d5b0_0, 0, 6;
    %wait E_0xd1c560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2d808_0, 0;
    %load/vec4 v0xd2d898_0;
    %inv;
    %assign/vec4 v0xd2d898_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %load/vec4 v0xd2d898_0;
    %inv;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2d898_0, 0;
    %wait E_0xd1c560;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d628_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd2d680_0, 0;
    %vpi_call 6 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd2d420;
T_5 ;
    %wait E_0xd2d510;
    %load/vec4 v0xd2d808_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd2d5b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd2d5b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0xd2d5b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd2d420;
T_6 ;
    %wait E_0xd1c560;
    %load/vec4 v0xd2d720_0;
    %load/vec4 v0xd2d7b0_0;
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 6 88 "$display", "Se detecta diferencia en salida entre modulo estructural y conductual" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd2d420;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2d548_0, 0;
    %end;
    .thread T_7;
    .scope S_0xd2d420;
T_8 ;
    %delay 100, 0;
    %load/vec4 v0xd2d548_0;
    %inv;
    %assign/vec4 v0xd2d548_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xce5510;
T_9 ;
    %wait E_0xd2dd30;
    %delay 49, 0;
    %load/vec4 v0xd2ddf0_0;
    %assign/vec4 v0xd2de58_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0xce5c40;
T_10 ;
    %wait E_0xd2def0;
    %load/vec4 v0xd2e0c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd2e008_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xd2e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2e008_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xd2dfa0_0;
    %assign/vec4 v0xd2e008_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cmos_cells.v";
    "Banco_Pruebas_2.v";
    "./mux_conductual.v";
    "./synth.v";
    "./test_bench_2.v";
