#CPU writen in Verilog hardware description language

##project objectives :

##Compilation & test running commands :
There is a compile commend for each testbench file:
iverilog alu.v cpu.v memoria.v registros.v alu_tb.v
iverilog alu.v cpu.v memoria.v registros.v cpu_tb.v
iverilog alu.v cpu.v memoria.v registros.v memoria_tb.v
iverilog alu.v cpu.v memoria.v registros.v registros_tb.v