Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 30 11:43:50 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file accQuant_timing_summary_routed.rpt -pb accQuant_timing_summary_routed.pb -rpx accQuant_timing_summary_routed.rpx -warn_on_violation
| Design       : accQuant
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk_second/clock_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.170        0.000                      0                 4993        0.100        0.000                      0                 4993        2.750        0.000                       0                  2640  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.170        0.000                      0                 4966        0.100        0.000                      0                 4966        2.750        0.000                       0                  2640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.195        0.000                      0                   27        0.610        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 conv2/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_2/mem_reg_r2_640_703_6_6/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.122ns  (logic 0.843ns (27.005%)  route 2.279ns (72.995%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 13.310 - 8.000 ) 
    Source Clock Delay      (SCD):    5.760ns = ( 9.760 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.662     9.760    conv2/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  conv2/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.422    10.182 r  conv2/save_rstl_reg/Q
                         net (fo=2, routed)           0.280    10.462    pos_memory_conv/save_rstl_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.297    10.759 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__0/O
                         net (fo=11, routed)          0.597    11.355    pos_memory_conv/save_data_2/p_0_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.479 r  pos_memory_conv/mem_reg_r1_640_703_0_2_i_1__0/O
                         net (fo=48, routed)          1.402    12.881    save_data_2/mem_reg_r2_640_703_6_6/WE
    SLICE_X26Y52         RAMD64E                                      r  save_data_2/mem_reg_r2_640_703_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.522    13.310    save_data_2/mem_reg_r2_640_703_6_6/WCLK
    SLICE_X26Y52         RAMD64E                                      r  save_data_2/mem_reg_r2_640_703_6_6/DP/CLK
                         clock pessimism              0.309    13.620    
                         clock uncertainty           -0.035    13.584    
    SLICE_X26Y52         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    13.051    save_data_2/mem_reg_r2_640_703_6_6/DP
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 conv2/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_2/mem_reg_r2_640_703_6_6/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.122ns  (logic 0.843ns (27.005%)  route 2.279ns (72.995%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 13.310 - 8.000 ) 
    Source Clock Delay      (SCD):    5.760ns = ( 9.760 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.662     9.760    conv2/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  conv2/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.422    10.182 r  conv2/save_rstl_reg/Q
                         net (fo=2, routed)           0.280    10.462    pos_memory_conv/save_rstl_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.297    10.759 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__0/O
                         net (fo=11, routed)          0.597    11.355    pos_memory_conv/save_data_2/p_0_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.479 r  pos_memory_conv/mem_reg_r1_640_703_0_2_i_1__0/O
                         net (fo=48, routed)          1.402    12.881    save_data_2/mem_reg_r2_640_703_6_6/WE
    SLICE_X26Y52         RAMD64E                                      r  save_data_2/mem_reg_r2_640_703_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.522    13.310    save_data_2/mem_reg_r2_640_703_6_6/WCLK
    SLICE_X26Y52         RAMD64E                                      r  save_data_2/mem_reg_r2_640_703_6_6/SP/CLK
                         clock pessimism              0.309    13.620    
                         clock uncertainty           -0.035    13.584    
    SLICE_X26Y52         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    13.051    save_data_2/mem_reg_r2_640_703_6_6/SP
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_6_6/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.880ns  (logic 0.838ns (29.097%)  route 2.042ns (70.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 13.308 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.112    12.648    save_data_1/mem_reg_r4_448_511_6_6/WE
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.520    13.308    save_data_1/mem_reg_r4_448_511_6_6/WCLK
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_6_6/DP/CLK
                         clock pessimism              0.309    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X26Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.841    save_data_1/mem_reg_r4_448_511_6_6/DP
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_6_6/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.880ns  (logic 0.838ns (29.097%)  route 2.042ns (70.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 13.308 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.112    12.648    save_data_1/mem_reg_r4_448_511_6_6/WE
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.520    13.308    save_data_1/mem_reg_r4_448_511_6_6/WCLK
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_6_6/SP/CLK
                         clock pessimism              0.309    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X26Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.841    save_data_1/mem_reg_r4_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_7_7/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.880ns  (logic 0.838ns (29.097%)  route 2.042ns (70.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 13.308 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.112    12.648    save_data_1/mem_reg_r4_448_511_7_7/WE
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.520    13.308    save_data_1/mem_reg_r4_448_511_7_7/WCLK
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_7_7/DP/CLK
                         clock pessimism              0.309    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X26Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.841    save_data_1/mem_reg_r4_448_511_7_7/DP
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_7_7/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.880ns  (logic 0.838ns (29.097%)  route 2.042ns (70.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 13.308 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.112    12.648    save_data_1/mem_reg_r4_448_511_7_7/WE
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.520    13.308    save_data_1/mem_reg_r4_448_511_7_7/WCLK
    SLICE_X26Y57         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_7_7/SP/CLK
                         clock pessimism              0.309    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X26Y57         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.841    save_data_1/mem_reg_r4_448_511_7_7/SP
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.832ns  (logic 0.838ns (29.593%)  route 1.994ns (70.407%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 13.262 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.064    12.600    save_data_1/mem_reg_r4_448_511_0_2/WE
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.474    13.262    save_data_1/mem_reg_r4_448_511_0_2/WCLK
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMA/CLK
                         clock pessimism              0.309    13.572    
                         clock uncertainty           -0.035    13.536    
    SLICE_X32Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.795    save_data_1/mem_reg_r4_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.832ns  (logic 0.838ns (29.593%)  route 1.994ns (70.407%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 13.262 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.064    12.600    save_data_1/mem_reg_r4_448_511_0_2/WE
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.474    13.262    save_data_1/mem_reg_r4_448_511_0_2/WCLK
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMB/CLK
                         clock pessimism              0.309    13.572    
                         clock uncertainty           -0.035    13.536    
    SLICE_X32Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.795    save_data_1/mem_reg_r4_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.832ns  (logic 0.838ns (29.593%)  route 1.994ns (70.407%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 13.262 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.064    12.600    save_data_1/mem_reg_r4_448_511_0_2/WE
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.474    13.262    save_data_1/mem_reg_r4_448_511_0_2/WCLK
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMC/CLK
                         clock pessimism              0.309    13.572    
                         clock uncertainty           -0.035    13.536    
    SLICE_X32Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.795    save_data_1/mem_reg_r4_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r4_448_511_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.832ns  (logic 0.838ns (29.593%)  route 1.994ns (70.407%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 13.262 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 9.768 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.670     9.768    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.422    10.190 r  conv1/save_rstl_reg/Q
                         net (fo=6, routed)           0.342    10.532    pos_memory_conv/save_rstl_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.831 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=7, routed)           0.588    11.419    pos_memory_conv/save_data_1/p_0_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.117    11.536 r  pos_memory_conv/mem_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.064    12.600    save_data_1/mem_reg_r4_448_511_0_2/WE
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.474    13.262    save_data_1/mem_reg_r4_448_511_0_2/WCLK
    SLICE_X32Y63         RAMD64E                                      r  save_data_1/mem_reg_r4_448_511_0_2/RAMD/CLK
                         clock pessimism              0.309    13.572    
                         clock uncertainty           -0.035    13.536    
    SLICE_X32Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.795    save_data_1/mem_reg_r4_448_511_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r3_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.499%)  route 0.138ns (49.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[0]/Q
                         net (fo=44, routed)          0.138     1.944    save_data_3/mem_reg_r3_64_127_0_2/DIA
    SLICE_X38Y18         RAMD64E                                      r  save_data_3/mem_reg_r3_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.820     2.187    save_data_3/mem_reg_r3_64_127_0_2/WCLK
    SLICE_X38Y18         RAMD64E                                      r  save_data_3/mem_reg_r3_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.490     1.697    
    SLICE_X38Y18         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.844    save_data_3/mem_reg_r3_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r3_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.484%)  route 0.138ns (49.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[0]/Q
                         net (fo=44, routed)          0.138     1.944    save_data_3/mem_reg_r3_0_63_0_2/DIA
    SLICE_X38Y19         RAMD64E                                      r  save_data_3/mem_reg_r3_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.819     2.186    save_data_3/mem_reg_r3_0_63_0_2/WCLK
    SLICE_X38Y19         RAMD64E                                      r  save_data_3/mem_reg_r3_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.490     1.696    
    SLICE_X38Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.843    save_data_3/mem_reg_r3_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r4_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[4]/Q
                         net (fo=44, routed)          0.121     1.927    save_data_3/mem_reg_r4_192_255_3_5/DIB
    SLICE_X42Y18         RAMD64E                                      r  save_data_3/mem_reg_r4_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.820     2.187    save_data_3/mem_reg_r4_192_255_3_5/WCLK
    SLICE_X42Y18         RAMD64E                                      r  save_data_3/mem_reg_r4_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.508     1.679    
    SLICE_X42Y18         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.825    save_data_3/mem_reg_r4_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r1_64_127_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.685%)  route 0.149ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[6]/Q
                         net (fo=88, routed)          0.149     1.955    save_data_3/mem_reg_r1_64_127_6_6/D
    SLICE_X36Y18         RAMD64E                                      r  save_data_3/mem_reg_r1_64_127_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.820     2.187    save_data_3/mem_reg_r1_64_127_6_6/WCLK
    SLICE_X36Y18         RAMD64E                                      r  save_data_3/mem_reg_r1_64_127_6_6/SP/CLK
                         clock pessimism             -0.490     1.697    
    SLICE_X36Y18         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.841    save_data_3/mem_reg_r1_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 conv2/quant/res3_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/result4_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.653%)  route 0.087ns (31.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 6.223 - 4.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 5.699 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.589     5.699    conv2/quant/clk_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  conv2/quant/res3_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.146     5.845 r  conv2/quant/res3_reg/Q
                         net (fo=7, routed)           0.087     5.932    conv2/quant/res3
    SLICE_X20Y32         LUT6 (Prop_lut6_I1_O)        0.045     5.977 r  conv2/quant/result4[4]_i_1/O
                         net (fo=1, routed)           0.000     5.977    conv2/quant/result4[4]_i_1_n_0
    SLICE_X20Y32         FDRE                                         r  conv2/quant/result4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.856     6.223    conv2/quant/clk_IBUF_BUFG
    SLICE_X20Y32         FDRE                                         r  conv2/quant/result4_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.511     5.712    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.125     5.837    conv2/quant/result4_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.837    
                         arrival time                           5.977    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r3_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.556%)  route 0.190ns (57.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[0]/Q
                         net (fo=44, routed)          0.190     1.996    save_data_3/mem_reg_r3_192_255_0_2/DIA
    SLICE_X36Y17         RAMD64E                                      r  save_data_3/mem_reg_r3_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     2.188    save_data_3/mem_reg_r3_192_255_0_2/WCLK
    SLICE_X36Y17         RAMD64E                                      r  save_data_3/mem_reg_r3_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.490     1.698    
    SLICE_X36Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.845    save_data_3/mem_reg_r3_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r4_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.815%)  route 0.174ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[4]/Q
                         net (fo=44, routed)          0.174     1.980    save_data_3/mem_reg_r4_128_191_3_5/DIB
    SLICE_X42Y17         RAMD64E                                      r  save_data_3/mem_reg_r4_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     2.188    save_data_3/mem_reg_r4_128_191_3_5/WCLK
    SLICE_X42Y17         RAMD64E                                      r  save_data_3/mem_reg_r4_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.508     1.680    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.826    save_data_3/mem_reg_r4_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r1_64_127_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.685%)  route 0.149ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[6]/Q
                         net (fo=88, routed)          0.149     1.955    save_data_3/mem_reg_r1_64_127_6_6/D
    SLICE_X36Y18         RAMD64E                                      r  save_data_3/mem_reg_r1_64_127_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.820     2.187    save_data_3/mem_reg_r1_64_127_6_6/WCLK
    SLICE_X36Y18         RAMD64E                                      r  save_data_3/mem_reg_r1_64_127_6_6/DP/CLK
                         clock pessimism             -0.490     1.697    
    SLICE_X36Y18         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     1.798    save_data_3/mem_reg_r1_64_127_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 conv2/quant/result2_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/res1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.441%)  route 0.108ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 5.701 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.591     5.701    conv2/quant/clk_IBUF_BUFG
    SLICE_X19Y34         FDRE                                         r  conv2/quant/result2_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.146     5.847 r  conv2/quant/result2_reg[14]/Q
                         net (fo=1, routed)           0.108     5.955    conv2/quant/result2_reg_n_0_[14]
    SLICE_X18Y33         FDRE                                         r  conv2/quant/res1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.858     6.225    conv2/quant/clk_IBUF_BUFG
    SLICE_X18Y33         FDRE                                         r  conv2/quant/res1_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.511     5.714    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.080     5.794    conv2/quant/res1_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.794    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_reg_r3_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.417%)  route 0.199ns (58.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.555     1.665    conv3/activation/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  conv3/activation/aux_num4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  conv3/activation/aux_num4_reg[2]/Q
                         net (fo=44, routed)          0.199     2.005    save_data_3/mem_reg_r3_192_255_0_2/DIC
    SLICE_X36Y17         RAMD64E                                      r  save_data_3/mem_reg_r3_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     2.188    save_data_3/mem_reg_r3_192_255_0_2/WCLK
    SLICE_X36Y17         RAMD64E                                      r  save_data_3/mem_reg_r3_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.490     1.698    
    SLICE_X36Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.842    save_data_3/mem_reg_r3_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X2Y12     conv3/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y14     conv2/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X2Y10     conv3/quant/result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y8      conv1/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y13     conv2/quant/result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y4      conv1/quant/result1_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X53Y45    clk_second/clock_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X52Y43    clk_second/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X52Y45    clk_second/counter_reg[10]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    save_data_2/mem_reg_r1_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    save_data_2/mem_reg_r1_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    save_data_2/mem_reg_r1_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    save_data_2/mem_reg_r1_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y64    save_data_1/mem_reg_r4_384_447_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y64    save_data_1/mem_reg_r4_384_447_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y64    save_data_1/mem_reg_r4_384_447_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y17    save_data_3/mem_reg_r4_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y60    save_data_1/mem_reg_r4_384_447_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y60    save_data_1/mem_reg_r4_384_447_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y64    save_data_1/mem_reg_r4_384_447_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y64    save_data_1/mem_reg_r4_384_447_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y64    save_data_1/mem_reg_r4_384_447_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y62    save_data_1/mem_reg_r4_384_447_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y62    save_data_1/mem_reg_r4_384_447_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y62    save_data_1/mem_reg_r4_384_447_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y37    save_data_2/mem_reg_r4_256_319_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y37    save_data_2/mem_reg_r4_256_319_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y37    save_data_2/mem_reg_r4_256_319_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y37    save_data_2/mem_reg_r4_256_319_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.308ns  (logic 0.459ns (35.105%)  route 0.849ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 13.272 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns = ( 9.753 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.655     9.753    conv3/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.459    10.212 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.849    11.060    conv3/activation/AR[0]
    SLICE_X43Y21         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.483    13.272    conv3/activation/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.424    13.696    
                         clock uncertainty           -0.035    13.660    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.255    conv3/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.308ns  (logic 0.459ns (35.105%)  route 0.849ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 13.272 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns = ( 9.753 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.655     9.753    conv3/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.459    10.212 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.849    11.060    conv3/activation/AR[0]
    SLICE_X43Y21         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.483    13.272    conv3/activation/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.424    13.696    
                         clock uncertainty           -0.035    13.660    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.255    conv3/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.308ns  (logic 0.459ns (35.105%)  route 0.849ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 13.272 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns = ( 9.753 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.655     9.753    conv3/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.459    10.212 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.849    11.060    conv3/activation/AR[0]
    SLICE_X43Y21         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.483    13.272    conv3/activation/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.424    13.696    
                         clock uncertainty           -0.035    13.660    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.255    conv3/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.308ns  (logic 0.459ns (35.105%)  route 0.849ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 13.272 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns = ( 9.753 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.655     9.753    conv3/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.459    10.212 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.849    11.060    conv3/activation/AR[0]
    SLICE_X43Y21         FDPE                                         f  conv3/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.483    13.272    conv3/activation/clk_IBUF_BUFG
    SLICE_X43Y21         FDPE                                         r  conv3/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.424    13.696    
                         clock uncertainty           -0.035    13.660    
    SLICE_X43Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    13.301    conv3/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.301    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.241ns  (logic 0.459ns (36.994%)  route 0.782ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 13.351 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 9.834 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.736     9.834    conv1/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.459    10.293 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.782    11.075    conv1/activation/AR[0]
    SLICE_X27Y18         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.562    13.351    conv1/activation/clk_IBUF_BUFG
    SLICE_X27Y18         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.424    13.775    
                         clock uncertainty           -0.035    13.739    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.334    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.241ns  (logic 0.459ns (36.994%)  route 0.782ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 13.351 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 9.834 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.736     9.834    conv1/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.459    10.293 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.782    11.075    conv1/activation/AR[0]
    SLICE_X27Y18         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.562    13.351    conv1/activation/clk_IBUF_BUFG
    SLICE_X27Y18         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.424    13.775    
                         clock uncertainty           -0.035    13.739    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.334    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.241ns  (logic 0.459ns (36.994%)  route 0.782ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 13.351 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 9.834 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.736     9.834    conv1/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.459    10.293 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.782    11.075    conv1/activation/AR[0]
    SLICE_X27Y18         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.562    13.351    conv1/activation/clk_IBUF_BUFG
    SLICE_X27Y18         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.424    13.775    
                         clock uncertainty           -0.035    13.739    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.334    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.241ns  (logic 0.459ns (36.994%)  route 0.782ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 13.351 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 9.834 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.736     9.834    conv1/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.459    10.293 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.782    11.075    conv1/activation/AR[0]
    SLICE_X27Y18         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.562    13.351    conv1/activation/clk_IBUF_BUFG
    SLICE_X27Y18         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.424    13.775    
                         clock uncertainty           -0.035    13.739    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.334    conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.231ns  (logic 0.459ns (37.275%)  route 0.772ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 13.356 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns = ( 9.840 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.742     9.840    conv2/clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.459    10.299 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.772    11.071    conv2/activation/AR[0]
    SLICE_X23Y30         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.567    13.356    conv2/activation/clk_IBUF_BUFG
    SLICE_X23Y30         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.459    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X23Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.374    conv2/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.241ns  (logic 0.459ns (36.994%)  route 0.782ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 13.351 - 8.000 ) 
    Source Clock Delay      (SCD):    5.834ns = ( 9.834 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.736     9.834    conv1/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.459    10.293 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.782    11.075    conv1/activation/AR[0]
    SLICE_X27Y18         FDPE                                         f  conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.562    13.351    conv1/activation/clk_IBUF_BUFG
    SLICE_X27Y18         FDPE                                         r  conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.424    13.775    
                         clock uncertainty           -0.035    13.739    
    SLICE_X27Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    13.380    conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  2.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.614ns  (logic 0.146ns (23.777%)  route 0.468ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 5.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.558     5.668    conv2/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.146     5.814 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.468     6.282    conv2/quant/AR[0]
    SLICE_X20Y34         FDCE                                         f  conv2/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.858     6.225    conv2/quant/clk_IBUF_BUFG
    SLICE_X20Y34         FDCE                                         r  conv2/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.735    
    SLICE_X20Y34         FDCE (Remov_fdce_C_CLR)     -0.063     5.672    conv2/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.672    
                         arrival time                           6.282    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.614ns  (logic 0.146ns (23.777%)  route 0.468ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 5.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.558     5.668    conv2/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.146     5.814 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.468     6.282    conv2/quant/AR[0]
    SLICE_X21Y34         FDCE                                         f  conv2/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.858     6.225    conv2/quant/clk_IBUF_BUFG
    SLICE_X21Y34         FDCE                                         r  conv2/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.735    
    SLICE_X21Y34         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv2/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.282    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.614ns  (logic 0.146ns (23.777%)  route 0.468ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 5.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.558     5.668    conv2/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.146     5.814 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.468     6.282    conv2/quant/AR[0]
    SLICE_X21Y34         FDCE                                         f  conv2/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.858     6.225    conv2/quant/clk_IBUF_BUFG
    SLICE_X21Y34         FDCE                                         r  conv2/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.735    
    SLICE_X21Y34         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv2/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.282    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.614ns  (logic 0.146ns (23.777%)  route 0.468ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 5.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.558     5.668    conv2/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.146     5.814 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.468     6.282    conv2/quant/AR[0]
    SLICE_X21Y34         FDCE                                         f  conv2/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.858     6.225    conv2/quant/clk_IBUF_BUFG
    SLICE_X21Y34         FDCE                                         r  conv2/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.735    
    SLICE_X21Y34         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv2/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.282    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.645ns  (logic 0.146ns (22.648%)  route 0.499ns (77.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 6.186 - 4.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 5.659 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.549     5.659    conv3/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.146     5.805 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.499     6.304    conv3/quant/AR[0]
    SLICE_X43Y19         FDCE                                         f  conv3/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.819     6.186    conv3/quant/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  conv3/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.696    
    SLICE_X43Y19         FDCE (Remov_fdce_C_CLR)     -0.085     5.611    conv3/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.611    
                         arrival time                           6.304    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.645ns  (logic 0.146ns (22.648%)  route 0.499ns (77.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 6.186 - 4.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 5.659 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.549     5.659    conv3/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.146     5.805 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.499     6.304    conv3/quant/AR[0]
    SLICE_X43Y19         FDCE                                         f  conv3/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.819     6.186    conv3/quant/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  conv3/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.696    
    SLICE_X43Y19         FDCE (Remov_fdce_C_CLR)     -0.085     5.611    conv3/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.611    
                         arrival time                           6.304    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.645ns  (logic 0.146ns (22.648%)  route 0.499ns (77.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 6.186 - 4.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 5.659 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.549     5.659    conv3/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.146     5.805 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.499     6.304    conv3/quant/AR[0]
    SLICE_X43Y19         FDCE                                         f  conv3/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.819     6.186    conv3/quant/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  conv3/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.696    
    SLICE_X43Y19         FDCE (Remov_fdce_C_CLR)     -0.085     5.611    conv3/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.611    
                         arrival time                           6.304    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.645ns  (logic 0.146ns (22.648%)  route 0.499ns (77.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 6.186 - 4.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 5.659 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.549     5.659    conv3/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.146     5.805 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.499     6.304    conv3/quant/AR[0]
    SLICE_X43Y19         FDCE                                         f  conv3/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.819     6.186    conv3/quant/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  conv3/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.696    
    SLICE_X43Y19         FDCE (Remov_fdce_C_CLR)     -0.085     5.611    conv3/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.611    
                         arrival time                           6.304    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.855ns  (logic 0.146ns (17.067%)  route 0.709ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 6.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.673 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.563     5.673    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.146     5.819 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.709     6.528    conv1/quant/AR[0]
    SLICE_X26Y16         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.852     6.219    conv1/quant/clk_IBUF_BUFG
    SLICE_X26Y16         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.729    
    SLICE_X26Y16         FDCE (Remov_fdce_C_CLR)     -0.063     5.666    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.666    
                         arrival time                           6.528    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.855ns  (logic 0.146ns (17.067%)  route 0.709ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 6.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.673 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.563     5.673    conv1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.146     5.819 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.709     6.528    conv1/quant/AR[0]
    SLICE_X26Y16         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.852     6.219    conv1/quant/clk_IBUF_BUFG
    SLICE_X26Y16         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.729    
    SLICE_X26Y16         FDCE (Remov_fdce_C_CLR)     -0.063     5.666    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.666    
                         arrival time                           6.528    
  -------------------------------------------------------------------
                         slack                                  0.862    





