<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1460' type='bool llvm::TargetInstrInfo::isSchedulingBoundary(const llvm::MachineInstr &amp; MI, const llvm::MachineBasicBlock * MBB, const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1458'>/// Test if the given instruction should be considered a scheduling boundary.
  /// This primarily includes labels and terminators.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='463' u='c' c='_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='341' u='c' c='_ZN12_GLOBAL__N_115PostRAScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1025' ll='1044' type='bool llvm::TargetInstrInfo::isSchedulingBoundary(const llvm::MachineInstr &amp; MI, const llvm::MachineBasicBlock * MBB, const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1022'>/// isSchedulingBoundary - Test if the given instruction should be
/// considered a scheduling boundary. This primarily includes labels
/// and terminators.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1087' c='_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1090' u='c' c='_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='374' u='c' c='_ZN12_GLOBAL__N_114R600Packetizer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='545' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoEPKNS_18TargetRegisterInfoERNS_20MachineDominatorTreeEPKNS_15TargetInstrInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3110' c='_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2035' c='_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1706' c='_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2144' c='_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2152' u='c' c='_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6785' c='_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6794' u='c' c='_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE'/>
