--
--	Conversion of AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 27 00:17:43 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_27453 : bit;
SIGNAL Net_19465 : bit;
TERMINAL Net_28802 : bit;
TERMINAL Net_22256 : bit;
TERMINAL Net_28659 : bit;
TERMINAL Net_28660 : bit;
TERMINAL Net_28661 : bit;
TERMINAL Net_28662 : bit;
TERMINAL Net_28663 : bit;
TERMINAL Net_28664 : bit;
TERMINAL Net_28665 : bit;
TERMINAL Net_28666 : bit;
TERMINAL Net_28707 : bit;
TERMINAL Net_28706 : bit;
TERMINAL Net_28705 : bit;
TERMINAL Net_28692 : bit;
TERMINAL Net_28693 : bit;
TERMINAL Net_28694 : bit;
TERMINAL Net_28695 : bit;
TERMINAL Net_28696 : bit;
TERMINAL Net_28697 : bit;
TERMINAL Net_28698 : bit;
TERMINAL Net_28699 : bit;
TERMINAL Net_28704 : bit;
TERMINAL Net_28703 : bit;
TERMINAL Net_28702 : bit;
TERMINAL Net_28667 : bit;
TERMINAL Net_28668 : bit;
TERMINAL Net_28669 : bit;
TERMINAL Net_28670 : bit;
TERMINAL Net_28671 : bit;
TERMINAL Net_28672 : bit;
TERMINAL Net_28701 : bit;
TERMINAL Net_28700 : bit;
TERMINAL Net_28691 : bit;
TERMINAL Net_28690 : bit;
TERMINAL Net_28689 : bit;
TERMINAL Net_28688 : bit;
TERMINAL Net_28687 : bit;
TERMINAL Net_28686 : bit;
TERMINAL Net_28685 : bit;
TERMINAL Net_28673 : bit;
TERMINAL Net_28674 : bit;
TERMINAL Net_28675 : bit;
TERMINAL Net_28676 : bit;
TERMINAL Net_28677 : bit;
TERMINAL Net_28678 : bit;
TERMINAL Net_28679 : bit;
TERMINAL Net_28680 : bit;
TERMINAL Net_28711 : bit;
TERMINAL Net_28712 : bit;
TERMINAL Net_28713 : bit;
TERMINAL Net_28714 : bit;
TERMINAL Net_28715 : bit;
TERMINAL Net_28683 : bit;
TERMINAL Net_28709 : bit;
TERMINAL Net_28681 : bit;
TERMINAL Net_28682 : bit;
TERMINAL Net_28684 : bit;
TERMINAL Net_28708 : bit;
TERMINAL Net_28710_1 : bit;
TERMINAL Net_28710_0 : bit;
SIGNAL Net_18733 : bit;
SIGNAL \PWM_RG:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\ : bit;
SIGNAL one : bit;
SIGNAL \PWM_RG:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_RG:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RG:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RG:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RG:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RG:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_17093 : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RG:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_0\ : bit;
SIGNAL \PWM_RG:Net_55\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RG:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RG:Net_101\ : bit;
SIGNAL \PWM_RG:Net_96\ : bit;
SIGNAL Net_18731 : bit;
SIGNAL Net_18163 : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_18333 : bit;
SIGNAL Net_18327 : bit;
SIGNAL Net_18326 : bit;
SIGNAL \PWM_RG:Net_113\ : bit;
SIGNAL \PWM_RG:Net_107\ : bit;
SIGNAL \PWM_RG:Net_114\ : bit;
SIGNAL \PWM_B:PWMUDB:km_run\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_B:PWMUDB:control_7\ : bit;
SIGNAL \PWM_B:PWMUDB:control_6\ : bit;
SIGNAL \PWM_B:PWMUDB:control_5\ : bit;
SIGNAL \PWM_B:PWMUDB:control_4\ : bit;
SIGNAL \PWM_B:PWMUDB:control_3\ : bit;
SIGNAL \PWM_B:PWMUDB:control_2\ : bit;
SIGNAL \PWM_B:PWMUDB:control_1\ : bit;
SIGNAL \PWM_B:PWMUDB:control_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_B:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_17104 : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_B:PWMUDB:status_6\ : bit;
SIGNAL \PWM_B:PWMUDB:status_5\ : bit;
SIGNAL \PWM_B:PWMUDB:status_4\ : bit;
SIGNAL \PWM_B:PWMUDB:status_3\ : bit;
SIGNAL \PWM_B:PWMUDB:status_2\ : bit;
SIGNAL \PWM_B:PWMUDB:status_1\ : bit;
SIGNAL \PWM_B:PWMUDB:status_0\ : bit;
SIGNAL \PWM_B:Net_55\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_B:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:compare1\ : bit;
SIGNAL \PWM_B:PWMUDB:compare2\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_B:Net_101\ : bit;
SIGNAL \PWM_B:Net_96\ : bit;
SIGNAL Net_28066 : bit;
SIGNAL Net_28067 : bit;
SIGNAL \PWM_B:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_18727 : bit;
SIGNAL Net_28068 : bit;
SIGNAL Net_28065 : bit;
SIGNAL \PWM_B:Net_113\ : bit;
SIGNAL \PWM_B:Net_107\ : bit;
SIGNAL \PWM_B:Net_114\ : bit;
TERMINAL Net_29076 : bit;
TERMINAL Net_29079 : bit;
TERMINAL Net_28716 : bit;
TERMINAL Net_28717 : bit;
TERMINAL Net_28718 : bit;
TERMINAL Net_28719 : bit;
TERMINAL Net_28720 : bit;
TERMINAL Net_28721 : bit;
TERMINAL Net_28722 : bit;
TERMINAL Net_28723 : bit;
TERMINAL Net_28761 : bit;
TERMINAL Net_28760 : bit;
TERMINAL Net_28759 : bit;
TERMINAL Net_28746 : bit;
TERMINAL Net_28747 : bit;
TERMINAL Net_28748 : bit;
TERMINAL Net_28749 : bit;
TERMINAL Net_28750 : bit;
TERMINAL Net_28751 : bit;
TERMINAL Net_28752 : bit;
TERMINAL Net_28753 : bit;
TERMINAL Net_28758 : bit;
TERMINAL Net_28757 : bit;
TERMINAL Net_28756 : bit;
TERMINAL Net_28724 : bit;
TERMINAL Net_28725 : bit;
TERMINAL Net_28726 : bit;
TERMINAL Net_28727 : bit;
TERMINAL Net_28728 : bit;
TERMINAL Net_28729 : bit;
TERMINAL Net_28755 : bit;
TERMINAL Net_28754 : bit;
TERMINAL Net_28745 : bit;
TERMINAL Net_18671 : bit;
TERMINAL Net_28744 : bit;
TERMINAL Net_28743 : bit;
TERMINAL Net_28742 : bit;
TERMINAL Net_28741 : bit;
TERMINAL Net_28740 : bit;
TERMINAL Net_28739 : bit;
TERMINAL Net_28730 : bit;
TERMINAL Net_28731 : bit;
TERMINAL Net_28732 : bit;
TERMINAL Net_29111 : bit;
TERMINAL Net_28734 : bit;
TERMINAL Net_18047 : bit;
TERMINAL Net_18048 : bit;
TERMINAL Net_18049 : bit;
TERMINAL Net_28765 : bit;
TERMINAL Net_28766 : bit;
TERMINAL Net_28767 : bit;
TERMINAL Net_28768 : bit;
TERMINAL Net_28769 : bit;
TERMINAL Net_28737 : bit;
TERMINAL Net_28763 : bit;
TERMINAL Net_28735 : bit;
TERMINAL Net_28736 : bit;
TERMINAL Net_28738 : bit;
TERMINAL Net_28762 : bit;
TERMINAL Net_28764_1 : bit;
TERMINAL Net_28764_0 : bit;
TERMINAL Net_29096 : bit;
TERMINAL Net_29095 : bit;
TERMINAL Net_29097 : bit;
TERMINAL Net_29091 : bit;
SIGNAL tmpOE__GREEN_PIN_net_0 : bit;
SIGNAL tmpFB_0__GREEN_PIN_net_0 : bit;
SIGNAL tmpIO_0__GREEN_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GREEN_PIN_net_0 : bit;
SIGNAL tmpOE__RED_PIN_net_0 : bit;
SIGNAL tmpFB_0__RED_PIN_net_0 : bit;
SIGNAL tmpIO_0__RED_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__RED_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_PIN_net_0 : bit;
SIGNAL tmpOE__BLUE_PIN_net_0 : bit;
SIGNAL tmpFB_0__BLUE_PIN_net_0 : bit;
SIGNAL tmpIO_0__BLUE_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_PIN_net_0 : bit;
SIGNAL Net_27404_1 : bit;
SIGNAL Net_24015 : bit;
SIGNAL Net_23914 : bit;
SIGNAL tmpOE__BUTTON_PIN_net_0 : bit;
SIGNAL Net_20798 : bit;
SIGNAL tmpIO_0__BUTTON_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_PIN_net_0 : bit;
SIGNAL \DEBOUNCER:op_clk\ : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_17852 : bit;
SIGNAL Net_27392 : bit;
SIGNAL Net_28367 : bit;
SIGNAL Net_28368 : bit;
SIGNAL Net_28042 : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL Net_27404_0 : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_31\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_30\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_29\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_28\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_27\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_26\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_25\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_24\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_23\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_22\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_21\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_20\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_19\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_18\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_17\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_16\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_15\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_14\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_13\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_12\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_11\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_10\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_9\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_8\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_7\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_6\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_5\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_4\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_3\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_2\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_1\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:b_0\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \CLICK_COUNTER:MODIN3_1\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \CLICK_COUNTER:MODIN3_0\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \CLICK_COUNTER:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \CLICK_TIMER:Net_260\ : bit;
SIGNAL Net_28369 : bit;
SIGNAL \CLICK_TIMER:Net_55\ : bit;
SIGNAL Net_24140 : bit;
SIGNAL \CLICK_TIMER:Net_53\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_28372 : bit;
SIGNAL \CLICK_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CLICK_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CLICK_TIMER:Net_102\ : bit;
SIGNAL \CLICK_TIMER:Net_266\ : bit;
TERMINAL Net_28936 : bit;
TERMINAL Net_28937 : bit;
TERMINAL Net_28938 : bit;
TERMINAL Net_28939 : bit;
TERMINAL Net_28940 : bit;
TERMINAL Net_28991 : bit;
TERMINAL Net_28992 : bit;
TERMINAL Net_28941 : bit;
TERMINAL Net_28976 : bit;
TERMINAL Net_28975 : bit;
TERMINAL Net_28974 : bit;
TERMINAL Net_28966 : bit;
TERMINAL Net_28967 : bit;
TERMINAL Net_28986 : bit;
TERMINAL Net_23 : bit;
TERMINAL Net_29001 : bit;
TERMINAL Net_28968 : bit;
TERMINAL Net_29046 : bit;
TERMINAL Net_29045 : bit;
TERMINAL Net_28973 : bit;
TERMINAL Net_28972 : bit;
TERMINAL Net_28971 : bit;
TERMINAL Net_28942 : bit;
TERMINAL Net_28943 : bit;
TERMINAL Net_28944 : bit;
TERMINAL Net_28945 : bit;
TERMINAL Net_28946 : bit;
TERMINAL Net_28947 : bit;
TERMINAL Net_28988 : bit;
TERMINAL Net_28987 : bit;
TERMINAL Net_29021 : bit;
TERMINAL Net_28965 : bit;
TERMINAL Net_28964 : bit;
TERMINAL Net_28963 : bit;
TERMINAL Net_28990 : bit;
TERMINAL Net_28962 : bit;
TERMINAL Net_28961 : bit;
TERMINAL Net_28960 : bit;
TERMINAL Net_28948 : bit;
TERMINAL Net_28949 : bit;
TERMINAL Net_28950 : bit;
TERMINAL Net_28951 : bit;
TERMINAL Net_28952 : bit;
TERMINAL Net_28953 : bit;
TERMINAL Net_28954 : bit;
TERMINAL Net_28955 : bit;
TERMINAL Net_28980 : bit;
TERMINAL Net_28981 : bit;
TERMINAL Net_28982 : bit;
TERMINAL Net_28983 : bit;
TERMINAL Net_28984 : bit;
TERMINAL Net_28958 : bit;
TERMINAL Net_28978 : bit;
TERMINAL Net_28956 : bit;
TERMINAL Net_28957 : bit;
TERMINAL Net_28959 : bit;
TERMINAL Net_28977 : bit;
TERMINAL Net_28979_1 : bit;
TERMINAL Net_28979_0 : bit;
SIGNAL tmpOE__MISO_IMU_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__MISO_IMU_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_IMU_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_IMU_net_0 : bit;
SIGNAL tmpOE__MOSI_IMU_net_0 : bit;
SIGNAL Net_29024 : bit;
SIGNAL tmpFB_0__MOSI_IMU_net_0 : bit;
SIGNAL tmpIO_0__MOSI_IMU_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_IMU_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_IMU_net_0 : bit;
SIGNAL tmpOE__SCLK_IMU_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__SCLK_IMU_net_0 : bit;
SIGNAL tmpIO_0__SCLK_IMU_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_IMU_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_IMU_net_0 : bit;
SIGNAL \SPIM_IMU:Net_276\ : bit;
SIGNAL \SPIM_IMU:Net_288\ : bit;
SIGNAL Net_28607 : bit;
SIGNAL \SPIM_IMU:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_IMU:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_IMU:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_IMU:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_IMU:Net_244\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_IMU:BSPIM:so_send\ : bit;
SIGNAL \SPIM_IMU:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_IMU:BSPIM:state_2\ : bit;
SIGNAL \SPIM_IMU:BSPIM:state_1\ : bit;
SIGNAL \SPIM_IMU:BSPIM:state_0\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_28604 : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_IMU:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_4\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_3\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_2\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_1\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_0\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_IMU:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_IMU:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_IMU:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_7\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_6\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_5\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_4\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_3\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_2\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_1\ : bit;
SIGNAL \SPIM_IMU:BSPIM:control_0\ : bit;
SIGNAL \SPIM_IMU:Net_294\ : bit;
SIGNAL \SPIM_IMU:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_IMU:Net_273\ : bit;
SIGNAL \SPIM_IMU:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_6\ : bit;
SIGNAL \SPIM_IMU:BSPIM:count_5\ : bit;
SIGNAL \SPIM_IMU:BSPIM:cnt_tc\ : bit;
SIGNAL Net_28609 : bit;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_IMU:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_IMU:Net_289\ : bit;
SIGNAL tmpOE__ONBOARD_LED_net_0 : bit;
SIGNAL Net_19647 : bit;
SIGNAL tmpFB_0__ONBOARD_LED_net_0 : bit;
SIGNAL tmpIO_0__ONBOARD_LED_net_0 : bit;
TERMINAL tmpSIOVREF__ONBOARD_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ONBOARD_LED_net_0 : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:km_run\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_29105 : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:control_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:status_0\ : bit;
SIGNAL \PWM_NOTIFY:Net_55\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_NOTIFY:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_NOTIFY:PWMUDB:compare1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:compare2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_NOTIFY:Net_101\ : bit;
SIGNAL \PWM_NOTIFY:Net_96\ : bit;
SIGNAL Net_19821 : bit;
SIGNAL Net_19822 : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_19823 : bit;
SIGNAL Net_19820 : bit;
SIGNAL \PWM_NOTIFY:Net_113\ : bit;
SIGNAL \PWM_NOTIFY:Net_107\ : bit;
SIGNAL \PWM_NOTIFY:Net_114\ : bit;
SIGNAL tmpOE__CS_IMU_net_0 : bit;
SIGNAL tmpFB_0__CS_IMU_net_0 : bit;
SIGNAL tmpIO_0__CS_IMU_net_0 : bit;
TERMINAL tmpSIOVREF__CS_IMU_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_IMU_net_0 : bit;
SIGNAL \BUTTON_TIMER:Net_260\ : bit;
SIGNAL \BUTTON_TIMER:Net_266\ : bit;
SIGNAL \BUTTON_TIMER:Net_51\ : bit;
SIGNAL \BUTTON_TIMER:Net_261\ : bit;
SIGNAL \BUTTON_TIMER:Net_57\ : bit;
SIGNAL Net_28363 : bit;
SIGNAL Net_24673 : bit;
SIGNAL \BUTTON_TIMER:Net_102\ : bit;
SIGNAL Net_17855 : bit;
SIGNAL Net_28007 : bit;
SIGNAL BUTTON_LATCH : bit;
SIGNAL tmpOE__INT1_PIN_net_0 : bit;
SIGNAL Net_29010 : bit;
SIGNAL tmpIO_0__INT1_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__INT1_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__INT1_PIN_net_0 : bit;
SIGNAL \SPIM_EEPROM:Net_276\ : bit;
SIGNAL \SPIM_EEPROM:Net_288\ : bit;
SIGNAL Net_29009 : bit;
SIGNAL \SPIM_EEPROM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_EEPROM:Net_244\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:so_send\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:so_send_reg\ : bit;
SIGNAL Net_29030 : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:state_2\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:state_1\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:state_0\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_29027 : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_4\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_3\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_2\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_1\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_0\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_7\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_6\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_5\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_4\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_3\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_2\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_1\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:control_0\ : bit;
SIGNAL \SPIM_EEPROM:Net_294\ : bit;
SIGNAL \SPIM_EEPROM:Net_273\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:cnt_enable\ : bit;
SIGNAL Net_29029 : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_6\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:count_5\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_28999 : bit;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_EEPROM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_EEPROM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_29007 : bit;
SIGNAL \SPIM_EEPROM:Net_289\ : bit;
SIGNAL tmpOE__MOSI_EEPROM_net_0 : bit;
SIGNAL tmpFB_0__MOSI_EEPROM_net_0 : bit;
SIGNAL tmpIO_0__MOSI_EEPROM_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_EEPROM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_EEPROM_net_0 : bit;
SIGNAL tmpOE__SCLK_EEPROM_net_0 : bit;
SIGNAL tmpFB_0__SCLK_EEPROM_net_0 : bit;
SIGNAL tmpIO_0__SCLK_EEPROM_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_EEPROM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_EEPROM_net_0 : bit;
SIGNAL tmpOE__CS_EEPROM_net_0 : bit;
SIGNAL tmpFB_0__CS_EEPROM_net_0 : bit;
SIGNAL tmpIO_0__CS_EEPROM_net_0 : bit;
TERMINAL tmpSIOVREF__CS_EEPROM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_EEPROM_net_0 : bit;
SIGNAL tmpOE__MISO_EEPROM_net_0 : bit;
SIGNAL tmpIO_0__MISO_EEPROM_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_EEPROM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_EEPROM_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_29033 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_29039 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_29040 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_29035 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_29038 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_29034 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:lte\:SIGNAL IS 2;
SIGNAL tmpOE__TX_PIN_net_0 : bit;
SIGNAL tmpFB_0__TX_PIN_net_0 : bit;
SIGNAL tmpIO_0__TX_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__TX_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_PIN_net_0 : bit;
SIGNAL tmpOE__RX_PIN_net_0 : bit;
SIGNAL tmpIO_0__RX_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__RX_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_PIN_net_0 : bit;
SIGNAL Net_29047 : bit;
SIGNAL Net_29049 : bit;
SIGNAL \MAIN_TIMER:Net_260\ : bit;
SIGNAL \MAIN_TIMER:Net_266\ : bit;
SIGNAL \MAIN_TIMER:Net_51\ : bit;
SIGNAL \MAIN_TIMER:Net_261\ : bit;
SIGNAL \MAIN_TIMER:Net_57\ : bit;
SIGNAL Net_29050 : bit;
SIGNAL Net_29055 : bit;
SIGNAL \MAIN_TIMER:Net_102\ : bit;
TERMINAL Net_29063 : bit;
TERMINAL Net_29065 : bit;
TERMINAL \ADC_DELSIG:Net_244\ : bit;
TERMINAL \ADC_DELSIG:Net_690\ : bit;
TERMINAL \ADC_DELSIG:Net_35\ : bit;
TERMINAL \ADC_DELSIG:Net_34\ : bit;
TERMINAL \ADC_DELSIG:Net_677\ : bit;
TERMINAL \ADC_DELSIG:Net_20\ : bit;
SIGNAL \ADC_DELSIG:Net_488\ : bit;
TERMINAL Net_29109 : bit;
TERMINAL \ADC_DELSIG:Net_520\ : bit;
SIGNAL \ADC_DELSIG:Net_481\ : bit;
SIGNAL \ADC_DELSIG:Net_482\ : bit;
SIGNAL \ADC_DELSIG:mod_reset\ : bit;
SIGNAL \ADC_DELSIG:Net_93\ : bit;
TERMINAL \ADC_DELSIG:Net_573\ : bit;
TERMINAL \ADC_DELSIG:Net_41\ : bit;
TERMINAL \ADC_DELSIG:Net_109\ : bit;
SIGNAL \ADC_DELSIG:aclock\ : bit;
SIGNAL \ADC_DELSIG:mod_dat_3\ : bit;
SIGNAL \ADC_DELSIG:mod_dat_2\ : bit;
SIGNAL \ADC_DELSIG:mod_dat_1\ : bit;
SIGNAL \ADC_DELSIG:mod_dat_0\ : bit;
SIGNAL \ADC_DELSIG:Net_245_7\ : bit;
SIGNAL \ADC_DELSIG:Net_245_6\ : bit;
SIGNAL \ADC_DELSIG:Net_245_5\ : bit;
SIGNAL \ADC_DELSIG:Net_245_4\ : bit;
SIGNAL \ADC_DELSIG:Net_245_3\ : bit;
SIGNAL \ADC_DELSIG:Net_245_2\ : bit;
SIGNAL \ADC_DELSIG:Net_245_1\ : bit;
SIGNAL \ADC_DELSIG:Net_245_0\ : bit;
TERMINAL \ADC_DELSIG:Net_352\ : bit;
TERMINAL \ADC_DELSIG:Net_257\ : bit;
TERMINAL \ADC_DELSIG:Net_249\ : bit;
SIGNAL Net_29101 : bit;
SIGNAL \ADC_DELSIG:Net_250\ : bit;
SIGNAL \ADC_DELSIG:Net_252\ : bit;
SIGNAL \ADC_DELSIG:soc\ : bit;
SIGNAL \ADC_DELSIG:Net_268\ : bit;
SIGNAL \ADC_DELSIG:Net_270\ : bit;
SIGNAL tmpOE__POT_PIN_net_0 : bit;
SIGNAL tmpFB_0__POT_PIN_net_0 : bit;
SIGNAL tmpIO_0__POT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__POT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_PIN_net_0 : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL Net_27404_1D : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_27392D : bit;
SIGNAL Net_28367D : bit;
SIGNAL Net_28368D : bit;
SIGNAL Net_27404_0D : bit;
SIGNAL \CLICK_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \CLICK_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPIM_IMU:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:state_0\\D\ : bit;
SIGNAL Net_28604D : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_IMU:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_NOTIFY:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL BUTTON_LATCHD : bit;
SIGNAL \SPIM_EEPROM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_29027D : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_EEPROM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_29029D : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_29035D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

Net_19465 <=  ('0') ;

one <=  ('1') ;

\PWM_RG:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RG:PWMUDB:tc_i\);

\PWM_RG:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RG:PWMUDB:dith_count_1\ and \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_0\)
	OR (not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:dith_count_1\)
	OR (not \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_1\));

\PWM_RG:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:tc_i\)
	OR (not \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_0\));

\PWM_RG:PWMUDB:cmp1_status\ <= ((not \PWM_RG:PWMUDB:prevCompare1\ and \PWM_RG:PWMUDB:cmp1_less\));

\PWM_RG:PWMUDB:cmp2_status\ <= ((not \PWM_RG:PWMUDB:prevCompare2\ and \PWM_RG:PWMUDB:cmp2_less\));

\PWM_RG:PWMUDB:status_2\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:tc_i\));

\PWM_RG:PWMUDB:pwm1_i\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:cmp1_less\));

\PWM_RG:PWMUDB:pwm2_i\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:cmp2_less\));

\PWM_B:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_B:PWMUDB:tc_i\);

\PWM_B:PWMUDB:dith_count_1\\D\ <= ((not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\)
	OR (not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_1\));

\PWM_B:PWMUDB:dith_count_0\\D\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:tc_i\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\));

\PWM_B:PWMUDB:cmp1_status\ <= ((not \PWM_B:PWMUDB:prevCompare1\ and \PWM_B:PWMUDB:cmp1_less\));

\PWM_B:PWMUDB:status_2\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:tc_i\));

\PWM_B:PWMUDB:pwm_i\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:cmp1_less\));

Net_24015 <= (not Net_23914);

Net_27392D <= ((not \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ and Net_17852));

Net_27404_1D <= ((not Net_27404_1 and not Net_24140 and Net_27392 and Net_27404_0));

Net_27404_0D <= ((not Net_27404_1 and not Net_27404_0 and not Net_24140 and Net_27392)
	OR (not Net_27404_1 and not Net_27392 and not Net_24140 and Net_27404_0));

\CLICK_TIMER:TimerUDB:run_mode\ <= ((Net_23914 and \CLICK_TIMER:TimerUDB:control_7\));

\CLICK_TIMER:TimerUDB:status_tc\ <= ((Net_23914 and \CLICK_TIMER:TimerUDB:control_7\ and \CLICK_TIMER:TimerUDB:per_zero\));

\SPIM_IMU:BSPIM:load_rx_data\ <= ((not \SPIM_IMU:BSPIM:count_4\ and not \SPIM_IMU:BSPIM:count_3\ and not \SPIM_IMU:BSPIM:count_2\ and not \SPIM_IMU:BSPIM:count_1\ and \SPIM_IMU:BSPIM:count_0\));

\SPIM_IMU:BSPIM:load_cond\\D\ <= ((not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_2\)
	OR (\SPIM_IMU:BSPIM:count_0\ and \SPIM_IMU:BSPIM:load_cond\)
	OR (\SPIM_IMU:BSPIM:count_1\ and \SPIM_IMU:BSPIM:load_cond\)
	OR (\SPIM_IMU:BSPIM:count_2\ and \SPIM_IMU:BSPIM:load_cond\)
	OR (\SPIM_IMU:BSPIM:count_3\ and \SPIM_IMU:BSPIM:load_cond\)
	OR (\SPIM_IMU:BSPIM:count_4\ and \SPIM_IMU:BSPIM:load_cond\));

\SPIM_IMU:BSPIM:tx_status_0\ <= ((not \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_0\));

\SPIM_IMU:BSPIM:tx_status_4\ <= ((not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\));

\SPIM_IMU:BSPIM:rx_status_6\ <= ((not \SPIM_IMU:BSPIM:count_4\ and not \SPIM_IMU:BSPIM:count_3\ and not \SPIM_IMU:BSPIM:count_2\ and not \SPIM_IMU:BSPIM:count_1\ and \SPIM_IMU:BSPIM:count_0\ and \SPIM_IMU:BSPIM:rx_status_4\));

\SPIM_IMU:BSPIM:state_2\\D\ <= ((not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:count_4\ and not \SPIM_IMU:BSPIM:count_3\ and not \SPIM_IMU:BSPIM:count_2\ and not \SPIM_IMU:BSPIM:count_0\ and not \SPIM_IMU:BSPIM:tx_status_1\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:count_1\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:count_4\ and not \SPIM_IMU:BSPIM:count_3\ and not \SPIM_IMU:BSPIM:count_2\ and not \SPIM_IMU:BSPIM:count_1\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:count_0\));

\SPIM_IMU:BSPIM:state_1\\D\ <= ((not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:count_0\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:count_1\ and not \SPIM_IMU:BSPIM:count_0\ and \SPIM_IMU:BSPIM:state_1\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:count_1\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:tx_status_1\)
	OR (not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_2\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:state_0\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:count_2\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:count_3\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:count_4\));

\SPIM_IMU:BSPIM:state_0\\D\ <= ((not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:tx_status_1\ and \SPIM_IMU:BSPIM:count_4\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:tx_status_1\ and \SPIM_IMU:BSPIM:count_3\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:tx_status_1\ and \SPIM_IMU:BSPIM:count_2\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:count_1\ and not \SPIM_IMU:BSPIM:tx_status_1\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:tx_status_1\ and \SPIM_IMU:BSPIM:count_0\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:count_4\ and not \SPIM_IMU:BSPIM:count_3\ and not \SPIM_IMU:BSPIM:count_2\ and not \SPIM_IMU:BSPIM:count_1\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:count_0\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:tx_status_1\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\ and not \SPIM_IMU:BSPIM:tx_status_1\));

Net_28604D <= ((not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\)
	OR (\SPIM_IMU:BSPIM:state_1\ and Net_28604)
	OR (\SPIM_IMU:BSPIM:state_2\ and Net_28604)
	OR (\SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_1\));

\SPIM_IMU:BSPIM:cnt_enable\\D\ <= ((not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:count_4\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:count_3\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:count_2\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:count_1\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:count_0\ and \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_2\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:cnt_enable\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:state_0\));

\SPIM_IMU:BSPIM:mosi_reg\\D\ <= ((not \SPIM_IMU:BSPIM:state_2\ and not \SPIM_IMU:BSPIM:state_0\ and \SPIM_IMU:BSPIM:state_1\ and \SPIM_IMU:BSPIM:mosi_from_dp\)
	OR (not \SPIM_IMU:BSPIM:state_1\ and not \SPIM_IMU:BSPIM:state_0\ and Net_29024 and \SPIM_IMU:BSPIM:state_2\)
	OR (not \SPIM_IMU:BSPIM:state_2\ and Net_29024 and \SPIM_IMU:BSPIM:state_0\));

Net_25D <= (\SPIM_IMU:BSPIM:state_0\
	OR not \SPIM_IMU:BSPIM:state_1\
	OR \SPIM_IMU:BSPIM:state_2\);

\PWM_NOTIFY:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_NOTIFY:PWMUDB:tc_i\);

\PWM_NOTIFY:PWMUDB:dith_count_1\\D\ <= ((not \PWM_NOTIFY:PWMUDB:dith_count_1\ and \PWM_NOTIFY:PWMUDB:tc_i\ and \PWM_NOTIFY:PWMUDB:dith_count_0\)
	OR (not \PWM_NOTIFY:PWMUDB:dith_count_0\ and \PWM_NOTIFY:PWMUDB:dith_count_1\)
	OR (not \PWM_NOTIFY:PWMUDB:tc_i\ and \PWM_NOTIFY:PWMUDB:dith_count_1\));

\PWM_NOTIFY:PWMUDB:dith_count_0\\D\ <= ((not \PWM_NOTIFY:PWMUDB:dith_count_0\ and \PWM_NOTIFY:PWMUDB:tc_i\)
	OR (not \PWM_NOTIFY:PWMUDB:tc_i\ and \PWM_NOTIFY:PWMUDB:dith_count_0\));

\PWM_NOTIFY:PWMUDB:cmp1_status\ <= ((not \PWM_NOTIFY:PWMUDB:prevCompare1\ and \PWM_NOTIFY:PWMUDB:cmp1_less\)
	OR (not \PWM_NOTIFY:PWMUDB:prevCompare1\ and \PWM_NOTIFY:PWMUDB:cmp1_eq\));

\PWM_NOTIFY:PWMUDB:status_2\ <= ((\PWM_NOTIFY:PWMUDB:runmode_enable\ and \PWM_NOTIFY:PWMUDB:tc_i\));

\PWM_NOTIFY:PWMUDB:pwm_i\ <= ((\PWM_NOTIFY:PWMUDB:runmode_enable\ and \PWM_NOTIFY:PWMUDB:cmp1_less\)
	OR (\PWM_NOTIFY:PWMUDB:runmode_enable\ and \PWM_NOTIFY:PWMUDB:cmp1_eq\));

\PWM_NOTIFY:PWMUDB:cmp1\ <= (\PWM_NOTIFY:PWMUDB:cmp1_less\
	OR \PWM_NOTIFY:PWMUDB:cmp1_eq\);

Net_17855 <= (not Net_17852);

BUTTON_LATCHD <= ((not Net_27404_1 and not Net_24140 and Net_27404_0)
	OR (not Net_27404_1 and not Net_24140 and Net_23914));

\SPIM_EEPROM:BSPIM:load_rx_data\ <= ((not \SPIM_EEPROM:BSPIM:count_4\ and not \SPIM_EEPROM:BSPIM:count_3\ and not \SPIM_EEPROM:BSPIM:count_2\ and not \SPIM_EEPROM:BSPIM:count_1\ and \SPIM_EEPROM:BSPIM:count_0\));

\SPIM_EEPROM:BSPIM:load_cond\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\)
	OR (\SPIM_EEPROM:BSPIM:count_0\ and \SPIM_EEPROM:BSPIM:load_cond\)
	OR (\SPIM_EEPROM:BSPIM:count_1\ and \SPIM_EEPROM:BSPIM:load_cond\)
	OR (\SPIM_EEPROM:BSPIM:count_2\ and \SPIM_EEPROM:BSPIM:load_cond\)
	OR (\SPIM_EEPROM:BSPIM:count_3\ and \SPIM_EEPROM:BSPIM:load_cond\)
	OR (\SPIM_EEPROM:BSPIM:count_4\ and \SPIM_EEPROM:BSPIM:load_cond\));

\SPIM_EEPROM:BSPIM:tx_status_0\ <= ((not \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_0\));

\SPIM_EEPROM:BSPIM:tx_status_4\ <= ((not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\));

\SPIM_EEPROM:BSPIM:rx_status_6\ <= ((not \SPIM_EEPROM:BSPIM:count_4\ and not \SPIM_EEPROM:BSPIM:count_3\ and not \SPIM_EEPROM:BSPIM:count_2\ and not \SPIM_EEPROM:BSPIM:count_1\ and \SPIM_EEPROM:BSPIM:count_0\ and \SPIM_EEPROM:BSPIM:rx_status_4\));

\SPIM_EEPROM:BSPIM:state_2\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and not \SPIM_EEPROM:BSPIM:count_4\ and not \SPIM_EEPROM:BSPIM:count_3\ and not \SPIM_EEPROM:BSPIM:count_2\ and not \SPIM_EEPROM:BSPIM:count_0\ and not \SPIM_EEPROM:BSPIM:ld_ident\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:count_1\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:count_4\ and not \SPIM_EEPROM:BSPIM:count_3\ and not \SPIM_EEPROM:BSPIM:count_1\ and not \SPIM_EEPROM:BSPIM:tx_status_1\ and \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:count_2\ and \SPIM_EEPROM:BSPIM:count_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\));

\SPIM_EEPROM:BSPIM:state_1\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:count_0\)
	OR (not \SPIM_EEPROM:BSPIM:count_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:count_1\ and not \SPIM_EEPROM:BSPIM:count_0\ and \SPIM_EEPROM:BSPIM:state_1\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:count_2\ and \SPIM_EEPROM:BSPIM:count_1\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (\SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:tx_status_1\)
	OR (not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (\SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:count_3\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:count_4\));

\SPIM_EEPROM:BSPIM:state_0\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and not \SPIM_EEPROM:BSPIM:tx_status_1\)
	OR (\SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\));

Net_29027D <= ((not \SPIM_EEPROM:BSPIM:state_0\ and Net_29027)
	OR (not \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\)
	OR (\SPIM_EEPROM:BSPIM:state_1\ and Net_29027));

\SPIM_EEPROM:BSPIM:cnt_enable\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:cnt_enable\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\)
	OR (\SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:cnt_enable\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:cnt_enable\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:cnt_enable\));

\SPIM_EEPROM:BSPIM:mosi_reg\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\)
	OR (\SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and Net_29030 and \SPIM_EEPROM:BSPIM:state_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\ and \SPIM_EEPROM:BSPIM:count_0\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and not \SPIM_EEPROM:BSPIM:count_1\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\ and \SPIM_EEPROM:BSPIM:count_2\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\ and \SPIM_EEPROM:BSPIM:count_3\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:mosi_from_dp\ and \SPIM_EEPROM:BSPIM:count_4\));

Net_29029D <= ((\SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\ and Net_29029)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:state_0\));

\SPIM_EEPROM:BSPIM:ld_ident\\D\ <= ((not \SPIM_EEPROM:BSPIM:state_1\ and not \SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:state_2\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:count_0\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and not \SPIM_EEPROM:BSPIM:count_1\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:count_2\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:count_3\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (not \SPIM_EEPROM:BSPIM:state_2\ and \SPIM_EEPROM:BSPIM:count_4\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (\SPIM_EEPROM:BSPIM:state_0\ and \SPIM_EEPROM:BSPIM:ld_ident\)
	OR (not \SPIM_EEPROM:BSPIM:state_1\ and \SPIM_EEPROM:BSPIM:ld_ident\));

Net_29033 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_29035D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_29038 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_29038 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_29038)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_29038 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_29038 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_29038 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_29038 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_29038 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_29038));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

BUTTON_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f352711a-bcd5-4347-a3f7-46c8a71310e7",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_27453,
		dig_domain_out=>open);
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_28802, Net_22256));
KIT_059_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_28659, Net_28660, Net_28661, Net_28662,
			Net_28663, Net_28664, Net_28665, Net_28666,
			Net_28707, Net_28706, Net_28705, Net_28692,
			Net_28693, Net_28694, Net_28695, Net_28696,
			Net_28697, Net_28698, Net_28699, Net_28704,
			Net_28703, Net_28702, Net_28667, Net_28668,
			Net_28669, Net_28670, Net_28671, Net_28672,
			Net_28701, Net_28700, Net_28691, Net_28690,
			Net_22256, Net_28689, Net_28688, Net_28687,
			Net_28686, Net_28685, Net_28673, Net_28674,
			Net_28675, Net_28676, Net_28677, Net_28678,
			Net_28679, Net_28680, Net_28711, Net_28712,
			Net_28713, Net_28714, Net_28715, Net_28683,
			Net_28709, Net_28681, Net_28682, Net_28684,
			Net_28708, Net_28710_1, Net_28710_0));
PWM_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7ec52678-bf3a-4e40-936f-cd1e471837ac",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18733,
		dig_domain_out=>open);
\PWM_RG:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18733,
		enable=>one,
		clock_out=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\);
\PWM_RG:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_19465,
		clock=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RG:PWMUDB:control_7\, \PWM_RG:PWMUDB:control_6\, \PWM_RG:PWMUDB:control_5\, \PWM_RG:PWMUDB:control_4\,
			\PWM_RG:PWMUDB:control_3\, \PWM_RG:PWMUDB:control_2\, \PWM_RG:PWMUDB:control_1\, \PWM_RG:PWMUDB:control_0\));
\PWM_RG:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_19465,
		clock=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_19465, \PWM_RG:PWMUDB:status_5\, Net_19465, \PWM_RG:PWMUDB:status_3\,
			\PWM_RG:PWMUDB:status_2\, \PWM_RG:PWMUDB:status_1\, \PWM_RG:PWMUDB:status_0\),
		interrupt=>\PWM_RG:Net_55\);
\PWM_RG:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RG:PWMUDB:tc_i\, \PWM_RG:PWMUDB:runmode_enable\, Net_19465),
		route_si=>Net_19465,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>\PWM_RG:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RG:PWMUDB:cmp1_less\,
		z0=>\PWM_RG:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RG:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RG:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RG:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RG:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_B:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18733,
		enable=>one,
		clock_out=>\PWM_B:PWMUDB:ClockOutFromEnBlock\);
\PWM_B:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_19465,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_B:PWMUDB:control_7\, \PWM_B:PWMUDB:control_6\, \PWM_B:PWMUDB:control_5\, \PWM_B:PWMUDB:control_4\,
			\PWM_B:PWMUDB:control_3\, \PWM_B:PWMUDB:control_2\, \PWM_B:PWMUDB:control_1\, \PWM_B:PWMUDB:control_0\));
\PWM_B:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_19465,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_19465, \PWM_B:PWMUDB:status_5\, Net_19465, \PWM_B:PWMUDB:status_3\,
			\PWM_B:PWMUDB:status_2\, \PWM_B:PWMUDB:status_1\, \PWM_B:PWMUDB:status_0\),
		interrupt=>\PWM_B:Net_55\);
\PWM_B:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_B:PWMUDB:tc_i\, \PWM_B:PWMUDB:runmode_enable\, Net_19465),
		route_si=>Net_19465,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>\PWM_B:PWMUDB:cmp1_eq\,
		cl0=>\PWM_B:PWMUDB:cmp1_less\,
		z0=>\PWM_B:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_B:PWMUDB:cmp2_eq\,
		cl1=>\PWM_B:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_B:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_B:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_29076, Net_29079));
KIT_059_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_28716, Net_28717, Net_28718, Net_28719,
			Net_28720, Net_28721, Net_28722, Net_28723,
			Net_28761, Net_28760, Net_28759, Net_28746,
			Net_28747, Net_28748, Net_28749, Net_28750,
			Net_28751, Net_28752, Net_28753, Net_28758,
			Net_28757, Net_28756, Net_28724, Net_28725,
			Net_28726, Net_28727, Net_28728, Net_28729,
			Net_28755, Net_28754, Net_28745, Net_18671,
			Net_28744, Net_28743, Net_28742, Net_28741,
			Net_28740, Net_28739, Net_28730, Net_28731,
			Net_28732, Net_29111, Net_28734, Net_18047,
			Net_18048, Net_18049, Net_28765, Net_28766,
			Net_28767, Net_28768, Net_28769, Net_28737,
			Net_28763, Net_28735, Net_28736, Net_28738,
			Net_28762, Net_28764_1, Net_28764_0));
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_29096, Net_29095));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_29097, Net_29091));
RED:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_18047, Net_29079));
GREEN_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98012a64-82d4-425a-8ac5-6703c96dc3d9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_18163,
		fb=>(tmpFB_0__GREEN_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_PIN_net_0),
		siovref=>(tmpSIOVREF__GREEN_PIN_net_0),
		annotation=>Net_18048,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__GREEN_PIN_net_0);
GREEN:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_18048, Net_29096));
BLUE:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_18049, Net_29097));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_29095);
RED_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_18731,
		fb=>(tmpFB_0__RED_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_PIN_net_0),
		siovref=>(tmpSIOVREF__RED_PIN_net_0),
		annotation=>Net_18047,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__RED_PIN_net_0);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_29076);
BLUE_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b8a23720-2d2c-4d66-ac61-d3fcd0077017",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_18727,
		fb=>(tmpFB_0__BLUE_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_PIN_net_0),
		siovref=>(tmpSIOVREF__BLUE_PIN_net_0),
		annotation=>Net_18049,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__BLUE_PIN_net_0);
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_29091);
ISR_START:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_27404_1);
BUTTON_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>Net_20798,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_PIN_net_0),
		siovref=>(tmpSIOVREF__BUTTON_PIN_net_0),
		annotation=>Net_22256,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__BUTTON_PIN_net_0);
\DEBOUNCER:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_27453,
		enable=>one,
		clock_out=>\DEBOUNCER:op_clk\);
\CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\CLICK_COUNTER:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CLICK_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_27453,
		enable=>one,
		clock_out=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\);
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_27453,
		enable=>one,
		clock_out=>\CLICK_TIMER:TimerUDB:Clk_Ctl_i\);
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_19465,
		clock=>\CLICK_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\CLICK_TIMER:TimerUDB:control_7\, \CLICK_TIMER:TimerUDB:control_6\, \CLICK_TIMER:TimerUDB:control_5\, \CLICK_TIMER:TimerUDB:control_4\,
			\CLICK_TIMER:TimerUDB:control_3\, \CLICK_TIMER:TimerUDB:control_2\, \CLICK_TIMER:TimerUDB:control_1\, \CLICK_TIMER:TimerUDB:control_0\));
\CLICK_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_24015,
		clock=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(Net_19465, Net_19465, Net_19465, \CLICK_TIMER:TimerUDB:status_3\,
			\CLICK_TIMER:TimerUDB:status_2\, Net_19465, \CLICK_TIMER:TimerUDB:status_tc\),
		interrupt=>\CLICK_TIMER:Net_55\);
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_19465,
		clk=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_24015, \CLICK_TIMER:TimerUDB:run_mode\, \CLICK_TIMER:TimerUDB:per_zero\),
		route_si=>Net_19465,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>open,
		cl0=>open,
		z0=>\CLICK_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\CLICK_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\CLICK_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
KIT_059_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_28936, Net_28937, Net_28938, Net_28939,
			Net_28940, Net_28991, Net_28992, Net_28941,
			Net_28976, Net_28975, Net_28974, Net_28966,
			Net_28967, Net_28986, Net_23, Net_29001,
			Net_28968, Net_29046, Net_29045, Net_28973,
			Net_28972, Net_28971, Net_28942, Net_28943,
			Net_28944, Net_28945, Net_28946, Net_28947,
			Net_28988, Net_28987, Net_29021, Net_28965,
			Net_28964, Net_28963, Net_28990, Net_28962,
			Net_28961, Net_28960, Net_28948, Net_28949,
			Net_28950, Net_28951, Net_28952, Net_28953,
			Net_28954, Net_28955, Net_28980, Net_28981,
			Net_28982, Net_28983, Net_28984, Net_28958,
			Net_28978, Net_28956, Net_28957, Net_28959,
			Net_28977, Net_28979_1, Net_28979_0));
MISO_IMU:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__MISO_IMU_net_0),
		siovref=>(tmpSIOVREF__MISO_IMU_net_0),
		annotation=>Net_28988,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__MISO_IMU_net_0);
MOSI_IMU:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8593873b-05de-4935-8f7b-25fff2c6e2ef",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_29024,
		fb=>(tmpFB_0__MOSI_IMU_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_IMU_net_0),
		siovref=>(tmpSIOVREF__MOSI_IMU_net_0),
		annotation=>Net_23,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__MOSI_IMU_net_0);
SCLK_IMU:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_25,
		fb=>(tmpFB_0__SCLK_IMU_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_IMU_net_0),
		siovref=>(tmpSIOVREF__SCLK_IMU_net_0),
		annotation=>Net_28986,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__SCLK_IMU_net_0);
\SPIM_IMU:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_IMU:Net_276\,
		dig_domain_out=>open);
\SPIM_IMU:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_28607);
\SPIM_IMU:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_IMU:Net_276\,
		enable=>one,
		clock_out=>\SPIM_IMU:BSPIM:clk_fin\);
\SPIM_IMU:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_IMU:BSPIM:clk_fin\,
		reset=>Net_19465,
		load=>Net_19465,
		enable=>\SPIM_IMU:BSPIM:cnt_enable\,
		count=>(\SPIM_IMU:BSPIM:count_6\, \SPIM_IMU:BSPIM:count_5\, \SPIM_IMU:BSPIM:count_4\, \SPIM_IMU:BSPIM:count_3\,
			\SPIM_IMU:BSPIM:count_2\, \SPIM_IMU:BSPIM:count_1\, \SPIM_IMU:BSPIM:count_0\),
		tc=>\SPIM_IMU:BSPIM:cnt_tc\);
\SPIM_IMU:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>Net_19465,
		clock=>\SPIM_IMU:BSPIM:clk_fin\,
		status=>(Net_19465, Net_19465, \SPIM_IMU:BSPIM:tx_status_4\, \SPIM_IMU:BSPIM:load_rx_data\,
			\SPIM_IMU:BSPIM:tx_status_2\, \SPIM_IMU:BSPIM:tx_status_1\, \SPIM_IMU:BSPIM:tx_status_0\),
		interrupt=>Net_28609);
\SPIM_IMU:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>Net_19465,
		clock=>\SPIM_IMU:BSPIM:clk_fin\,
		status=>(\SPIM_IMU:BSPIM:rx_status_6\, \SPIM_IMU:BSPIM:rx_status_5\, \SPIM_IMU:BSPIM:rx_status_4\, Net_19465,
			Net_19465, Net_19465, Net_19465),
		interrupt=>Net_28607);
\SPIM_IMU:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_19465,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_IMU:BSPIM:state_2\, \SPIM_IMU:BSPIM:state_1\, \SPIM_IMU:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>\SPIM_IMU:BSPIM:load_rx_data\,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_IMU:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_IMU:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_IMU:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_IMU:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_IMU:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\SPIM_IMU:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_28609);
ONBOARD_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f8e3cfd-20af-4025-a72e-9dcbdf102978",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_19647,
		fb=>(tmpFB_0__ONBOARD_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__ONBOARD_LED_net_0),
		siovref=>(tmpSIOVREF__ONBOARD_LED_net_0),
		annotation=>Net_18671,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__ONBOARD_LED_net_0);
\PWM_NOTIFY:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29105,
		enable=>one,
		clock_out=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\);
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_19465,
		clock=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_NOTIFY:PWMUDB:control_7\, \PWM_NOTIFY:PWMUDB:control_6\, \PWM_NOTIFY:PWMUDB:control_5\, \PWM_NOTIFY:PWMUDB:control_4\,
			\PWM_NOTIFY:PWMUDB:control_3\, \PWM_NOTIFY:PWMUDB:control_2\, \PWM_NOTIFY:PWMUDB:control_1\, \PWM_NOTIFY:PWMUDB:control_0\));
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_19465,
		clock=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_19465, \PWM_NOTIFY:PWMUDB:status_5\, Net_19465, \PWM_NOTIFY:PWMUDB:status_3\,
			\PWM_NOTIFY:PWMUDB:status_2\, \PWM_NOTIFY:PWMUDB:status_1\, \PWM_NOTIFY:PWMUDB:status_0\),
		interrupt=>\PWM_NOTIFY:Net_55\);
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_NOTIFY:PWMUDB:tc_i\, \PWM_NOTIFY:PWMUDB:runmode_enable\, Net_19465),
		route_si=>Net_19465,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>\PWM_NOTIFY:PWMUDB:cmp1_eq\,
		cl0=>\PWM_NOTIFY:PWMUDB:cmp1_less\,
		z0=>\PWM_NOTIFY:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_NOTIFY:PWMUDB:cmp2_eq\,
		cl1=>\PWM_NOTIFY:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_NOTIFY:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_NOTIFY:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_19465,
		y=>\PWM_NOTIFY:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
CS_IMU:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c896bc4f-d4bc-406a-9944-0b6604077baa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>(tmpFB_0__CS_IMU_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_IMU_net_0),
		siovref=>(tmpSIOVREF__CS_IMU_net_0),
		annotation=>Net_28987,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__CS_IMU_net_0);
NOTIFY_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8d9110f5-a9a8-42de-869b-4af39d78a861",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_29105,
		dig_domain_out=>open);
\BUTTON_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_27453,
		kill=>Net_19465,
		enable=>Net_17855,
		capture=>Net_19465,
		timer_reset=>Net_17852,
		tc=>Net_24673,
		compare=>\BUTTON_TIMER:Net_261\,
		interrupt=>\BUTTON_TIMER:Net_57\);
ISR_CONFIG:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_24673);
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_28802);
INT1_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e8f3809-4130-40e1-928b-ee53571285a0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>Net_29010,
		analog=>(open),
		io=>(tmpIO_0__INT1_PIN_net_0),
		siovref=>(tmpSIOVREF__INT1_PIN_net_0),
		annotation=>Net_29001,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__INT1_PIN_net_0);
ISR_IMU:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_29010);
\SPIM_EEPROM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"feb60e3c-d59b-4134-9628-0841c6fc5d8f/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_EEPROM:Net_276\,
		dig_domain_out=>open);
\SPIM_EEPROM:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_29009);
\SPIM_EEPROM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_EEPROM:Net_276\,
		enable=>one,
		clock_out=>\SPIM_EEPROM:BSPIM:clk_fin\);
\SPIM_EEPROM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_EEPROM:BSPIM:clk_fin\,
		reset=>Net_19465,
		load=>Net_19465,
		enable=>\SPIM_EEPROM:BSPIM:cnt_enable\,
		count=>(\SPIM_EEPROM:BSPIM:count_6\, \SPIM_EEPROM:BSPIM:count_5\, \SPIM_EEPROM:BSPIM:count_4\, \SPIM_EEPROM:BSPIM:count_3\,
			\SPIM_EEPROM:BSPIM:count_2\, \SPIM_EEPROM:BSPIM:count_1\, \SPIM_EEPROM:BSPIM:count_0\),
		tc=>\SPIM_EEPROM:BSPIM:cnt_tc\);
\SPIM_EEPROM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>Net_19465,
		clock=>\SPIM_EEPROM:BSPIM:clk_fin\,
		status=>(Net_19465, Net_19465, \SPIM_EEPROM:BSPIM:tx_status_4\, \SPIM_EEPROM:BSPIM:load_rx_data\,
			\SPIM_EEPROM:BSPIM:tx_status_2\, \SPIM_EEPROM:BSPIM:tx_status_1\, \SPIM_EEPROM:BSPIM:tx_status_0\),
		interrupt=>Net_28999);
\SPIM_EEPROM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>Net_19465,
		clock=>\SPIM_EEPROM:BSPIM:clk_fin\,
		status=>(\SPIM_EEPROM:BSPIM:rx_status_6\, \SPIM_EEPROM:BSPIM:rx_status_5\, \SPIM_EEPROM:BSPIM:rx_status_4\, Net_19465,
			Net_19465, Net_19465, Net_19465),
		interrupt=>Net_29009);
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_19465,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_EEPROM:BSPIM:state_2\, \SPIM_EEPROM:BSPIM:state_1\, \SPIM_EEPROM:BSPIM:state_0\),
		route_si=>Net_29007,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>\SPIM_EEPROM:BSPIM:load_rx_data\,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_EEPROM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_EEPROM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_EEPROM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_EEPROM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_EEPROM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\SPIM_EEPROM:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_28999);
MOSI_EEPROM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"58d8acf9-4d16-44f5-b162-862d3d98707a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_29030,
		fb=>(tmpFB_0__MOSI_EEPROM_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_EEPROM_net_0),
		siovref=>(tmpSIOVREF__MOSI_EEPROM_net_0),
		annotation=>Net_28992,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__MOSI_EEPROM_net_0);
SCLK_EEPROM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9db10e9e-28ff-4446-94f7-c180455b4e98",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_29029,
		fb=>(tmpFB_0__SCLK_EEPROM_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_EEPROM_net_0),
		siovref=>(tmpSIOVREF__SCLK_EEPROM_net_0),
		annotation=>Net_28991,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__SCLK_EEPROM_net_0);
CS_EEPROM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4614d3f7-1f0c-4a1e-be6f-3f3ec4d3b0fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>(tmpFB_0__CS_EEPROM_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_EEPROM_net_0),
		siovref=>(tmpSIOVREF__CS_EEPROM_net_0),
		annotation=>Net_28990,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__CS_EEPROM_net_0);
MISO_EEPROM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2e1f642-0f63-4c1a-9e15-f0da124a6023",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>Net_29007,
		analog=>(open),
		io=>(tmpIO_0__MISO_EEPROM_net_0),
		siovref=>(tmpSIOVREF__MISO_EEPROM_net_0),
		annotation=>Net_29021,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__MISO_EEPROM_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"97cb751a-c6b6-4d65-8da5-82b92a155029/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_19465,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(Net_19465, Net_19465, \UART:BUART:counter_load_not\),
		route_si=>Net_19465,
		route_ci=>Net_19465,
		f0_load=>Net_19465,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(Net_19465, Net_19465, Net_19465, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>Net_19465,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>Net_19465,
		d0_load=>Net_19465,
		d1_load=>Net_19465,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_19465,
		co=>open,
		sir=>Net_19465,
		sor=>open,
		sil=>Net_19465,
		sol=>open,
		msbi=>Net_19465,
		msbo=>open,
		cei=>(Net_19465, Net_19465),
		ceo=>open,
		cli=>(Net_19465, Net_19465),
		clo=>open,
		zi=>(Net_19465, Net_19465),
		zo=>open,
		fi=>(Net_19465, Net_19465),
		fo=>open,
		capi=>(Net_19465, Net_19465),
		capo=>open,
		cfbi=>Net_19465,
		cfbo=>open,
		pi=>(Net_19465, Net_19465, Net_19465, Net_19465,
			Net_19465, Net_19465, Net_19465, Net_19465),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(Net_19465, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, Net_19465, Net_19465),
		interrupt=>\UART:BUART:rx_interrupt_out\);
TX_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6504d8e0-fb7b-483b-80ce-c18f6d19679c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_29033,
		fb=>(tmpFB_0__TX_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_PIN_net_0),
		siovref=>(tmpSIOVREF__TX_PIN_net_0),
		annotation=>Net_29045,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__TX_PIN_net_0);
RX_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1332f3e8-86ac-406c-8d3d-641744e01d65",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>Net_29038,
		analog=>(open),
		io=>(tmpIO_0__RX_PIN_net_0),
		siovref=>(tmpSIOVREF__RX_PIN_net_0),
		annotation=>Net_29046,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__RX_PIN_net_0);
MAIN_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a207dda7-cf91-4021-ba85-14e8abb78e15",
		source_clock_id=>"",
		divisor=>0,
		period=>"1E+15",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_29047,
		dig_domain_out=>open);
\MAIN_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_29047,
		kill=>Net_19465,
		enable=>one,
		capture=>Net_19465,
		timer_reset=>Net_19465,
		tc=>\MAIN_TIMER:Net_51\,
		compare=>\MAIN_TIMER:Net_261\,
		interrupt=>\MAIN_TIMER:Net_57\);
PWR_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_29063);
POT:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Potentiometer_v1_0",
		port_names=>"T1, T2, W",
		width=>3)
	PORT MAP(connect=>(Net_29063, Net_29065, Net_29111));
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_29065);
\ADC_DELSIG:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DELSIG:Net_244\);
\ADC_DELSIG:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DELSIG:Net_690\,
		signal2=>\ADC_DELSIG:Net_35\);
\ADC_DELSIG:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DELSIG:Net_34\);
\ADC_DELSIG:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DELSIG:Net_677\,
		signal2=>\ADC_DELSIG:Net_34\);
\ADC_DELSIG:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DELSIG:Net_690\, \ADC_DELSIG:Net_244\),
		hw_ctrl_en=>(others => Net_19465),
		vout=>\ADC_DELSIG:Net_20\);
\ADC_DELSIG:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>8)
	PORT MAP(aclock=>\ADC_DELSIG:Net_488\,
		vplus=>Net_29109,
		vminus=>\ADC_DELSIG:Net_520\,
		modbit=>Net_19465,
		reset_udb=>Net_19465,
		reset_dec=>\ADC_DELSIG:mod_reset\,
		clk_udb=>Net_19465,
		extclk_cp_udb=>\ADC_DELSIG:Net_93\,
		ext_pin_1=>\ADC_DELSIG:Net_573\,
		ext_pin_2=>\ADC_DELSIG:Net_41\,
		ext_vssa=>\ADC_DELSIG:Net_109\,
		qtz_ref=>\ADC_DELSIG:Net_677\,
		dec_clock=>\ADC_DELSIG:aclock\,
		mod_dat=>(\ADC_DELSIG:mod_dat_3\, \ADC_DELSIG:mod_dat_2\, \ADC_DELSIG:mod_dat_1\, \ADC_DELSIG:mod_dat_0\),
		dout_udb=>(\ADC_DELSIG:Net_245_7\, \ADC_DELSIG:Net_245_6\, \ADC_DELSIG:Net_245_5\, \ADC_DELSIG:Net_245_4\,
			\ADC_DELSIG:Net_245_3\, \ADC_DELSIG:Net_245_2\, \ADC_DELSIG:Net_245_1\, \ADC_DELSIG:Net_245_0\));
\ADC_DELSIG:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DELSIG:Net_352\);
\ADC_DELSIG:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DELSIG:Net_109\,
		signal2=>\ADC_DELSIG:Net_352\);
\ADC_DELSIG:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3b502ea1-b19f-41bc-ba7c-5ff2e003be90/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DELSIG:Net_93\,
		dig_domain_out=>open);
\ADC_DELSIG:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DELSIG:Net_257\);
\ADC_DELSIG:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DELSIG:Net_249\);
\ADC_DELSIG:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DELSIG:Net_41\,
		signal2=>\ADC_DELSIG:Net_257\);
\ADC_DELSIG:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DELSIG:Net_573\,
		signal2=>\ADC_DELSIG:Net_249\);
\ADC_DELSIG:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DELSIG:Net_520\,
		signal2=>\ADC_DELSIG:Net_20\);
\ADC_DELSIG:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_29101);
\ADC_DELSIG:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3b502ea1-b19f-41bc-ba7c-5ff2e003be90/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"7812500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DELSIG:Net_488\,
		dig_domain_out=>open);
\ADC_DELSIG:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DELSIG:aclock\,
		mod_dat=>(\ADC_DELSIG:mod_dat_3\, \ADC_DELSIG:mod_dat_2\, \ADC_DELSIG:mod_dat_1\, \ADC_DELSIG:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC_DELSIG:mod_reset\,
		interrupt=>Net_29101);
POT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_19465),
		fb=>(tmpFB_0__POT_PIN_net_0),
		analog=>Net_29109,
		io=>(tmpIO_0__POT_PIN_net_0),
		siovref=>(tmpSIOVREF__POT_PIN_net_0),
		annotation=>Net_29111,
		in_clock=>Net_19465,
		in_clock_en=>one,
		in_reset=>Net_19465,
		out_clock=>Net_19465,
		out_clock_en=>one,
		out_reset=>Net_19465,
		interrupt=>tmpINTERRUPT_0__POT_PIN_net_0);
\PWM_RG:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:min_kill_reg\);
\PWM_RG:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCapture\);
\PWM_RG:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:trig_last\);
\PWM_RG:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:control_7\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:runmode_enable\);
\PWM_RG:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:sc_kill_tmp\);
\PWM_RG:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:ltch_kill_reg\);
\PWM_RG:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:dith_count_1\\D\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:dith_count_1\);
\PWM_RG:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:dith_count_0\\D\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:dith_count_0\);
\PWM_RG:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp1_less\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCompare1\);
\PWM_RG:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp2_less\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCompare2\);
\PWM_RG:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp1_status\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_0\);
\PWM_RG:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp2_status\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_1\);
\PWM_RG:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_19465,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_5\);
\PWM_RG:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:pwm_i_reg\);
\PWM_RG:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:pwm1_i\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_18731);
\PWM_RG:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:pwm2_i\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_18163);
\PWM_RG:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:status_2\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:tc_i_reg\);
\PWM_B:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:min_kill_reg\);
\PWM_B:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCapture\);
\PWM_B:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:trig_last\);
\PWM_B:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:control_7\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:runmode_enable\);
\PWM_B:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:sc_kill_tmp\);
\PWM_B:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:ltch_kill_reg\);
\PWM_B:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_1\\D\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_1\);
\PWM_B:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_0\\D\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_0\);
\PWM_B:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_less\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCompare1\);
\PWM_B:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_status\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_0\);
\PWM_B:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_19465,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_1\);
\PWM_B:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_19465,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_5\);
\PWM_B:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:pwm_i\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_18727);
\PWM_B:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm1_i_reg\);
\PWM_B:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm2_i_reg\);
\PWM_B:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:status_2\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:tc_i_reg\);
Net_27404_1:cy_dff
	PORT MAP(d=>Net_27404_1D,
		clk=>Net_27453,
		q=>Net_27404_1);
\DEBOUNCER:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_20798,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_17852);
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_17852,
		clk=>\DEBOUNCER:op_clk\,
		q=>\DEBOUNCER:DEBOUNCER[0]:d_sync_1\);
Net_27392:cy_dff
	PORT MAP(d=>Net_27392D,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_27392);
Net_28367:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_28367);
Net_28368:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_28368);
Net_27404_0:cy_dff
	PORT MAP(d=>Net_27404_0D,
		clk=>Net_27453,
		q=>Net_27404_0);
\CLICK_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\CLICK_TIMER:TimerUDB:capture_last\);
\CLICK_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\CLICK_TIMER:TimerUDB:status_tc\,
		clk=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_24140);
\CLICK_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\CLICK_TIMER:TimerUDB:run_mode\,
		clk=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\CLICK_TIMER:TimerUDB:hwEnable_reg\);
\CLICK_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\CLICK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\CLICK_TIMER:TimerUDB:capture_out_reg_i\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>Net_25);
\SPIM_IMU:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:so_send_reg\);
\SPIM_IMU:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>Net_29024);
\SPIM_IMU:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:state_2\\D\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:state_2\);
\SPIM_IMU:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:state_1\\D\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:state_1\);
\SPIM_IMU:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:state_0\\D\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:state_0\);
Net_28604:cy_dff
	PORT MAP(d=>Net_28604D,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>Net_28604);
\SPIM_IMU:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:mosi_pre_reg\);
\SPIM_IMU:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:load_cond\\D\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:load_cond\);
\SPIM_IMU:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:load_rx_data\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:dpcounter_one_reg\);
\SPIM_IMU:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:mosi_from_dp\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:mosi_from_dp_reg\);
\SPIM_IMU:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:ld_ident\);
\SPIM_IMU:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_IMU:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_IMU:BSPIM:clk_fin\,
		q=>\SPIM_IMU:BSPIM:cnt_enable\);
\PWM_NOTIFY:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:min_kill_reg\);
\PWM_NOTIFY:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:prevCapture\);
\PWM_NOTIFY:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:trig_last\);
\PWM_NOTIFY:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:control_7\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:runmode_enable\);
\PWM_NOTIFY:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:sc_kill_tmp\);
\PWM_NOTIFY:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:ltch_kill_reg\);
\PWM_NOTIFY:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:dith_count_1\\D\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:dith_count_1\);
\PWM_NOTIFY:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:dith_count_0\\D\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:dith_count_0\);
\PWM_NOTIFY:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:cmp1\,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:prevCompare1\);
\PWM_NOTIFY:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:cmp1_status\,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:status_0\);
\PWM_NOTIFY:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_19465,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:status_1\);
\PWM_NOTIFY:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_19465,
		s=>Net_19465,
		r=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:status_5\);
\PWM_NOTIFY:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:pwm_i\,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_19647);
\PWM_NOTIFY:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:pwm1_i_reg\);
\PWM_NOTIFY:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:pwm2_i_reg\);
\PWM_NOTIFY:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_NOTIFY:PWMUDB:status_2\,
		clk=>\PWM_NOTIFY:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_NOTIFY:PWMUDB:tc_i_reg\);
BUTTON_LATCH:cy_dff
	PORT MAP(d=>BUTTON_LATCHD,
		clk=>Net_27453,
		q=>Net_23914);
\SPIM_EEPROM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:so_send_reg\);
\SPIM_EEPROM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>Net_29030);
\SPIM_EEPROM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:state_2\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:state_2\);
\SPIM_EEPROM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:state_1\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:state_1\);
\SPIM_EEPROM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:state_0\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:state_0\);
Net_29027:cy_dff
	PORT MAP(d=>Net_29027D,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>Net_29027);
\SPIM_EEPROM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:mosi_pre_reg\);
\SPIM_EEPROM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:load_cond\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:load_cond\);
\SPIM_EEPROM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:load_rx_data\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:dpcounter_one_reg\);
\SPIM_EEPROM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:mosi_from_dp\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:mosi_from_dp_reg\);
\SPIM_EEPROM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:ld_ident\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:ld_ident\);
\SPIM_EEPROM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_EEPROM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>\SPIM_EEPROM:BSPIM:cnt_enable\);
Net_29029:cy_dff
	PORT MAP(d=>Net_29029D,
		clk=>\SPIM_EEPROM:BSPIM:clk_fin\,
		q=>Net_29029);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_29035:cy_dff
	PORT MAP(d=>Net_29035D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_29035);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_19465,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);

END R_T_L;
