#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jun 26 13:42:19 2018
# Process ID: 10224
# Current directory: C:/Users/hartm391/EE_4301/Labs/02/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3324 C:\Users\hartm391\EE_4301\Labs\02\project_2\project_2.xpr
# Log file: C:/Users/hartm391/EE_4301/Labs/02/project_2/vivado.log
# Journal file: C:/Users/hartm391/EE_4301/Labs/02/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: adder8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 887.742 ; gain = 681.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder8' [C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.srcs/sources_1/new/adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder8' (2#1) [C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.srcs/sources_1/new/adder8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 887.742 ; gain = 681.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 887.742 ; gain = 681.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.srcs/constrs_1/new/adder8.xdc]
Finished Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/02/project_2/project_2.srcs/constrs_1/new/adder8.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1221.129 ; gain = 1014.828
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.129 ; gain = 373.762
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 26 13:44:08 2018...
