	component comm is
		port (
			clk_clk                        : in  std_logic                      := 'X';             -- clk
			reset_reset_n                  : in  std_logic                      := 'X';             -- reset_n
			rs232_0_conduit_end_export     : in  std_logic_vector(335 downto 0) := (others => 'X'); -- export
			rs232_0_conduit_end_1_export   : in  std_logic                      := 'X';             -- export
			uart_0_external_connection_rxd : in  std_logic                      := 'X';             -- rxd
			uart_0_external_connection_txd : out std_logic                                          -- txd
		);
	end component comm;

