Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sat Dec 14 12:49:16 2019
| Host         : DESKTOP-1M6FA7L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPSMulticiclo_control_sets_placed.rpt
| Design       : MIPSMulticiclo
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1229 |          652 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------+------------------+------------------+----------------+
|  reloj/inst/clk_out1 |                                        | rst_IBUF         |                2 |              4 |
|  reloj/inst/clk_out1 | UC/FSM_onehot_currentState[15]_i_1_n_0 | rst_IBUF         |                6 |             16 |
|  clk_IBUF            |                                        | rst_IBUF         |                5 |             20 |
|  reloj/inst/clk_out1 | eliminadorRebotesModo/count[0]_i_1_n_0 | rst_IBUF         |                6 |             23 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_0[0]            | rst_IBUF         |               17 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_1[0]            | rst_IBUF         |               17 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_10[0]           | rst_IBUF         |               21 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_12[0]           | rst_IBUF         |               16 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_5[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_2[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_11[0]           | rst_IBUF         |               16 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_6[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_7[0]            | rst_IBUF         |               19 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_8[0]            | rst_IBUF         |               20 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[15]_9[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/E[0]                         | rst_IBUF         |               17 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[11]_3[0]            | rst_IBUF         |               19 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[11]_1[0]            | rst_IBUF         |               20 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[11]_0[0]            | rst_IBUF         |               17 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[11]_2[0]            | rst_IBUF         |               16 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[11]_4[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[13]_0[0]            | rst_IBUF         |               21 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[13]_2[0]            | rst_IBUF         |               19 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_1[0]            | rst_IBUF         |               20 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[13]_3[0]            | rst_IBUF         |               17 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_7[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[13]_1[0]            | rst_IBUF         |               21 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_6[0]            | rst_IBUF         |               16 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_10[0]           | rst_IBUF         |               15 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_2[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_4[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_9[0]            | rst_IBUF         |               19 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_5[0]            | rst_IBUF         |               18 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_0[0]            | rst_IBUF         |               20 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_8[0]            | rst_IBUF         |               19 |             32 |
|  reloj/inst/clk_out1 | UC/E[0]                                | rst_IBUF         |               11 |             32 |
|  reloj/inst/clk_out1 | UC/FSM_onehot_currentState_reg[3]_0[0] | rst_IBUF         |               12 |             32 |
|  reloj/inst/clk_out1 | RD/reg_IR/dout_reg[12]_3[0]            | rst_IBUF         |               19 |             32 |
|  reloj/inst/clk_out1 | UC/Q[1]                                | rst_IBUF         |               11 |             38 |
|  reloj/inst/clk_out1 | UC/Q[2]                                | rst_IBUF         |               23 |             64 |
+----------------------+----------------------------------------+------------------+------------------+----------------+


