/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 376 224)
	(text "compressor_stereo" (rect 5 0 84 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "sample_l_in[(bit_width-1)..0]" (rect 0 0 108 12)(font "Arial" ))
		(text "sample_l_in[(bit_width-1)..0]" (rect 21 43 129 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "sample_r_in[(bit_width-1)..0]" (rect 0 0 110 12)(font "Arial" ))
		(text "sample_r_in[(bit_width-1)..0]" (rect 21 59 131 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "sync_in" (rect 0 0 31 12)(font "Arial" ))
		(text "sync_in" (rect 21 75 52 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "threshold[(threshold_bit_width-1)..0]" (rect 0 0 138 12)(font "Arial" ))
		(text "threshold[(threshold_bit_width-1)..0]" (rect 21 91 159 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "ratio[7..0]" (rect 0 0 36 12)(font "Arial" ))
		(text "ratio[7..0]" (rect 21 107 57 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "makeup[7..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "makeup[7..0]" (rect 21 123 72 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "coeff_attack[15..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "coeff_attack[15..0]" (rect 21 139 95 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "hold_ticks[15..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "hold_ticks[15..0]" (rect 21 155 83 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "coeff_release[15..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "coeff_release[15..0]" (rect 21 171 100 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 360 32)
		(output)
		(text "sample_l_out[(bit_width-1)..0]" (rect 0 0 114 12)(font "Arial" ))
		(text "sample_l_out[(bit_width-1)..0]" (rect 225 27 339 39)(font "Arial" ))
		(line (pt 360 32)(pt 344 32)(line_width 3))
	)
	(port
		(pt 360 48)
		(output)
		(text "sample_r_out[(bit_width-1)..0]" (rect 0 0 116 12)(font "Arial" ))
		(text "sample_r_out[(bit_width-1)..0]" (rect 223 43 339 55)(font "Arial" ))
		(line (pt 360 48)(pt 344 48)(line_width 3))
	)
	(port
		(pt 360 64)
		(output)
		(text "sync_out" (rect 0 0 37 12)(font "Arial" ))
		(text "sync_out" (rect 302 59 339 71)(font "Arial" ))
		(line (pt 360 64)(pt 344 64)(line_width 1))
	)
	(port
		(pt 360 80)
		(output)
		(text "comp_out" (rect 0 0 40 12)(font "Arial" ))
		(text "comp_out" (rect 299 75 339 87)(font "Arial" ))
		(line (pt 360 80)(pt 344 80)(line_width 1))
	)
	(parameter
		"bit_width"
		"24"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"threshold_bit_width"
		"24"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 344 192)(line_width 1))
	)
	(annotation_block (parameter)(rect 376 -64 476 16))
)
