\doxysubsubsection{SPI Device Bus Mode Macros }
\hypertarget{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s}{}\label{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s}\index{SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}}


SPI\+\_\+\+DEVICE\+\_\+\+BUS\+\_\+\+MODE configuration Macros.  


Collaboration diagram for SPI Device Bus Mode Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_gaaee1a51a51147bb752571735e6895d00}{SPI\+\_\+\+BUS\+\_\+\+MODE\+\_\+\+FULL\+\_\+\+DUPLEX}}~0
\item 
\#define \mbox{\hyperlink{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_ga1997337ed2896a4722b16affed5ec968}{SPI\+\_\+\+BUS\+\_\+\+MODE\+\_\+\+HALF\+\_\+\+DUPLEX}}~1
\item 
\#define \mbox{\hyperlink{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_ga86c645f38e8da84614a462968ddf0554}{SPI\+\_\+\+BUS\+\_\+\+MODE\+\_\+\+SIMPLEX\+\_\+\+RX}}~2
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
SPI\+\_\+\+DEVICE\+\_\+\+BUS\+\_\+\+MODE configuration Macros. 



\label{doc-define-members}
\Hypertarget{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_gaaee1a51a51147bb752571735e6895d00}\index{SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}!SPI\_BUS\_MODE\_FULL\_DUPLEX@{SPI\_BUS\_MODE\_FULL\_DUPLEX}}
\index{SPI\_BUS\_MODE\_FULL\_DUPLEX@{SPI\_BUS\_MODE\_FULL\_DUPLEX}!SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_BUS\_MODE\_FULL\_DUPLEX}{SPI\_BUS\_MODE\_FULL\_DUPLEX}}
{\footnotesize\ttfamily \label{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_gaaee1a51a51147bb752571735e6895d00} 
\#define SPI\+\_\+\+BUS\+\_\+\+MODE\+\_\+\+FULL\+\_\+\+DUPLEX~0}

2-\/line full duplex 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00040}{40}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_ga1997337ed2896a4722b16affed5ec968}\index{SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}!SPI\_BUS\_MODE\_HALF\_DUPLEX@{SPI\_BUS\_MODE\_HALF\_DUPLEX}}
\index{SPI\_BUS\_MODE\_HALF\_DUPLEX@{SPI\_BUS\_MODE\_HALF\_DUPLEX}!SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_BUS\_MODE\_HALF\_DUPLEX}{SPI\_BUS\_MODE\_HALF\_DUPLEX}}
{\footnotesize\ttfamily \label{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_ga1997337ed2896a4722b16affed5ec968} 
\#define SPI\+\_\+\+BUS\+\_\+\+MODE\+\_\+\+HALF\+\_\+\+DUPLEX~1}

1-\/line half duplex 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00041}{41}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_ga86c645f38e8da84614a462968ddf0554}\index{SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}!SPI\_BUS\_MODE\_SIMPLEX\_RX@{SPI\_BUS\_MODE\_SIMPLEX\_RX}}
\index{SPI\_BUS\_MODE\_SIMPLEX\_RX@{SPI\_BUS\_MODE\_SIMPLEX\_RX}!SPI Device Bus Mode Macros@{SPI Device Bus Mode Macros}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_BUS\_MODE\_SIMPLEX\_RX}{SPI\_BUS\_MODE\_SIMPLEX\_RX}}
{\footnotesize\ttfamily \label{group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s_ga86c645f38e8da84614a462968ddf0554} 
\#define SPI\+\_\+\+BUS\+\_\+\+MODE\+\_\+\+SIMPLEX\+\_\+\+RX~2}

1-\/line simplex (RX/\+TX only) 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00042}{42}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

