Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 20 20:47:24 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_test_timing_summary_routed.rpt -rpx temp_test_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_test
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U2/U4/rScan_reg[7]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 391 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.665        0.000                      0                    2        0.238        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             8.665        0.000                      0                    2        0.238        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.640ns (45.535%)  route 0.766ns (54.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.349     4.558    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.398     4.956 r  clk_cnt_reg[1]/Q
                         net (fo=201, routed)         0.766     5.721    clk
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.242     5.963 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.963    p_0_in[1]
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    11.372 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.972    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.049 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.240    14.289    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[1]/C
                         clock pessimism              0.269    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.106    14.628    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.538ns (56.427%)  route 0.415ns (43.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.349     4.558    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.433     4.991 f  clk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.415     5.406    clk_cnt_reg_n_0_[0]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.105     5.511 r  clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.511    p_0_in[0]
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    11.372 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.972    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.049 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.240    14.289    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/C
                         clock pessimism              0.269    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.072    14.594    clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  9.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.030%)  route 0.162ns (43.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.557     1.489    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  clk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.162     1.815    clk_cnt_reg_n_0_[0]
    SLICE_X56Y79         LUT2 (Prop_lut2_I0_O)        0.043     1.858 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    p_0_in[1]
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.823     2.001    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[1]/C
                         clock pessimism             -0.512     1.489    
    SLICE_X56Y79         FDCE (Hold_fdce_C_D)         0.131     1.620    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.557     1.489    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  clk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.162     1.815    clk_cnt_reg_n_0_[0]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    p_0_in[0]
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.823     2.001    sys_clk_IBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  clk_cnt_reg[0]/C
                         clock pessimism             -0.512     1.489    
    SLICE_X56Y79         FDCE (Hold_fdce_C_D)         0.120     1.609    clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y79   clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y79   clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   clk_cnt_reg[1]/C



