Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_periph_0_wrapper_xst.prj"
Verilog Include Directory          : {"G:\StudyFolder\MTP\MAIN\EDK_work\Design2\matmult3232_raw1K\try1\pcores\" "C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/plb_periph_0_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_periph_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <be_reset_gen> compiled.
Entity <be_reset_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <wr_buffer> compiled.
Entity <wr_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plbv46_slave_burst> compiled.
Entity <plbv46_slave_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/pcores/plb_periph_v1_00_a/hdl/vhdl/user_logic.vhd" in Library plb_periph_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/pcores/plb_periph_v1_00_a/hdl/vhdl/plb_periph.vhd" in Library plb_periph_v1_00_a.
Entity <plb_periph> compiled.
Entity <plb_periph> (Architecture <IMP>) compiled.
Compiling vhdl file "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/hdl/plb_periph_0_wrapper.vhd" in Library work.
Entity <plb_periph_0_wrapper> compiled.
Entity <plb_periph_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "G:\StudyFolder\MTP\MAIN\EDK_work\Design2\matmult3232_raw1K\try1\pcores\plb_periph_v1_00_a/hdl/verilog/mkOA.v" in library plb_periph_v1_00_a
Compiling verilog file "G:\StudyFolder\MTP\MAIN\EDK_work\Design2\matmult3232_raw1K\try1\pcores\plb_periph_v1_00_a/hdl/verilog/mkTranspose.v" in library plb_periph_v1_00_a
Module <mkOA> compiled
Module <mkTranspose> compiled
No errors in compilation
Analysis of file <"plb_periph_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_periph_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_periph> in library <plb_periph_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11000100011000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "11000100011000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 1
	C_MEM0_BASEADDR = "11000101111000100000000000000000"
	C_MEM0_HIGHADDR = "11000101111000101111111111111111"
	C_MEM1_BASEADDR = "11000101111000000000000000000000"
	C_MEM1_HIGHADDR = "11000101111000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 8000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000100011000000000000000000000",
	                          "0000000000000000000000000000000011000100011000001111111111111111",
	                          "0000000000000000000000000000000011000101111000100000000000000000",
	                          "0000000000000000000000000000000011000101111000101111111111111111",
	                          "0000000000000000000000000000000011000101111000000000000000000000",
	                          "0000000000000000000000000000000011000101111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4,1,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 64

Analyzing hierarchy for entity <user_logic> in library <plb_periph_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_MEM = 2
	C_NUM_REG = 4
	C_SLV_AWIDTH = 32
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000100011000000000000000000000",
	                          "0000000000000000000000000000000011000100011000001111111111111111",
	                          "0000000000000000000000000000000011000101111000100000000000000000",
	                          "0000000000000000000000000000000011000101111000101111111111111111",
	                          "0000000000000000000000000000000011000101111000000000000000000000",
	                          "0000000000000000000000000000000011000101111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4,1,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 128
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 64

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for module <mkOA> in library <plb_periph_v1_00_a>.

Analyzing hierarchy for module <mkTranspose> in library <plb_periph_v1_00_a>.

Analyzing hierarchy for entity <be_reset_gen> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_burst_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000100011000000000000000000000",
	                          "0000000000000000000000000000000011000100011000001111111111111111",
	                          "0000000000000000000000000000000011000101111000100000000000000000",
	                          "0000000000000000000000000000000011000101111000101111111111111111",
	                          "0000000000000000000000000000000011000101111000000000000000000000",
	                          "0000000000000000000000000000000011000101111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4,1,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <wr_buffer> in library <plbv46_slave_burst_v1_01_a> (architecture <imp>) with generics.
	C_AWIDTH = 6
	C_DEPTH = 64
	C_DWIDTH = 32
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <burst_support> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 32

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "11000100011000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "11000101111000100000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "11000101111000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_NUM_BITS = 6

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 10
	C_DWIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_periph_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_periph_0_wrapper> analyzed. Unit <plb_periph_0_wrapper> generated.

Analyzing generic Entity <plb_periph> in library <plb_periph_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11000100011000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "11000100011000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 1
	C_MEM0_BASEADDR = "11000101111000100000000000000000"
	C_MEM0_HIGHADDR = "11000101111000101111111111111111"
	C_MEM1_BASEADDR = "11000101111000000000000000000000"
	C_MEM1_HIGHADDR = "11000101111000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 8000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_periph> analyzed. Unit <plb_periph> generated.

Analyzing generic Entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000100011000000000000000000000",
	                          "0000000000000000000000000000000011000100011000001111111111111111",
	                          "0000000000000000000000000000000011000101111000100000000000000000",
	                          "0000000000000000000000000000000011000101111000101111111111111111",
	                          "0000000000000000000000000000000011000101111000000000000000000000",
	                          "0000000000000000000000000000000011000101111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4,1,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 64
Entity <plbv46_slave_burst> analyzed. Unit <plbv46_slave_burst> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000100011000000000000000000000",
	                          "0000000000000000000000000000000011000100011000001111111111111111",
	                          "0000000000000000000000000000000011000101111000100000000000000000",
	                          "0000000000000000000000000000000011000101111000101111111111111111",
	                          "0000000000000000000000000000000011000101111000000000000000000000",
	                          "0000000000000000000000000000000011000101111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4,1,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 128
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 64
    Set user-defined property "INIT =  0" for instance <I_RDREQ_FDRSE> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 2040: Unconnected output port 'Data_Exists' of component 'wr_buffer'.
    Set user-defined property "INIT =  0" for instance <I_WRREQ_FDRSE> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_32.DPHASE_REG1> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 3380: Unconnected output port 'BE_out' of component 'addr_reg_cntr_brst_flex'.
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 3538: Unconnected output port 'Count_Out' of component 'counter_f'.
INFO:Xst:2679 - Register <Sl_SSize> in unit <plb_slave_attachment> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <be_reset_gen> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <be_reset_gen> analyzed. Unit <be_reset_gen> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_burst_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000100011000000000000000000000",
	                          "0000000000000000000000000000000011000100011000001111111111111111",
	                          "0000000000000000000000000000000011000101111000100000000000000000",
	                          "0000000000000000000000000000000011000101111000101111111111111111",
	                          "0000000000000000000000000000000011000101111000000000000000000000",
	                          "0000000000000000000000000000000011000101111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4,1,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[4].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[4].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[5].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "11000100011000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "11000101111000100000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "11000101111000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = true
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <wr_buffer> in library <plbv46_slave_burst_v1_01_a> (Architecture <imp>).
	C_AWIDTH = 6
	C_DEPTH = 64
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.Data_Exists_DFF> in unit <wr_buffer>.
    Set user-defined property "INIT =  8A" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.VALID_WRITE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.ADDR_COUNTERS[0].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.ADDR_COUNTERS[1].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.ADDR_COUNTERS[2].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.ADDR_COUNTERS[3].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.ADDR_COUNTERS[4].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.ADDR_COUNTERS[5].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[0].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[0].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[0].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[0].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[1].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[1].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[1].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[1].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[2].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[2].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[2].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[2].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[3].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[3].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[3].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[3].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[4].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[4].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[4].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[4].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[5].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[5].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[5].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[5].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[6].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[6].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[6].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[6].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[7].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[7].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[7].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[7].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[8].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[8].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[8].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[8].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[9].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[9].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[9].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[9].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[10].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[10].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[10].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[10].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[11].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[11].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[11].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[11].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[12].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[12].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[12].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[12].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[13].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[13].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[13].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[13].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[14].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[14].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[14].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[14].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[15].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[15].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[15].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[15].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[16].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[16].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[16].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[16].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[17].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[17].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[17].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[17].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[18].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[18].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[18].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[18].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[19].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[19].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[19].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[19].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[20].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[20].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[20].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[20].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[21].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[21].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[21].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[21].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[22].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[22].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[22].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[22].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[23].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[23].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[23].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[23].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[24].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[24].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[24].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[24].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[25].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[25].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[25].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[25].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[26].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[26].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[26].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[26].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[27].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[27].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[27].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[27].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[28].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[28].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[28].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[28].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[29].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[29].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[29].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[29].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[30].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[30].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[30].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[30].SRL16E_MS> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[31].SRLC16E_LS1> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[31].SRLC16E_LS2> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[31].SRLC16E_LS3> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_32_64_V2.FIFO_RAM[31].SRL16E_MS> in unit <wr_buffer>.
Entity <wr_buffer> analyzed. Unit <wr_buffer> generated.

Analyzing generic Entity <burst_support> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 32
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" line 260: Unconnected output port 'Carry_Out' of component 'counter_f'.
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" line 323: Unconnected output port 'Carry_Out' of component 'counter_f'.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <counter_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_NUM_BITS = 6
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 214: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
Entity <counter_f.2> analyzed. Unit <counter_f.2> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 628: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
WARNING:Xst:753 - "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 628: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 10
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <counter_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f.1> analyzed. Unit <counter_f.1> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
	C_SMALLEST = 32
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <user_logic> in library <plb_periph_v1_00_a> (Architecture <IMP>).
	C_NUM_MEM = 2
	C_NUM_REG = 4
	C_SLV_AWIDTH = 32
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/pcores/plb_periph_v1_00_a/hdl/vhdl/user_logic.vhd" line 674: Unconnected output port 'RDY_o_out' of component 'mkOA'.
WARNING:Xst:753 - "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/pcores/plb_periph_v1_00_a/hdl/vhdl/user_logic.vhd" line 685: Unconnected output port 'RDY_o_out' of component 'mkOA'.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing module <mkOA> in library <plb_periph_v1_00_a>.
Module <mkOA> is correct for synthesis.
 
Analyzing module <mkTranspose> in library <plb_periph_v1_00_a>.
Module <mkTranspose> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data_mirror_128>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Addr_In<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <be_reset_gen>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <be_reset_gen> synthesized.


Synthesizing Unit <counter_f_1>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f_1> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_3> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <mkOA>.
    Related source file is "G:\StudyFolder\MTP\MAIN\EDK_work\Design2\matmult3232_raw1K\try1\pcores\plb_periph_v1_00_a/hdl/verilog/mkOA.v".
WARNING:Xst:646 - Signal <WILL_FIRE_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_27> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_26> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_24> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_19> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_27> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_26> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_24> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_19> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_27> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_26> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_24> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_19> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_27> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_26> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_24> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_19> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <o_0>.
    Found 32-bit register for signal <o_1>.
    Found 32-bit register for signal <o_10>.
    Found 32-bit register for signal <o_11>.
    Found 32-bit register for signal <o_12>.
    Found 32-bit register for signal <o_13>.
    Found 32-bit register for signal <o_14>.
    Found 32-bit register for signal <o_15>.
    Found 32-bit register for signal <o_16>.
    Found 32-bit register for signal <o_17>.
    Found 32-bit register for signal <o_18>.
    Found 32-bit register for signal <o_19>.
    Found 32-bit register for signal <o_2>.
    Found 32-bit register for signal <o_20>.
    Found 32-bit register for signal <o_21>.
    Found 32-bit register for signal <o_22>.
    Found 32-bit register for signal <o_23>.
    Found 32-bit register for signal <o_24>.
    Found 32-bit register for signal <o_25>.
    Found 32-bit register for signal <o_26>.
    Found 32-bit register for signal <o_27>.
    Found 32-bit register for signal <o_28>.
    Found 32-bit register for signal <o_29>.
    Found 32-bit register for signal <o_3>.
    Found 32-bit register for signal <o_30>.
    Found 32-bit register for signal <o_31>.
    Found 32-bit register for signal <o_4>.
    Found 32-bit register for signal <o_5>.
    Found 32-bit register for signal <o_6>.
    Found 32-bit register for signal <o_7>.
    Found 32-bit register for signal <o_8>.
    Found 32-bit register for signal <o_9>.
    Found 32-bit xor2 for signal <x__h10064>.
    Found 32-bit xor2 for signal <x__h10339>.
    Found 32-bit xor2 for signal <x__h10614>.
    Found 32-bit xor2 for signal <x__h10889>.
    Found 32-bit xor2 for signal <x__h11164>.
    Found 32-bit xor2 for signal <x__h11439>.
    Found 32-bit xor2 for signal <x__h11714>.
    Found 32-bit xor2 for signal <x__h11989>.
    Found 32-bit xor2 for signal <x__h12264>.
    Found 32-bit xor2 for signal <x__h12539>.
    Found 32-bit xor2 for signal <x__h12814>.
    Found 32-bit xor2 for signal <x__h13089>.
    Found 32-bit xor2 for signal <x__h13364>.
    Found 32-bit xor2 for signal <x__h13639>.
    Found 32-bit xor2 for signal <x__h13914>.
    Found 32-bit xor2 for signal <x__h14189>.
    Found 32-bit xor2 for signal <x__h14464>.
    Found 32-bit xor2 for signal <x__h14739>.
    Found 32-bit xor2 for signal <x__h15014>.
    Found 32-bit xor2 for signal <x__h15278>.
    Found 32-bit xor2 for signal <x__h6795>.
    Found 32-bit xor2 for signal <x__h7039>.
    Found 32-bit xor2 for signal <x__h7314>.
    Found 32-bit xor2 for signal <x__h7589>.
    Found 32-bit xor2 for signal <x__h7864>.
    Found 32-bit xor2 for signal <x__h8139>.
    Found 32-bit xor2 for signal <x__h8414>.
    Found 32-bit xor2 for signal <x__h8689>.
    Found 32-bit xor2 for signal <x__h8964>.
    Found 32-bit xor2 for signal <x__h9239>.
    Found 32-bit xor2 for signal <x__h9514>.
    Found 32-bit xor2 for signal <x__h9789>.
    Summary:
	inferred 1024 D-type flip-flop(s).
Unit <mkOA> synthesized.


Synthesizing Unit <mkTranspose>.
    Related source file is "G:\StudyFolder\MTP\MAIN\EDK_work\Design2\matmult3232_raw1K\try1\pcores\plb_periph_v1_00_a/hdl/verilog/mkTranspose.v".
WARNING:Xst:646 - Signal <WILL_FIRE_b_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_a_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WILL_FIRE_RL_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IF_reg_file_0_BIT_31_THEN_2147483648_ELSE_0__q1<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_b_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_a_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_27> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_26> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_24> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_19> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAN_FIRE_RL_r1_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <reg_file_0>.
    Found 32-bit register for signal <reg_file_1>.
    Found 32-bit register for signal <reg_file_10>.
    Found 32-bit register for signal <reg_file_11>.
    Found 32-bit register for signal <reg_file_12>.
    Found 32-bit register for signal <reg_file_13>.
    Found 32-bit register for signal <reg_file_14>.
    Found 32-bit register for signal <reg_file_15>.
    Found 32-bit register for signal <reg_file_16>.
    Found 32-bit register for signal <reg_file_17>.
    Found 32-bit register for signal <reg_file_18>.
    Found 32-bit register for signal <reg_file_19>.
    Found 32-bit register for signal <reg_file_2>.
    Found 32-bit register for signal <reg_file_20>.
    Found 32-bit register for signal <reg_file_21>.
    Found 32-bit register for signal <reg_file_22>.
    Found 32-bit register for signal <reg_file_23>.
    Found 32-bit register for signal <reg_file_24>.
    Found 32-bit register for signal <reg_file_25>.
    Found 32-bit register for signal <reg_file_26>.
    Found 32-bit register for signal <reg_file_27>.
    Found 32-bit register for signal <reg_file_28>.
    Found 32-bit register for signal <reg_file_29>.
    Found 32-bit register for signal <reg_file_3>.
    Found 32-bit register for signal <reg_file_30>.
    Found 32-bit register for signal <reg_file_31>.
    Found 32-bit register for signal <reg_file_4>.
    Found 32-bit register for signal <reg_file_5>.
    Found 32-bit register for signal <reg_file_6>.
    Found 32-bit register for signal <reg_file_7>.
    Found 32-bit register for signal <reg_file_8>.
    Found 32-bit register for signal <reg_file_9>.
    Summary:
	inferred 1024 D-type flip-flop(s).
Unit <mkTranspose> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/pcores/plb_periph_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_Addr<0:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BurstLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_RDY_o_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2048x32-bit dual-port RAM <Mram_mem1> for signal <mem1>.
    Found 2048x32-bit dual-port RAM <Mram_mem0> for signal <mem0>.
    Found 2048x32-bit dual-port RAM <Mram_mem0_ren> for signal <mem0>.
    Register <read_address2> equivalent to <read_address1> has been removed
    Register <sen_data1_in> equivalent to <s_b_in_f> has been removed
    Register <srst_oa2_n> equivalent to <srst_oa1_n> has been removed
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus2IP_Clk                (rising_edge)        |
    | Reset              | Bus2IP_Reset              (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 11-bit up counter for signal <address_value_in>.
    Found 11-bit up counter for signal <address_value_out>.
    Found 32-bit register for signal <blocks_computed>.
    Found 32-bit adder for signal <blocks_computed$share0000> created at line 439.
    Found 32-bit register for signal <countNumberOfCycles>.
    Found 32-bit adder for signal <countNumberOfCycles$share0000> created at line 439.
    Found 32-bit register for signal <hw_count1>.
    Found 32-bit adder for signal <hw_count1$share0000> created at line 439.
    Found 32-bit up counter for signal <hw_count2>.
    Found 32-bit up counter for signal <hw_count3>.
    Found 32-bit up counter for signal <hw_count4>.
    Found 1-bit register for signal <mem_read_ack_dly1>.
    Found 1-bit register for signal <OAout_enable>.
    Found 11-bit register for signal <read_address1>.
    Found 1-bit register for signal <s_b_in_f>.
    Found 1-bit register for signal <sdata1_in_sel>.
    Found 1-bit register for signal <sdata2_in_sel>.
    Found 1-bit register for signal <sen_data2_in>.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit register for signal <slv_reg1>.
    Found 32-bit register for signal <slv_reg2>.
    Found 32-bit register for signal <slv_reg3>.
    Found 1-bit register for signal <srst_oa1_n>.
    Found 1-bit register for signal <srst_tran_n>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 RAM(s).
	inferred   5 Counter(s).
	inferred 243 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <user_logic> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <addr_out_s_h>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <wr_buffer>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd".
WARNING:Xst:647 - Input <FIFO_Write2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <addr_cy<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 689.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 689.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 689.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 689.
    Found 1-bit xor2 for signal <hsum_A_4$xor0000> created at line 689.
    Found 1-bit xor2 for signal <hsum_A_5$xor0000> created at line 689.
Unit <wr_buffer> synthesized.


Synthesizing Unit <counter_f_2>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
WARNING:Xst:646 - Signal <alu_cy<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0001> created at line 233.
Unit <counter_f_2> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 32-bit comparator less for signal <resp_db_load_value$cmp_gt0000> created at line 249.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <burst_support> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cntrl_burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_dphase_active_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buffer_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_done_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_addrack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <response_ack_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_wrprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_size_sh_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_savalid_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_rdprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_buslock_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fixed_dbeat_cnt<31:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_strb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrburst_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <brstlength_i<0:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_load_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_Early_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <addr_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 8-bit register for signal <burstlength_i>.
    Found 32-bit register for signal <bus2ip_data_i>.
    Found 1-bit register for signal <bus2ip_rdburst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <bus2ip_wrburst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 5-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 4-bit adder carry out for signal <fixed_dbeat_cnt$addsub0000> created at line 2838.
    Found 5-bit comparator lessequal for signal <line_count_done$cmp_le0000> created at line 2300.
    Found 2-bit register for signal <master_id_vector>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_busy>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_mrderr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 32-bit register for signal <sl_rddbus1_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 6-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 2072.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 164 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_burst>.
    Related source file is "C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_burst> synthesized.


Synthesizing Unit <plb_periph>.
    Related source file is "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/pcores/plb_periph_v1_00_a/hdl/vhdl/plb_periph.vhd".
WARNING:Xst:653 - Signal <user_Bus2IP_BurstLength<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ipif_Bus2IP_WrCE<4:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RdCE<4:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_periph> synthesized.


Synthesizing Unit <plb_periph_0_wrapper>.
    Related source file is "G:/StudyFolder/MTP/MAIN/EDK_work/Design2/matmult3232_raw1K/try1/hdl/plb_periph_0_wrapper.vhd".
Unit <plb_periph_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x32-bit dual-port RAM                             : 3
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 4-bit adder carry out                                 : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 11-bit up counter                                     : 2
 32-bit up counter                                     : 3
 5-bit down counter                                    : 1
# Registers                                            : 280
 1-bit register                                        : 167
 10-bit register                                       : 1
 11-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 101
 4-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator less                                : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator less                                 : 1
# Xors                                                 : 98
 1-bit xor2                                            : 34
 32-bit xor2                                           : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state/FSM> on signal <ipif_wr_cntl_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 00
 iwr_init         | 01
 iwr_burst_fixed1 | 10
 iwr_single1      | 11
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state/FSM> on signal <plb_write_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_burst_fixed | 01
 pbwrite_flush    | 11
------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state/FSM> on signal <plb_read_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single      | 11
 pbrd_burst_fixed | 01
 pbread_flush     | 10
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/addr_cntl_cs/FSM> on signal <addr_cntl_cs[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_addrack  | 11
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <plb_periph_0/USER_LOGIC_I/present_state/FSM> on signal <present_state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 transpose | 001
 compute1  | 011
 compute2  | 110
 filler    | 010
-----------------------

Synthesizing (advanced) Unit <user_logic>.
INFO:Xst:3226 - The RAM <Mram_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_address1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <mem1_write>    | high     |
    |     addrA          | connected to signal <address_value_out> |          |
    |     diA            | connected to signal <matdataout>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     addrB          | connected to signal <Bus2IP_Addr>   |          |
    |     doB            | connected to signal <mem_data_out<1>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem0> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_address1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <mem0_write>    | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data>   |          |
    |     doA            | connected to signal <mem_data_out<0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem0_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <mem0_write>    | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     addrB          | connected to signal <address_value_in> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <user_logic> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# RAMs                                                 : 3
 2048x32-bit dual-port block RAM                       : 1
 2048x32-bit dual-port distributed RAM                 : 1
 2048x32-bit single-port block RAM                     : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 4-bit adder carry out                                 : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 11-bit up counter                                     : 2
 32-bit up counter                                     : 3
 5-bit down counter                                    : 1
# Registers                                            : 3559
 Flip-Flops                                            : 3559
# Comparators                                          : 3
 32-bit comparator less                                : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator less                                 : 1
# Xors                                                 : 98
 1-bit xor2                                            : 34
 32-bit xor2                                           : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <slv_reg3_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_8> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_10> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_11> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_12> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_13> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_14> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_15> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_16> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_17> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_18> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_19> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_20> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_21> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_22> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_23> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_24> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_25> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_26> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_27> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_28> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_29> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg3_30> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clear_sl_rd_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_rdcomp_i> 
INFO:Xst:2261 - The FF/Latch <set_sl_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_addrack_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_FSM_FFd2> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 

Optimizing unit <plb_periph_0_wrapper> ...

Optimizing unit <counter_f_1> ...

Optimizing unit <mkOA> ...

Optimizing unit <mkTranspose> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <wr_buffer> ...

Optimizing unit <counter_f_2> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <user_logic> ...

Optimizing unit <burst_support> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <plb_slave_attachment> ...
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 

Optimizing unit <plbv46_slave_burst> ...

Optimizing unit <plb_periph> ...
WARNING:Xst:1710 - FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <plb_periph_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <plb_periph_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <plb_periph_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_7> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_0> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_1> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_2> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_3> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_4> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_5> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_6> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_7> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_0> of sequential type is unconnected in block <plb_periph_0_wrapper>.
WARNING:Xst:2677 - Node <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_1> of sequential type is unconnected in block <plb_periph_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> 
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plb_periph_0_wrapper> is equivalent to the following FF/Latch : <plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3634
 Flip-Flops                                            : 3634

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/plb_periph_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 274

Cell Usage :
# BELS                             : 4880
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 177
#      LUT2                        : 120
#      LUT3                        : 1027
#      LUT4                        : 286
#      LUT5                        : 2108
#      LUT6                        : 562
#      MUXCY                       : 219
#      MUXCY_L                     : 22
#      MUXF5                       : 64
#      MUXF6                       : 32
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 244
# FlipFlops/Latches                : 3634
#      FD                          : 3
#      FDC                         : 69
#      FDCE                        : 96
#      FDE                         : 6
#      FDR                         : 125
#      FDRE                        : 3315
#      FDRS                        : 3
#      FDRSE                       : 10
#      FDS                         : 7
# RAMS                             : 388
#      RAM64M                      : 320
#      RAM64X1D                    : 64
#      RAMB36_EXP                  : 4
# Shift Registers                  : 128
#      SRL16E                      : 32
#      SRLC16E                     : 96
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3634  out of  69120     5%  
 Number of Slice LUTs:                 5827  out of  69120     8%  
    Number used as Logic:              4291  out of  69120     6%  
    Number used as Memory:             1536  out of  17920     8%  
       Number used as RAM:             1408
       Number used as SRL:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6008
   Number with an unused Flip Flop:    2374  out of   6008    39%  
   Number with an unused LUT:           181  out of   6008     3%  
   Number of fully used LUT-FF pairs:  3453  out of   6008    57%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                         274
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    148     2%  
    Number using Block RAM only:          4

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                           | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
SPLB_Clk                           | NONE(plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG)| 4150  |
Sl_MIRQ<2>                         | NONE(plb_periph_0/USER_LOGIC_I/Mram_mem02)                                                                      | 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
SPLB_Rst                           | NONE                   | 165   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.816ns (Maximum Frequency: 207.631MHz)
   Minimum input arrival time before clock: 2.133ns
   Maximum output required time after clock: 1.146ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.816ns (frequency: 207.631MHz)
  Total number of paths / destination ports: 201513 / 14282
-------------------------------------------------------------------------
Delay:               4.816ns (Levels of Logic = 4)
  Source:            plb_periph_0/USER_LOGIC_I/Mram_mem0_ren304 (RAM)
  Destination:       plb_periph_0/USER_LOGIC_I/OA2/o_9_29 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: plb_periph_0/USER_LOGIC_I/Mram_mem0_ren304 to plb_periph_0/USER_LOGIC_I/OA2/o_9_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM64M:WCLK->DOC      1   1.668   0.789  plb_periph_0/USER_LOGIC_I/Mram_mem0_ren304 (plb_periph_0/USER_LOGIC_I/N1857)
     LUT6:I2->O            1   0.094   0.789  plb_periph_0/USER_LOGIC_I/inst_LPM_MUX29_10 (plb_periph_0/USER_LOGIC_I/inst_LPM_MUX29_10)
     LUT6:I2->O            2   0.094   0.581  plb_periph_0/USER_LOGIC_I/inst_LPM_MUX29_4 (plb_periph_0/USER_LOGIC_I/inst_LPM_MUX29_4)
     LUT5:I3->O           64   0.094   0.613  plb_periph_0/USER_LOGIC_I/matdatain<2>1 (plb_periph_0/USER_LOGIC_I/matdatain<2>)
     LUT4:I3->O            1   0.094   0.000  plb_periph_0/USER_LOGIC_I/OA2/o_0_D_IN<29>1 (plb_periph_0/USER_LOGIC_I/OA2/o_0_D_IN<29>)
     FDRE:D                   -0.018          plb_periph_0/USER_LOGIC_I/OA2/o_0_29
    ----------------------------------------
    Total                      4.816ns (2.044ns logic, 2.772ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 513 / 445
-------------------------------------------------------------------------
Offset:              2.133ns (Levels of Logic = 3)
  Source:            PLB_size<3> (PAD)
  Destination:       plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: PLB_size<3> to plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            5   0.094   0.358  plb_periph_0/PLBV46_SLAVE_BURST_I/plb_be_muxed_cmp_eq00001 (plb_periph_0/PLBV46_SLAVE_BURST_I/plb_be_muxed_cmp_eq0000)
     MUXF7:S->O            4   0.329   0.805  plb_periph_0/PLBV46_SLAVE_BURST_I/plb_be_muxed<0>1_f7 (plb_periph_0/PLBV46_SLAVE_BURST_I/N0)
     LUT5:I1->O            1   0.094   0.000  plb_periph_0/PLBV46_SLAVE_BURST_I/plb_be_muxed<3>1 (plb_periph_0/PLBV46_SLAVE_BURST_I/plb_be_muxed<3>)
     FDR:D                    -0.018          plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3
    ----------------------------------------
    Total                      2.133ns (0.970ns logic, 1.163ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 80 / 79
-------------------------------------------------------------------------
Offset:              1.146ns (Levels of Logic = 1)
  Source:            plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack (FF)
  Destination:       Sl_rdDAck (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack to Sl_rdDAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.581  plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack (plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack)
     LUT2:I0->O            0   0.094   0.000  plb_periph_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddack_i1 (Sl_rdDAck)
    ----------------------------------------
    Total                      1.146ns (0.565ns logic, 0.581ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 49.92 secs
 
--> 

Total memory usage is 324044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  357 (   0 filtered)
Number of infos    :   18 (   0 filtered)

