#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Dec 09 15:08:28 2020
# Process ID: 25212
# Log file: C:/Code/Kosen/4th/Verilog/FAFS/planAhead_run_1/planAhead.log
# Journal file: C:/Code/Kosen/4th/Verilog/FAFS/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Code/Kosen/4th/Verilog/FAFS/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list LD1]]
set_property iostandard LVCMOS33 [get_ports [list LD2]]
set_property iostandard LVCMOS33 [get_ports [list SW1]]
set_property iostandard LVCMOS33 [get_ports [list SW2]]
set_property iostandard LVCMOS33 [get_ports [list SW3]]
set_property iostandard LVCMOS33 [get_ports [list SW4]]
startgroup
set_property package_pin P121 [get_ports LD1]
endgroup
startgroup
set_property package_pin P114 [get_ports LD2]
endgroup
startgroup
set_property package_pin P98 [get_ports SW1]
endgroup
startgroup
set_property package_pin P93 [get_ports SW2]
endgroup
startgroup
set_property package_pin P95 [get_ports SW3]
endgroup
startgroup
set_property package_pin P88 [get_ports SW4]
endgroup
save_constraints
