
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 459.176 ; gain = 105.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 35'b10000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:92]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32nbkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_2_max_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_2_max_dsp_32' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32nbkb' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32ncud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32ncud' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:1009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:1011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:104]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitofp_32ns_3fYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_sitofp_32ns_3fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitofp_4_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitofp_4_no_dsp_32' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitofp_32ns_3fYi' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_sitofp_32ns_3fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64g8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fpext_32ns_64g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64g8j' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fpext_32ns_64g8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hptosp_16ns_3hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hptosp_16ns_3hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hptosp_1_no_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hptosp_1_no_dsp_16.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hptosp_1_no_dsp_16.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hptosp_1_no_dsp_16' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hptosp_1_no_dsp_16.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hptosp_16ns_3hbi' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hptosp_16ns_3hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hadd_16ns_16nibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hadd_16ns_16nibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hadd_2_no_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hadd_2_no_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hadd_2_no_dsp_16.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hadd_2_no_dsp_16' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hadd_2_no_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hadd_16ns_16nibs' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hadd_16ns_16nibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hmul_16ns_16njbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hmul_16ns_16njbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hmul_2_max_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hmul_2_max_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hmul_2_max_dsp_16.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hmul_2_max_dsp_16' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hmul_2_max_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hmul_16ns_16njbC' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hmul_16ns_16njbC.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hcmp_16ns_16nkbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hcmp_16ns_16nkbM.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hcmp_1_no_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hcmp_1_no_dsp_16.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hcmp_1_no_dsp_16.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hcmp_1_no_dsp_16' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hcmp_1_no_dsp_16.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hcmp_16ns_16nkbM' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hcmp_16ns_16nkbM.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dptohp_64ns_1lbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_dptohp_64ns_1lbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dptohp_1_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_dptohp_1_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_dptohp_1_no_dsp_64.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dptohp_1_no_dsp_64' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_dptohp_1_no_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dptohp_64ns_1lbW' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_dptohp_64ns_1lbW.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:2180]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:100]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_smb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_smb6.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_smb6_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_smb6.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_smb6.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_smb6_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_smb6.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_smb6_ram' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_smb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_smb6' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_smb6.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sncg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_sncg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sncg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_sncg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_sncg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sncg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_sncg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sncg_ram' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_sncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sncg' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_sncg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdocq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdocq_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdocq_DSP48_0' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdocq' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:2613]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 62'b00000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 62'b00000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 62'b00000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 62'b00000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 62'b00000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 62'b00000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 62'b00000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 62'b00000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 62'b00000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 62'b00000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 62'b00000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 62'b00000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 62'b00000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 62'b00000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 62'b00000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 62'b00000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 62'b00000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 62'b00000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 62'b00000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 62'b00000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 62'b00000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 62'b00000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 62'b00000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 62'b00000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 62'b00000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 62'b00000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 62'b00000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 62'b00000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 62'b00000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 62'b00000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 62'b00000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 62'b00000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 62'b00000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 62'b00000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 62'b00000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 62'b00000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 62'b00000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 62'b00000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 62'b00000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 62'b00000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 62'b00000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 62'b00000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 62'b00000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 62'b00000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 62'b00000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 62'b00000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 62'b00000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 62'b00000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 62'b00000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 62'b00000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 62'b00000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 62'b00000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 62'b00000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 62'b00000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 62'b00000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 62'b00000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 62'b00000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 62'b00001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 62'b00010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 62'b00100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 62'b01000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 62'b10000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:119]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s_A.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s_A.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s_A.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s_A.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ram' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s_A.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_fptrunc_64ns_pcA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fptrunc_64ns_pcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fptrunc_64ns_pcA' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_fptrunc_64ns_pcA.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hptodp_16ns_6qcK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hptodp_16ns_6qcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hptodp_1_no_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hptodp_1_no_dsp_16.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hptodp_1_no_dsp_16.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hptodp_1_no_dsp_16' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/ip/cnn_ap_hptodp_1_no_dsp_16.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hptodp_16ns_6qcK' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hptodp_16ns_6qcK.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3536]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:100]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 231 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 231 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_6_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_0_ram' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_0' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 228 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 228 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_6_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_4_ram' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_4' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_A_6_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29568 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 29568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_5_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_0_ram' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_0' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29184 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 29184 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_5_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_4_ram' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_4' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s_B_5_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_9nsrcU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_9nsrcU_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_9nsrcU_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_9nsrcU_div_u' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_9nsrcU_div' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_9nsrcU' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_sc4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_13ns_sc4.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_sc4_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_13ns_sc4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_sc4_DSP48_1' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_13ns_sc4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_sc4' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_13ns_sc4.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_tde' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_11ns_tde.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_tde_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_11ns_tde.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_tde_DSP48_2' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_11ns_tde.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_tde' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_11ns_tde.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_8nudo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_8nudo_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_8nudo_DSP48_3' (99#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_8nudo' (100#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:34]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1678_pp3_iter14_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1577]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (101#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:100]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_7_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_0_ram' (102#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_0' (103#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_7_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_4_ram' (104#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_4' (105#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_A_7_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 260 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 260 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_0_ram' (106#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_0' (107#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_ram' (108#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B' (109#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s_B.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_vdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_vdy_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_vdy_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_vdy_div_u' (110#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_vdy_div' (111#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_vdy' (112#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_wdI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_wdI_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_wdI_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_wdI_div_u' (113#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_wdI_div' (114#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_wdI' (115#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_xdS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_10ns_xdS.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_xdS_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_10ns_xdS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_xdS_DSP48_4' (116#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_10ns_xdS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_xdS' (117#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mul_mul_10ns_xdS.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nyd2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nyd2_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nyd2_DSP48_5' (118#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nyd2' (119#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:34]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1725_pp3_iter11_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1455]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (120#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 37'b0000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 37'b0000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 37'b0000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 37'b0000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 37'b0000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 37'b0000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 37'b0000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 37'b0000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 37'b0000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 37'b0000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 37'b0000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 37'b0000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 37'b0000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 37'b0000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 37'b0000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 37'b0000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 37'b0000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 37'b0000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 37'b0000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 37'b0000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 37'b0000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 37'b0000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 37'b0000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 37'b0000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 37'b0000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 37'b0000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 37'b0000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 37'b0000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 37'b0000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 37'b0000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 37'b0000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 37'b0000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 37'b0000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 37'b0001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 37'b0010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 37'b0100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 37'b1000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_MASTER.v:86]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (121#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d800_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d800_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d800_A' (122#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d800_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d4000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4000_A' (123#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d4000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d1200_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d1200_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d1200_A' (124#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d1200_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d160_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d160_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d160_A' (125#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d160_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d100_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d100_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d100_A' (126#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d100_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_zec' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_1_zec.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_zec_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_1_zec.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_zec_shiftReg' (127#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_1_zec.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_zec' (128#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_1_zec.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Aem' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_16Aem.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Aem_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_16Aem.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Aem_shiftReg' (129#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_16Aem.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Aem' (130#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Conv_16Aem.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32Bew' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Pool_32Bew.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32Bew_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Pool_32Bew.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32Bew_shiftReg' (131#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Pool_32Bew.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32Bew' (132#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_Pool_32Bew.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152CeG' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_1152CeG.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152CeG_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_1152CeG.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152CeG_shiftReg' (133#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_1152CeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152CeG' (134#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_1152CeG.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_DeQ' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_128_DeQ.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_DeQ_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_128_DeQ.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_DeQ_shiftReg' (135#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_128_DeQ.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_DeQ' (136#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_FC_128_DeQ.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAEe0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_AXI_DMAEe0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAEe0_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_AXI_DMAEe0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAEe0_shiftReg' (137#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_AXI_DMAEe0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAEe0' (138#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/start_for_AXI_DMAEe0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (139#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (140#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized48 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized48 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized48 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized48 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized48 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized46 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized46 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized46 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized46 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized46 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized42 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized42 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized42 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized42 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized42 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 711.895 ; gain = 358.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 711.895 ; gain = 358.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 711.895 ; gain = 358.301
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  FDE => FDRE: 80 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1121.906 ; gain = 6.250
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1121.906 ; gain = 768.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1121.906 ; gain = 768.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1121.906 ; gain = 768.313
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_247_reg_1463_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1187]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_242_reg_1450_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1181]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_229_reg_1625_pp2_iter4_reg_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:987]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_229_reg_1625_pp2_iter3_reg_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:986]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_229_reg_1625_pp2_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:985]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_229_reg_1625_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1175]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_253_reg_1530_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_1_28_16_3_s.v:1067]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_796_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_863_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten13_fu_975_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_1159_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1177_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_881_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_901_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_993_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_773_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_578_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_2046_pp3_iter4_reg_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1243]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_2046_pp3_iter3_reg_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1242]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_2046_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1452]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_210_reg_1917_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1346]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_209_reg_1912_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1345]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_902_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_1027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_1135_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_920_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_948_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1481_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_1153_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_1230_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_879_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_684_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1815_pp1_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1262]
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1815_pp1_iter3_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1263]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_49_4_mid2_reg_2753_reg[0:0]' into 'tmp_45_mid2_reg_2729_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3154]
INFO: [Synth 8-4471] merging register 'tmp_49_6_mid2_reg_2765_reg[1:0]' into 'tmp_49_2_mid2_reg_2741_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3162]
INFO: [Synth 8-4471] merging register 'tmp_49_8_mid2_reg_2777_pp2_iter1_reg_reg[0:0]' into 'tmp_45_mid2_reg_2729_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3170]
INFO: [Synth 8-4471] merging register 'tmp_49_mid2_reg_2789_pp2_iter1_reg_reg[1:0]' into 'tmp_49_2_mid2_reg_2741_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3182]
INFO: [Synth 8-4471] merging register 'tmp_49_11_mid2_reg_2801_pp2_iter1_reg_reg[0:0]' into 'tmp_45_mid2_reg_2729_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3622]
INFO: [Synth 8-4471] merging register 'tmp_49_11_mid2_reg_2801_pp2_iter2_reg_reg[0:0]' into 'tmp_45_mid2_reg_2729_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3132]
INFO: [Synth 8-4471] merging register 'tmp_49_13_mid2_reg_2813_pp2_iter2_reg_reg[1:0]' into 'tmp_49_2_mid2_reg_2741_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3626]
INFO: [Synth 8-4471] merging register 'tmp_49_reg_2829_pp2_iter1_reg_reg[5:0]' into 'tmp_49_reg_2829_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3666]
INFO: [Synth 8-4471] merging register 'tmp_49_reg_2829_pp2_iter2_reg_reg[5:0]' into 'tmp_49_reg_2829_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:3684]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1743]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1741]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1739]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1737]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1735]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1733]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1731]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1729]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1727]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1725]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1723]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1721]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1719]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1717]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1715]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1709]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1707]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1705]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1703]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1701]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1699]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1697]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1693]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1691]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1689]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1687]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_3107_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1680]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_2829_pp2_iter2_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1662]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1739_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1739_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_580_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_38_mid3_fu_1527_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_49_1_mid2_reg_2735" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_45_mid3_fu_1543_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_49_2_mid3_fu_1575_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_5_load_phi_reg_635_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_6_load_phi_reg_619_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1535]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_5_load_phi_reg_635_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_6_load_phi_reg_619_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1542]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_B_5_load_phi_reg_635_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_6_load_phi_reg_619_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1549]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_5_load_phi_reg_635_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1535]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_5_load_phi_reg_635_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1542]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_5_load_phi_reg_635_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1549]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex6_reg_1713_reg' and it is trimmed from '11' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1696]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond9_fu_1045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1144_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_780_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1022_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1144_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_780_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1022_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_695_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_load_phi_reg_641_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_7_load_phi_reg_625_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1425]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_load_phi_reg_641_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_7_load_phi_reg_625_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1432]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_load_phi_reg_641_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1425]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_load_phi_reg_641_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1432]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_115_reg_1560_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1620]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_1051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1114_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1317_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1170_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_786_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1028_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_833_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_reg_1747_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1438]
WARNING: [Synth 8-6014] Unused sequential element arrayNo_reg_1595_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_128_10_s.v:1488]
INFO: [Synth 8-5546] ROM "exitcond6_fu_1051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1114_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1317_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1170_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_786_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1028_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_833_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_701_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_193_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d800_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d4000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d1200_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d160_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/fifo_w32_d100_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 1121.906 ; gain = 768.313
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized35) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized35) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64g8j:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64g8j:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64g8j:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64g8j:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64g8j:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64g8j:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hptosp_16ns_3hbi:/cnn_ap_hptosp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_hptosp_16ns_3hbi:/cnn_ap_hptosp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_hptosp_16ns_3hbi:/cnn_ap_hptosp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_hptosp_16ns_3hbi:/cnn_ap_hptosp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hptosp_16ns_3hbi:/cnn_ap_hptosp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_hptosp_16ns_3hbi:/cnn_ap_hptosp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'cnn_hadd_16ns_16nibs:/cnn_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized34) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized42) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized42) to 'cnn_hmul_16ns_16njbC:/cnn_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hcmp_16ns_16nkbM:/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'cnn_dptohp_64ns_1lbW:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'inst/Pool_32_24_4_U0/cnn_fptrunc_64ns_pcA_U48/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     36704|
|2     |cnn__GB1      |           1|     26547|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1114_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1170_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1028_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_833_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_786_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1317_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_1144_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cnn_hadd_16ns_16nibs_U14/ce_r_reg' into 'cnn_sitofp_32ns_3fYi_U9/ce_r_reg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hadd_16ns_16nibs.v:53]
INFO: [Synth 8-4471] merging register 'cnn_hmul_16ns_16njbC_U15/ce_r_reg' into 'cnn_sitofp_32ns_3fYi_U9/ce_r_reg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hmul_16ns_16njbC.v:53]
INFO: [Synth 8-4471] merging register 'cnn_hcmp_16ns_16nkbM_U16/ce_r_reg' into 'cnn_sitofp_32ns_3fYi_U9/ce_r_reg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hcmp_16ns_16nkbM.v:78]
INFO: [Synth 8-4471] merging register 'cnn_hcmp_16ns_16nkbM_U16/din0_buf1_reg[15:0]' into 'cnn_hadd_16ns_16nibs_U14/din0_buf1_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hcmp_16ns_16nkbM.v:80]
WARNING: [Synth 8-6014] Unused sequential element cnn_hadd_16ns_16nibs_U14/ce_r_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hadd_16ns_16nibs.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_hmul_16ns_16njbC_U15/ce_r_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hmul_16ns_16njbC.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_hcmp_16ns_16nkbM_U16/ce_r_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hcmp_16ns_16nkbM.v:78]
WARNING: [Synth 8-6014] Unused sequential element cnn_hcmp_16ns_16nkbM_U16/din0_buf1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_hcmp_16ns_16nkbM.v:80]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_152_mid2_v_reg_1902_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1343]
WARNING: [Synth 8-6014] Unused sequential element tmp_124_mid2_v_reg_1809_pp1_iter3_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1265]
WARNING: [Synth 8-6014] Unused sequential element tmp_124_mid2_v_reg_1809_pp1_iter4_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1266]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_mid2_reg_1820_pp1_iter4_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:1269]
WARNING: [Synth 8-6014] Unused sequential element tmp_207_reg_1891_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Conv_16_26_32_3_s.v:782]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_ama_addmuladdocq.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_2829_pp2_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1661]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_2829_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/Pool_32_24_4_s.v:1655]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_6ns_vdy_div_U/cnn_urem_7ns_6ns_vdy_div_u_0/loop[6].dividend_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_6ns_vdy_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_wdI_div_U/cnn_urem_8ns_6ns_wdI_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_wdI_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_4nyd2.v:26]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_urem_11ns_9nsrcU.v:121]
WARNING: [Synth 8-6014] Unused sequential element tmp_159_reg_1554_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1799]
WARNING: [Synth 8-6014] Unused sequential element tmp_150_reg_1704_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1787]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_1543_pp2_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1744]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_1543_pp2_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1745]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_mid2_v_reg_1693_pp3_iter13_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1589]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_mid2_v_reg_1693_pp3_iter14_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1590]
WARNING: [Synth 8-6014] Unused sequential element newIndex6_reg_1713_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1696]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_1687_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/FC_1152_128_s.v:1677]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/40ac/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/i3_mid2_reg_1488_reg[0]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/tmp_254_cast_reg_1499_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1861_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_213_cast_reg_1872_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1861_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_213_cast_reg_1872_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1861_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_213_cast_reg_1872_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1861_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_213_cast_reg_1872_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1861_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_213_cast_reg_1872_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1861_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_213_cast_reg_1872_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[61]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[60]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[5]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[0]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[1]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[2]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[3]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[4]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[11]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[6]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[7]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[8]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[9]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[10]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[17]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[12]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[13]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[14]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[15]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[16]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[23]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[18]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[19]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[20]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[21]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[22]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[24]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[25]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[26]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[27]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/reg_502_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\reg_502_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[61]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[60]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[5]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[0]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[1]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[2]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[3]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[4]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[11]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[6]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[7]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[8]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[9]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[10]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[17]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[12]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[13]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[14]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[15]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[16]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[23]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[18]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[19]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[20]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[21]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[22]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[24]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[25]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[26]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[27]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\tmp_242_reg_1450_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\tmp_242_reg_1450_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[61]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[60]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[11]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[10]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[17]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[12]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[13]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[14]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[15]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[16]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[23]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[18]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[19]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[20]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[21]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[22]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[24]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[25]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[26]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[27]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/reg_608_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\reg_608_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_209_reg_1912_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_210_reg_1917_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_213_cast_reg_1872_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_213_cast_reg_1872_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_213_cast_reg_1872_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_213_cast_reg_1872_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_213_cast_reg_1872_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1lbW_U38/din0_buf1_reg[61]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1lbW_U38/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1lbW_U38/din0_buf1_reg[60]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1lbW_U38/din0_buf1_reg[59]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_174_reg_1836_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hmul_16ns_16njbC_U36/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_31_reg_2697_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\cnn_hcmp_16ns_16nkbM_U51/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\cnn_hcmp_16ns_16nkbM_U51/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_45_mid2_reg_2729_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_2_mid2_reg_2741_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_reg_2829_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_1_mid2_reg_2735_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_5_mid2_reg_2759_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_2_mid2_reg_2741_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_reg_2829_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_reg_2829_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_reg_2829_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_reg_2829_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_reg_2829_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hadd_16ns_16nibs_U35/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptosp_16ns_3hbi_U13/cnn_ap_hptosp_1_no_dsp_16_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_sitofp_32ns_3fYi_U30/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_sitofp_32ns_3fYi_U9/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hcmp_16ns_16nkbM_U37/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/cnn_sitofp_32ns_3fYi_U47/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptosp_16ns_3hbi_U34/cnn_ap_hptosp_1_no_dsp_16_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/cnn_hptodp_16ns_6qcK_U52/\cnn_ap_hptodp_1_no_dsp_16_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_dptohp_64ns_1lbW_U38/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/cnn_dptohp_64ns_1lbW_U53/\din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_12_mid2_reg_2807_pp2_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_49_12_mid2_reg_2807_pp2_iter1_reg_reg[1] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__4.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[12]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11__2.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/ce_r_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hadd_16ns_16nibs_U14/dout_r_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hmul_16ns_16njbC_U15/dout_r_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/dout_r_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/din1_buf1_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_hcmp_16ns_16nkbM_U16/opcode_buf1_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (reg_502_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dptohp_64ns_1lbW_U17/din0_buf1_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[31]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[30]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[29]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[27]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[26]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[25]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[24]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[23]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[22]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[21]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[20]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[19]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[18]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[17]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[16]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U9/dout_r_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U70/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U70/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U70/cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\arrayNo3_reg_1709_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/FC_1152_128_U0/\cnn_urem_11ns_9nsrcU_U69/cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/remd_tmp_reg[0][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:03:37 . Memory (MB): peak = 1121.906 ; gain = 768.313
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_0_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_1_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_1_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_1_V_U/i_14_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_1_V_U/i_14_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_2_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_2_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_2_V_U/i_14_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_2_V_U/i_14_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_3_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_3_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_4_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_5_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/B_0_U/FC_128_10_s_B_0_ram_U/i_/B_0_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/B_1_U/FC_128_10_s_B_0_ram_U/i_/B_1_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/B_2_U/FC_128_10_s_B_0_ram_U/i_/B_2_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/B_5_U/FC_128_10_s_B_0_ram_U/i_/B_5_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/i_14_0/B_U/FC_128_10_s_B_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     36094|
|2     |cnn__GB1      |           1|     18756|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:36 ; elapsed = 00:03:58 . Memory (MB): peak = 1124.438 ; gain = 770.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:04:38 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     36094|
|2     |cnn__GB1      |           1|     18756|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:46 ; elapsed = 00:05:09 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_14_10139 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10642 is driving 56 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10641 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10640 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_6_0_ce0  is driving 80 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10639 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_7019 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:50 ; elapsed = 00:05:14 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:51 ; elapsed = 00:05:14 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:57 ; elapsed = 00:05:20 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:57 ; elapsed = 00:05:20 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:58 ; elapsed = 00:05:21 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:05:21 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   455|
|2     |DSP48E1    |     7|
|3     |DSP48E1_1  |     7|
|4     |DSP48E1_2  |    11|
|5     |DSP48E1_3  |     4|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_6  |     3|
|9     |DSP48E1_7  |     2|
|10    |DSP48E1_8  |     1|
|11    |DSP48E1_9  |     1|
|12    |LUT1       |   253|
|13    |LUT2       |  1521|
|14    |LUT3       |  2142|
|15    |LUT4       |  2415|
|16    |LUT5       |  1532|
|17    |LUT6       |  4859|
|18    |MUXCY      |  1493|
|19    |MUXF7      |   654|
|20    |MUXF8      |   276|
|21    |RAM32M     |    15|
|22    |RAM64M     |  1540|
|23    |RAM64X1D   |   308|
|24    |RAMB18E1   |     5|
|25    |RAMB18E1_1 |     2|
|26    |RAMB18E1_2 |     2|
|27    |RAMB36E1_2 |     1|
|28    |RAMB36E1_3 |     8|
|29    |RAMB36E1_4 |     2|
|30    |RAMB36E1_5 |    80|
|31    |RAMB36E1_6 |     4|
|32    |RAMB36E1_7 |     8|
|33    |SRL16E     |   101|
|34    |XORCY      |   606|
|35    |FDE        |    80|
|36    |FDRE       |  9785|
|37    |FDSE       |    29|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:05:21 . Memory (MB): peak = 1472.824 ; gain = 1119.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 953 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:45 ; elapsed = 00:04:54 . Memory (MB): peak = 1472.824 ; gain = 709.219
Synthesis Optimization Complete : Time (s): cpu = 00:04:58 ; elapsed = 00:05:22 . Memory (MB): peak = 1472.824 ; gain = 1119.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2382 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 439 instances
  FDE => FDRE: 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 15 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1540 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 308 instances

INFO: [Common 17-83] Releasing license: Synthesis
889 Infos, 387 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:16 ; elapsed = 00:05:41 . Memory (MB): peak = 1472.824 ; gain = 1130.703
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1472.824 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.824 ; gain = 0.000
