digraph "CFG for '_Z11KerCalcRidpjjjjPKjPj' function" {
	label="CFG for '_Z11KerCalcRidpjjjjPKjPj' function";

	Node0x475f1f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp ult i32 %15, %0\l  br i1 %16, label %17, label %29\l|{<s0>T|<s1>F}}"];
	Node0x475f1f0:s0 -> Node0x475f600;
	Node0x475f1f0:s1 -> Node0x47611d0;
	Node0x475f600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%17:\l17:                                               \l  %18 = add i32 %15, %1\l  %19 = zext i32 %18 to i64\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %19\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %22 = icmp uge i32 %21, %2\l  %23 = icmp ult i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %29\l|{<s0>T|<s1>F}}"];
	Node0x475f600:s0 -> Node0x4761e80;
	Node0x475f600:s1 -> Node0x47611d0;
	Node0x4761e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%25:\l25:                                               \l  %26 = sub i32 %21, %2\l  %27 = zext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %27\l  store i32 %18, i32 addrspace(1)* %28, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x4761e80 -> Node0x47611d0;
	Node0x47611d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
