|IO_MemoryInterface
stickHitHigh <= DRUMSETDRIVER:inst2.piece1Hit
reset => DRUMSETDRIVER:inst2.reset
reset => inst20.IN0
reset => Reg1:inst10.reset
reset => timer:inst4.reset
reset => Reg16:inst5.reset
reset => Reg16:inst9.reset
clock => inst1.IN0
mem_addr[0] => lpm_decode0:inst3.data[0]
mem_addr[1] => lpm_decode0:inst3.data[1]
mem_addr[2] => lpm_decode0:inst3.data[2]
mem_addr[3] => lpm_decode0:inst3.data[3]
mem_write => inst14.IN2
mem_write => inst16.IN1
mem_write => inst17.IN1
mem_write => inst18.IN1
mem_write => inst13.IN1
mem_write => inst12.IN1
mem_data[0] => Reg_16:SWITCHES4.data[0]
mem_data[0] => Reg1:inst10.data
mem_data[0] => Reg16:inst5.data[0]
mem_data[0] => Reg16:inst9.data[0]
mem_data[0] => Reg_16:HEX_DISPLAY.data[0]
mem_data[0] => Reg_16:LED.data[0]
mem_data[1] => Reg_16:SWITCHES4.data[1]
mem_data[1] => Reg1:inst11.data
mem_data[1] => Reg16:inst5.data[1]
mem_data[1] => Reg16:inst9.data[1]
mem_data[1] => Reg_16:HEX_DISPLAY.data[1]
mem_data[1] => Reg_16:LED.data[1]
mem_data[2] => Reg_16:SWITCHES4.data[2]
mem_data[2] => Reg16:inst5.data[2]
mem_data[2] => Reg16:inst9.data[2]
mem_data[2] => Reg_16:HEX_DISPLAY.data[2]
mem_data[2] => Reg_16:LED.data[2]
mem_data[3] => Reg_16:SWITCHES4.data[3]
mem_data[3] => Reg16:inst5.data[3]
mem_data[3] => Reg16:inst9.data[3]
mem_data[3] => Reg_16:HEX_DISPLAY.data[3]
mem_data[3] => Reg_16:LED.data[3]
mem_data[4] => Reg_16:SWITCHES4.data[4]
mem_data[4] => Reg16:inst5.data[4]
mem_data[4] => Reg16:inst9.data[4]
mem_data[4] => Reg_16:HEX_DISPLAY.data[4]
mem_data[4] => Reg_16:LED.data[4]
mem_data[5] => Reg_16:SWITCHES4.data[5]
mem_data[5] => Reg16:inst5.data[5]
mem_data[5] => Reg16:inst9.data[5]
mem_data[5] => Reg_16:HEX_DISPLAY.data[5]
mem_data[5] => Reg_16:LED.data[5]
mem_data[6] => Reg_16:SWITCHES4.data[6]
mem_data[6] => Reg16:inst5.data[6]
mem_data[6] => Reg16:inst9.data[6]
mem_data[6] => Reg_16:HEX_DISPLAY.data[6]
mem_data[6] => Reg_16:LED.data[6]
mem_data[7] => Reg_16:SWITCHES4.data[7]
mem_data[7] => Reg16:inst5.data[7]
mem_data[7] => Reg16:inst9.data[7]
mem_data[7] => Reg_16:HEX_DISPLAY.data[7]
mem_data[7] => Reg_16:LED.data[7]
mem_data[8] => Reg_16:SWITCHES4.data[8]
mem_data[8] => Reg16:inst5.data[8]
mem_data[8] => Reg16:inst9.data[8]
mem_data[8] => Reg_16:HEX_DISPLAY.data[8]
mem_data[8] => Reg_16:LED.data[8]
mem_data[9] => Reg_16:SWITCHES4.data[9]
mem_data[9] => Reg16:inst5.data[9]
mem_data[9] => Reg16:inst9.data[9]
mem_data[9] => Reg_16:HEX_DISPLAY.data[9]
mem_data[9] => Reg_16:LED.data[9]
mem_data[10] => Reg_16:SWITCHES4.data[10]
mem_data[10] => Reg16:inst5.data[10]
mem_data[10] => Reg16:inst9.data[10]
mem_data[10] => Reg_16:HEX_DISPLAY.data[10]
mem_data[10] => Reg_16:LED.data[10]
mem_data[11] => Reg_16:SWITCHES4.data[11]
mem_data[11] => Reg16:inst5.data[11]
mem_data[11] => Reg16:inst9.data[11]
mem_data[11] => Reg_16:HEX_DISPLAY.data[11]
mem_data[11] => Reg_16:LED.data[11]
mem_data[12] => Reg_16:SWITCHES4.data[12]
mem_data[12] => Reg16:inst5.data[12]
mem_data[12] => Reg16:inst9.data[12]
mem_data[12] => Reg_16:HEX_DISPLAY.data[12]
mem_data[12] => Reg_16:LED.data[12]
mem_data[13] => Reg_16:SWITCHES4.data[13]
mem_data[13] => Reg16:inst5.data[13]
mem_data[13] => Reg16:inst9.data[13]
mem_data[13] => Reg_16:HEX_DISPLAY.data[13]
mem_data[13] => Reg_16:LED.data[13]
mem_data[14] => Reg_16:SWITCHES4.data[14]
mem_data[14] => Reg16:inst5.data[14]
mem_data[14] => Reg16:inst9.data[14]
mem_data[14] => Reg_16:HEX_DISPLAY.data[14]
mem_data[14] => Reg_16:LED.data[14]
mem_data[15] => Reg_16:SWITCHES4.data[15]
mem_data[15] => Reg16:inst5.data[15]
mem_data[15] => Reg16:inst9.data[15]
mem_data[15] => Reg_16:HEX_DISPLAY.data[15]
mem_data[15] => Reg_16:LED.data[15]
stickHitLow <= DRUMSETDRIVER:inst2.piece1Polar
restart <= Reg1:inst11.output
currM[0] <= DRUMSETDRIVER:inst2.currentM[0]
currM[1] <= DRUMSETDRIVER:inst2.currentM[1]
currM[2] <= DRUMSETDRIVER:inst2.currentM[2]
currM[3] <= DRUMSETDRIVER:inst2.currentM[3]
currM[4] <= DRUMSETDRIVER:inst2.currentM[4]
currM[5] <= DRUMSETDRIVER:inst2.currentM[5]
currM[6] <= DRUMSETDRIVER:inst2.currentM[6]
currM[7] <= DRUMSETDRIVER:inst2.currentM[7]
currM[8] <= DRUMSETDRIVER:inst2.currentM[8]
currM[9] <= DRUMSETDRIVER:inst2.currentM[9]
currM[10] <= DRUMSETDRIVER:inst2.currentM[10]
currM[11] <= DRUMSETDRIVER:inst2.currentM[11]
currM[12] <= DRUMSETDRIVER:inst2.currentM[12]
currM[13] <= DRUMSETDRIVER:inst2.currentM[13]
currM[14] <= DRUMSETDRIVER:inst2.currentM[14]
currM[15] <= DRUMSETDRIVER:inst2.currentM[15]
data_out[0] <= ioMux:inst21.dataOut[0]
data_out[1] <= ioMux:inst21.dataOut[1]
data_out[2] <= ioMux:inst21.dataOut[2]
data_out[3] <= ioMux:inst21.dataOut[3]
data_out[4] <= ioMux:inst21.dataOut[4]
data_out[5] <= ioMux:inst21.dataOut[5]
data_out[6] <= ioMux:inst21.dataOut[6]
data_out[7] <= ioMux:inst21.dataOut[7]
data_out[8] <= ioMux:inst21.dataOut[8]
data_out[9] <= ioMux:inst21.dataOut[9]
data_out[10] <= ioMux:inst21.dataOut[10]
data_out[11] <= ioMux:inst21.dataOut[11]
data_out[12] <= ioMux:inst21.dataOut[12]
data_out[13] <= ioMux:inst21.dataOut[13]
data_out[14] <= ioMux:inst21.dataOut[14]
data_out[15] <= ioMux:inst21.dataOut[15]
KEY[0] => Reg_16:PUSH_BUTTON.data[0]
KEY[1] => Reg_16:PUSH_BUTTON.data[1]
KEY[2] => Reg_16:PUSH_BUTTON.data[2]
KEY[3] => Reg_16:PUSH_BUTTON.data[3]
SW[0] => Reg_16:SWITCHS.data[0]
SW[1] => Reg_16:SWITCHS.data[1]
SW[2] => Reg_16:SWITCHS.data[2]
SW[3] => Reg_16:SWITCHS.data[3]
SW[4] => Reg_16:SWITCHS.data[4]
SW[5] => Reg_16:SWITCHS.data[5]
SW[6] => Reg_16:SWITCHS.data[6]
SW[7] => Reg_16:SWITCHS.data[7]
SW[8] => Reg_16:SWITCHS.data[8]
SW[9] => Reg_16:SWITCHS.data[9]
HEX0[0] <= hex_data[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= hex_data[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= hex_data[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= hex_data[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= hex_data[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= hex_data[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= hex_data[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= led_data[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= led_data[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= led_data[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= led_data[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= led_data[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= led_data[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= led_data[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= led_data[7].DB_MAX_OUTPUT_PORT_TYPE
Measure[0] <= Reg_16:SWITCHES4.q[0]
Measure[1] <= Reg_16:SWITCHES4.q[1]
Measure[2] <= Reg_16:SWITCHES4.q[2]
Measure[3] <= Reg_16:SWITCHES4.q[3]
Measure[4] <= Reg_16:SWITCHES4.q[4]
Measure[5] <= Reg_16:SWITCHES4.q[5]
Measure[6] <= Reg_16:SWITCHES4.q[6]
Measure[7] <= Reg_16:SWITCHES4.q[7]
Measure[8] <= Reg_16:SWITCHES4.q[8]
Measure[9] <= Reg_16:SWITCHES4.q[9]
Measure[10] <= Reg_16:SWITCHES4.q[10]
Measure[11] <= Reg_16:SWITCHES4.q[11]
Measure[12] <= Reg_16:SWITCHES4.q[12]
Measure[13] <= Reg_16:SWITCHES4.q[13]
Measure[14] <= Reg_16:SWITCHES4.q[14]
Measure[15] <= Reg_16:SWITCHES4.q[15]
nextM[0] <= DRUMSETDRIVER:inst2.nextM[0]
nextM[1] <= DRUMSETDRIVER:inst2.nextM[1]
nextM[2] <= DRUMSETDRIVER:inst2.nextM[2]
nextM[3] <= DRUMSETDRIVER:inst2.nextM[3]
nextM[4] <= DRUMSETDRIVER:inst2.nextM[4]
nextM[5] <= DRUMSETDRIVER:inst2.nextM[5]
nextM[6] <= DRUMSETDRIVER:inst2.nextM[6]
nextM[7] <= DRUMSETDRIVER:inst2.nextM[7]
nextM[8] <= DRUMSETDRIVER:inst2.nextM[8]
nextM[9] <= DRUMSETDRIVER:inst2.nextM[9]
nextM[10] <= DRUMSETDRIVER:inst2.nextM[10]
nextM[11] <= DRUMSETDRIVER:inst2.nextM[11]
nextM[12] <= DRUMSETDRIVER:inst2.nextM[12]
nextM[13] <= DRUMSETDRIVER:inst2.nextM[13]
nextM[14] <= DRUMSETDRIVER:inst2.nextM[14]
nextM[15] <= DRUMSETDRIVER:inst2.nextM[15]


|IO_MemoryInterface|DRUMSETDRIVER:inst2
reset => next_state.RESETSTICKS.OUTPUTSELECT
reset => next_state.LOAD_NEXT_MEASURE.OUTPUTSELECT
reset => next_state.PLAY16SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY15SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY14SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY13SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY12SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY11SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY10SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY9SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY8SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY7SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY6SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY5SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY4SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY3SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY2SIXTEENTH.OUTPUTSELECT
reset => next_state.PLAY1SIXTEENTH.OUTPUTSELECT
reset => next_state.RESET1.OUTPUTSELECT
reset => nextMeasure[0].ACLR
reset => nextMeasure[1].ACLR
reset => nextMeasure[2].ACLR
reset => nextMeasure[3].ACLR
reset => nextMeasure[4].ACLR
reset => nextMeasure[5].ACLR
reset => nextMeasure[6].ACLR
reset => nextMeasure[7].ACLR
reset => nextMeasure[8].ACLR
reset => nextMeasure[9].ACLR
reset => nextMeasure[10].ACLR
reset => nextMeasure[11].ACLR
reset => nextMeasure[12].ACLR
reset => nextMeasure[13].ACLR
reset => nextMeasure[14].ACLR
reset => nextMeasure[15].ACLR
reset => state~19.DATAIN
reset => sixteenthCLKCount[23].ENA
reset => sixteenthCLKCount[22].ENA
reset => sixteenthCLKCount[21].ENA
reset => sixteenthCLKCount[20].ENA
reset => sixteenthCLKCount[19].ENA
reset => sixteenthCLKCount[18].ENA
reset => sixteenthCLKCount[17].ENA
reset => sixteenthCLKCount[16].ENA
reset => sixteenthCLKCount[15].ENA
reset => sixteenthCLKCount[14].ENA
reset => sixteenthCLKCount[13].ENA
reset => sixteenthCLKCount[12].ENA
reset => sixteenthCLKCount[11].ENA
reset => sixteenthCLKCount[10].ENA
reset => sixteenthCLKCount[9].ENA
reset => sixteenthCLKCount[8].ENA
reset => sixteenthCLKCount[7].ENA
reset => sixteenthCLKCount[6].ENA
reset => sixteenthCLKCount[5].ENA
reset => sixteenthCLKCount[4].ENA
reset => sixteenthCLKCount[3].ENA
reset => sixteenthCLKCount[2].ENA
reset => sixteenthCLKCount[1].ENA
reset => sixteenthCLKCount[0].ENA
reset => sixteenthCLK.ENA
reset => currMeasure[15].ENA
reset => currMeasure[14].ENA
reset => currMeasure[13].ENA
reset => currMeasure[12].ENA
reset => currMeasure[11].ENA
reset => currMeasure[10].ENA
reset => currMeasure[9].ENA
reset => currMeasure[8].ENA
reset => currMeasure[7].ENA
reset => currMeasure[6].ENA
reset => currMeasure[5].ENA
reset => currMeasure[4].ENA
reset => currMeasure[3].ENA
reset => currMeasure[2].ENA
reset => currMeasure[1].ENA
reset => currMeasure[0].ENA
reset => piece1Hit~reg0.ENA
reset => piece1Polar~reg0.ENA
timerCLK => ~NO_FANOUT~
clk_50MHZ => sixteenthCLK.CLK
clk_50MHZ => sixteenthCLKCount[0].CLK
clk_50MHZ => sixteenthCLKCount[1].CLK
clk_50MHZ => sixteenthCLKCount[2].CLK
clk_50MHZ => sixteenthCLKCount[3].CLK
clk_50MHZ => sixteenthCLKCount[4].CLK
clk_50MHZ => sixteenthCLKCount[5].CLK
clk_50MHZ => sixteenthCLKCount[6].CLK
clk_50MHZ => sixteenthCLKCount[7].CLK
clk_50MHZ => sixteenthCLKCount[8].CLK
clk_50MHZ => sixteenthCLKCount[9].CLK
clk_50MHZ => sixteenthCLKCount[10].CLK
clk_50MHZ => sixteenthCLKCount[11].CLK
clk_50MHZ => sixteenthCLKCount[12].CLK
clk_50MHZ => sixteenthCLKCount[13].CLK
clk_50MHZ => sixteenthCLKCount[14].CLK
clk_50MHZ => sixteenthCLKCount[15].CLK
clk_50MHZ => sixteenthCLKCount[16].CLK
clk_50MHZ => sixteenthCLKCount[17].CLK
clk_50MHZ => sixteenthCLKCount[18].CLK
clk_50MHZ => sixteenthCLKCount[19].CLK
clk_50MHZ => sixteenthCLKCount[20].CLK
clk_50MHZ => sixteenthCLKCount[21].CLK
clk_50MHZ => sixteenthCLKCount[22].CLK
clk_50MHZ => sixteenthCLKCount[23].CLK
clk_50MHZ => nextMeasure[0].CLK
clk_50MHZ => nextMeasure[1].CLK
clk_50MHZ => nextMeasure[2].CLK
clk_50MHZ => nextMeasure[3].CLK
clk_50MHZ => nextMeasure[4].CLK
clk_50MHZ => nextMeasure[5].CLK
clk_50MHZ => nextMeasure[6].CLK
clk_50MHZ => nextMeasure[7].CLK
clk_50MHZ => nextMeasure[8].CLK
clk_50MHZ => nextMeasure[9].CLK
clk_50MHZ => nextMeasure[10].CLK
clk_50MHZ => nextMeasure[11].CLK
clk_50MHZ => nextMeasure[12].CLK
clk_50MHZ => nextMeasure[13].CLK
clk_50MHZ => nextMeasure[14].CLK
clk_50MHZ => nextMeasure[15].CLK
MEASUREIN[0] => nextMeasure[0].DATAIN
MEASUREIN[1] => nextMeasure[1].DATAIN
MEASUREIN[2] => nextMeasure[2].DATAIN
MEASUREIN[3] => nextMeasure[3].DATAIN
MEASUREIN[4] => nextMeasure[4].DATAIN
MEASUREIN[5] => nextMeasure[5].DATAIN
MEASUREIN[6] => nextMeasure[6].DATAIN
MEASUREIN[7] => nextMeasure[7].DATAIN
MEASUREIN[8] => nextMeasure[8].DATAIN
MEASUREIN[9] => nextMeasure[9].DATAIN
MEASUREIN[10] => nextMeasure[10].DATAIN
MEASUREIN[11] => nextMeasure[11].DATAIN
MEASUREIN[12] => nextMeasure[12].DATAIN
MEASUREIN[13] => nextMeasure[13].DATAIN
MEASUREIN[14] => nextMeasure[14].DATAIN
MEASUREIN[15] => nextMeasure[15].DATAIN
piece1Hit <= piece1Hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
piece1Polar <= piece1Polar~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixteCLK <= sixteenthCLK.DB_MAX_OUTPUT_PORT_TYPE
currentM[0] <= currMeasure[0].DB_MAX_OUTPUT_PORT_TYPE
currentM[1] <= currMeasure[1].DB_MAX_OUTPUT_PORT_TYPE
currentM[2] <= currMeasure[2].DB_MAX_OUTPUT_PORT_TYPE
currentM[3] <= currMeasure[3].DB_MAX_OUTPUT_PORT_TYPE
currentM[4] <= currMeasure[4].DB_MAX_OUTPUT_PORT_TYPE
currentM[5] <= currMeasure[5].DB_MAX_OUTPUT_PORT_TYPE
currentM[6] <= currMeasure[6].DB_MAX_OUTPUT_PORT_TYPE
currentM[7] <= currMeasure[7].DB_MAX_OUTPUT_PORT_TYPE
currentM[8] <= currMeasure[8].DB_MAX_OUTPUT_PORT_TYPE
currentM[9] <= currMeasure[9].DB_MAX_OUTPUT_PORT_TYPE
currentM[10] <= currMeasure[10].DB_MAX_OUTPUT_PORT_TYPE
currentM[11] <= currMeasure[11].DB_MAX_OUTPUT_PORT_TYPE
currentM[12] <= currMeasure[12].DB_MAX_OUTPUT_PORT_TYPE
currentM[13] <= currMeasure[13].DB_MAX_OUTPUT_PORT_TYPE
currentM[14] <= currMeasure[14].DB_MAX_OUTPUT_PORT_TYPE
currentM[15] <= currMeasure[15].DB_MAX_OUTPUT_PORT_TYPE
nextM[0] <= nextMeasure[0].DB_MAX_OUTPUT_PORT_TYPE
nextM[1] <= nextMeasure[1].DB_MAX_OUTPUT_PORT_TYPE
nextM[2] <= nextMeasure[2].DB_MAX_OUTPUT_PORT_TYPE
nextM[3] <= nextMeasure[3].DB_MAX_OUTPUT_PORT_TYPE
nextM[4] <= nextMeasure[4].DB_MAX_OUTPUT_PORT_TYPE
nextM[5] <= nextMeasure[5].DB_MAX_OUTPUT_PORT_TYPE
nextM[6] <= nextMeasure[6].DB_MAX_OUTPUT_PORT_TYPE
nextM[7] <= nextMeasure[7].DB_MAX_OUTPUT_PORT_TYPE
nextM[8] <= nextMeasure[8].DB_MAX_OUTPUT_PORT_TYPE
nextM[9] <= nextMeasure[9].DB_MAX_OUTPUT_PORT_TYPE
nextM[10] <= nextMeasure[10].DB_MAX_OUTPUT_PORT_TYPE
nextM[11] <= nextMeasure[11].DB_MAX_OUTPUT_PORT_TYPE
nextM[12] <= nextMeasure[12].DB_MAX_OUTPUT_PORT_TYPE
nextM[13] <= nextMeasure[13].DB_MAX_OUTPUT_PORT_TYPE
nextM[14] <= nextMeasure[14].DB_MAX_OUTPUT_PORT_TYPE
nextM[15] <= nextMeasure[15].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[0] <= sixteenthCLKCount[0].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[1] <= sixteenthCLKCount[1].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[2] <= sixteenthCLKCount[2].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[3] <= sixteenthCLKCount[3].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[4] <= sixteenthCLKCount[4].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[5] <= sixteenthCLKCount[5].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[6] <= sixteenthCLKCount[6].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[7] <= sixteenthCLKCount[7].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[8] <= sixteenthCLKCount[8].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[9] <= sixteenthCLKCount[9].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[10] <= sixteenthCLKCount[10].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[11] <= sixteenthCLKCount[11].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[12] <= sixteenthCLKCount[12].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[13] <= sixteenthCLKCount[13].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[14] <= sixteenthCLKCount[14].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[15] <= sixteenthCLKCount[15].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[16] <= sixteenthCLKCount[16].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[17] <= sixteenthCLKCount[17].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[18] <= sixteenthCLKCount[18].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[19] <= sixteenthCLKCount[19].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[20] <= sixteenthCLKCount[20].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[21] <= sixteenthCLKCount[21].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[22] <= sixteenthCLKCount[22].DB_MAX_OUTPUT_PORT_TYPE
sixteCLKCOUNT[23] <= sixteenthCLKCount[23].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg_16:SWITCHES4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|IO_MemoryInterface|Reg_16:SWITCHES4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|lpm_decode0:inst3
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|IO_MemoryInterface|lpm_decode0:inst3|lpm_decode:LPM_DECODE_component
data[0] => decode_c8f:auto_generated.data[0]
data[1] => decode_c8f:auto_generated.data[1]
data[2] => decode_c8f:auto_generated.data[2]
data[3] => decode_c8f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c8f:auto_generated.eq[0]
eq[1] <= decode_c8f:auto_generated.eq[1]
eq[2] <= decode_c8f:auto_generated.eq[2]
eq[3] <= decode_c8f:auto_generated.eq[3]
eq[4] <= decode_c8f:auto_generated.eq[4]
eq[5] <= decode_c8f:auto_generated.eq[5]
eq[6] <= decode_c8f:auto_generated.eq[6]
eq[7] <= decode_c8f:auto_generated.eq[7]
eq[8] <= decode_c8f:auto_generated.eq[8]
eq[9] <= decode_c8f:auto_generated.eq[9]
eq[10] <= decode_c8f:auto_generated.eq[10]
eq[11] <= decode_c8f:auto_generated.eq[11]
eq[12] <= decode_c8f:auto_generated.eq[12]
eq[13] <= decode_c8f:auto_generated.eq[13]
eq[14] <= decode_c8f:auto_generated.eq[14]
eq[15] <= decode_c8f:auto_generated.eq[15]


|IO_MemoryInterface|lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_c8f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg1:inst11
data => output~reg0.DATAIN
enable => output~reg0.ENA
reset => output~reg0.ACLR
Clock => output~reg0.CLK
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|ioMux:inst21
sel[0] => Mux0.IN8
sel[0] => Mux1.IN8
sel[0] => Mux2.IN8
sel[0] => Mux3.IN8
sel[0] => Mux4.IN8
sel[0] => Mux5.IN8
sel[0] => Mux6.IN8
sel[0] => Mux7.IN8
sel[0] => Mux8.IN8
sel[0] => Mux9.IN8
sel[0] => Mux10.IN8
sel[0] => Mux11.IN8
sel[0] => Mux12.IN8
sel[0] => Mux13.IN8
sel[0] => Mux14.IN8
sel[0] => Mux15.IN2
sel[1] => Mux0.IN7
sel[1] => Mux1.IN7
sel[1] => Mux2.IN7
sel[1] => Mux3.IN7
sel[1] => Mux4.IN7
sel[1] => Mux5.IN7
sel[1] => Mux6.IN7
sel[1] => Mux7.IN7
sel[1] => Mux8.IN7
sel[1] => Mux9.IN7
sel[1] => Mux10.IN7
sel[1] => Mux11.IN7
sel[1] => Mux12.IN7
sel[1] => Mux13.IN7
sel[1] => Mux14.IN7
sel[1] => Mux15.IN1
sel[2] => Mux0.IN6
sel[2] => Mux1.IN6
sel[2] => Mux2.IN6
sel[2] => Mux3.IN6
sel[2] => Mux4.IN6
sel[2] => Mux5.IN6
sel[2] => Mux6.IN6
sel[2] => Mux7.IN6
sel[2] => Mux8.IN6
sel[2] => Mux9.IN6
sel[2] => Mux10.IN6
sel[2] => Mux11.IN6
sel[2] => Mux12.IN6
sel[2] => Mux13.IN6
sel[2] => Mux14.IN6
sel[2] => Mux15.IN0
timerStatus => Mux15.IN3
timerStatus => Mux15.IN4
timerStatus => Mux15.IN5
timerStatus => Mux15.IN6
timerStatus => Mux15.IN7
timerStatus => Mux15.IN8
switches[0] => Mux15.IN9
switches[1] => Mux14.IN9
switches[2] => Mux13.IN9
switches[3] => Mux12.IN9
switches[4] => Mux11.IN9
switches[5] => Mux10.IN9
switches[6] => Mux9.IN9
switches[7] => Mux8.IN9
switches[8] => Mux7.IN9
switches[9] => Mux6.IN9
switches[10] => Mux5.IN9
switches[11] => Mux4.IN9
switches[12] => Mux3.IN9
switches[13] => Mux2.IN9
switches[14] => Mux1.IN9
switches[15] => Mux0.IN9
buttons[0] => Mux15.IN10
buttons[1] => Mux14.IN10
buttons[2] => Mux13.IN10
buttons[3] => Mux12.IN10
buttons[4] => Mux11.IN10
buttons[5] => Mux10.IN10
buttons[6] => Mux9.IN10
buttons[7] => Mux8.IN10
buttons[8] => Mux7.IN10
buttons[9] => Mux6.IN10
buttons[10] => Mux5.IN10
buttons[11] => Mux4.IN10
buttons[12] => Mux3.IN10
buttons[13] => Mux2.IN10
buttons[14] => Mux1.IN10
buttons[15] => Mux0.IN10
dataOut[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4
clk => counter_0_sel[0].CLK
clk => counter_0_sel[1].CLK
clk => alu_op[0].CLK
clk => alu_op[1].CLK
clk => datab[0].CLK
clk => datab[1].CLK
clk => datab[2].CLK
clk => datab[3].CLK
clk => datab[4].CLK
clk => datab[5].CLK
clk => datab[6].CLK
clk => datab[7].CLK
clk => datab[8].CLK
clk => datab[9].CLK
clk => datab[10].CLK
clk => datab[11].CLK
clk => datab[12].CLK
clk => datab[13].CLK
clk => datab[14].CLK
clk => datab[15].CLK
clk => datab[16].CLK
clk => datab[17].CLK
clk => datab[18].CLK
clk => datab[19].CLK
clk => datab[20].CLK
clk => datab[21].CLK
clk => datab[22].CLK
clk => datab[23].CLK
clk => datab[24].CLK
clk => datab[25].CLK
clk => datab[26].CLK
clk => datab[27].CLK
clk => datab[28].CLK
clk => datab[29].CLK
clk => datab[30].CLK
clk => datab[31].CLK
clk => datab[32].CLK
clk => dataa[0].CLK
clk => dataa[1].CLK
clk => dataa[2].CLK
clk => dataa[3].CLK
clk => dataa[4].CLK
clk => dataa[5].CLK
clk => dataa[6].CLK
clk => dataa[7].CLK
clk => dataa[8].CLK
clk => dataa[9].CLK
clk => dataa[10].CLK
clk => dataa[11].CLK
clk => dataa[12].CLK
clk => dataa[13].CLK
clk => dataa[14].CLK
clk => dataa[15].CLK
clk => dataa[16].CLK
clk => dataa[17].CLK
clk => dataa[18].CLK
clk => dataa[19].CLK
clk => dataa[20].CLK
clk => dataa[21].CLK
clk => dataa[22].CLK
clk => dataa[23].CLK
clk => dataa[24].CLK
clk => dataa[25].CLK
clk => dataa[26].CLK
clk => dataa[27].CLK
clk => dataa[28].CLK
clk => dataa[29].CLK
clk => dataa[30].CLK
clk => dataa[31].CLK
clk => dataa[32].CLK
clk => ti0~reg0.CLK
enable => alu_op.OUTPUTSELECT
enable => alu_op.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => dataa.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => datab.OUTPUTSELECT
enable => ti0.OUTPUTSELECT
enable => counter_0_sel.OUTPUTSELECT
enable => counter_0_sel.OUTPUTSELECT
reset => process_0.IN0
reset => counter_0_sel[0].OUTPUTSELECT
reset => counter_0_sel[1].OUTPUTSELECT
reset => alu_op[0].ENA
reset => dataa[32].ENA
reset => dataa[31].ENA
reset => dataa[30].ENA
reset => dataa[29].ENA
reset => dataa[28].ENA
reset => dataa[27].ENA
reset => dataa[26].ENA
reset => dataa[25].ENA
reset => dataa[24].ENA
reset => dataa[23].ENA
reset => dataa[22].ENA
reset => dataa[21].ENA
reset => dataa[20].ENA
reset => dataa[19].ENA
reset => dataa[18].ENA
reset => dataa[17].ENA
reset => dataa[16].ENA
reset => dataa[15].ENA
reset => dataa[14].ENA
reset => dataa[13].ENA
reset => dataa[12].ENA
reset => dataa[11].ENA
reset => dataa[10].ENA
reset => dataa[9].ENA
reset => dataa[8].ENA
reset => dataa[7].ENA
reset => dataa[6].ENA
reset => dataa[5].ENA
reset => dataa[4].ENA
reset => dataa[3].ENA
reset => dataa[2].ENA
reset => dataa[1].ENA
reset => dataa[0].ENA
reset => datab[32].ENA
reset => datab[31].ENA
reset => datab[30].ENA
reset => datab[29].ENA
reset => datab[28].ENA
reset => datab[27].ENA
reset => datab[26].ENA
reset => datab[25].ENA
reset => datab[24].ENA
reset => datab[23].ENA
reset => datab[22].ENA
reset => datab[21].ENA
reset => datab[20].ENA
reset => datab[19].ENA
reset => datab[18].ENA
reset => datab[17].ENA
reset => datab[16].ENA
reset => datab[15].ENA
reset => datab[14].ENA
reset => datab[13].ENA
reset => datab[12].ENA
reset => datab[11].ENA
reset => datab[10].ENA
reset => datab[9].ENA
reset => datab[8].ENA
reset => datab[7].ENA
reset => datab[6].ENA
reset => datab[5].ENA
reset => datab[4].ENA
reset => datab[3].ENA
reset => datab[2].ENA
reset => datab[1].ENA
reset => datab[0].ENA
reset => alu_op[1].ENA
reset => ti0~reg0.ENA
restart => process_0.IN1
ccr0[0] => falu:LowClcok.B[0]
ccr0[1] => falu:LowClcok.B[1]
ccr0[2] => falu:LowClcok.B[2]
ccr0[3] => falu:LowClcok.B[3]
ccr0[4] => falu:LowClcok.B[4]
ccr0[5] => falu:LowClcok.B[5]
ccr0[6] => falu:LowClcok.B[6]
ccr0[7] => falu:LowClcok.B[7]
ccr0[8] => falu:LowClcok.B[8]
ccr0[9] => falu:LowClcok.B[9]
ccr0[10] => falu:LowClcok.B[10]
ccr0[11] => falu:LowClcok.B[11]
ccr0[12] => falu:LowClcok.B[12]
ccr0[13] => falu:LowClcok.B[13]
ccr0[14] => falu:LowClcok.B[14]
ccr0[15] => falu:LowClcok.B[15]
ccr0[16] => falu:LowClcok.B[16]
ccr0[17] => falu:LowClcok.B[17]
ccr0[18] => falu:LowClcok.B[18]
ccr0[19] => falu:LowClcok.B[19]
ccr0[20] => falu:LowClcok.B[20]
ccr0[21] => falu:LowClcok.B[21]
ccr0[22] => falu:LowClcok.B[22]
ccr0[23] => falu:LowClcok.B[23]
ccr0[24] => falu:LowClcok.B[24]
ccr0[25] => falu:LowClcok.B[25]
ccr0[26] => falu:LowClcok.B[26]
ccr0[27] => falu:LowClcok.B[27]
ccr0[28] => falu:LowClcok.B[28]
ccr0[29] => falu:LowClcok.B[29]
ccr0[30] => falu:LowClcok.B[30]
ccr0[31] => falu:LowClcok.B[31]
ti0 <= ti0~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock
A[0] => not32:notASim.A[0]
A[0] => mux2:mux2Sim0.d0[0]
A[1] => not32:notASim.A[1]
A[1] => mux2:mux2Sim0.d0[1]
A[2] => not32:notASim.A[2]
A[2] => mux2:mux2Sim0.d0[2]
A[3] => not32:notASim.A[3]
A[3] => mux2:mux2Sim0.d0[3]
A[4] => not32:notASim.A[4]
A[4] => mux2:mux2Sim0.d0[4]
A[5] => not32:notASim.A[5]
A[5] => mux2:mux2Sim0.d0[5]
A[6] => not32:notASim.A[6]
A[6] => mux2:mux2Sim0.d0[6]
A[7] => not32:notASim.A[7]
A[7] => mux2:mux2Sim0.d0[7]
A[8] => not32:notASim.A[8]
A[8] => mux2:mux2Sim0.d0[8]
A[9] => not32:notASim.A[9]
A[9] => mux2:mux2Sim0.d0[9]
A[10] => not32:notASim.A[10]
A[10] => mux2:mux2Sim0.d0[10]
A[11] => not32:notASim.A[11]
A[11] => mux2:mux2Sim0.d0[11]
A[12] => not32:notASim.A[12]
A[12] => mux2:mux2Sim0.d0[12]
A[13] => not32:notASim.A[13]
A[13] => mux2:mux2Sim0.d0[13]
A[14] => not32:notASim.A[14]
A[14] => mux2:mux2Sim0.d0[14]
A[15] => not32:notASim.A[15]
A[15] => mux2:mux2Sim0.d0[15]
A[16] => not32:notASim.A[16]
A[16] => mux2:mux2Sim0.d0[16]
A[17] => not32:notASim.A[17]
A[17] => mux2:mux2Sim0.d0[17]
A[18] => not32:notASim.A[18]
A[18] => mux2:mux2Sim0.d0[18]
A[19] => not32:notASim.A[19]
A[19] => mux2:mux2Sim0.d0[19]
A[20] => not32:notASim.A[20]
A[20] => mux2:mux2Sim0.d0[20]
A[21] => not32:notASim.A[21]
A[21] => mux2:mux2Sim0.d0[21]
A[22] => not32:notASim.A[22]
A[22] => mux2:mux2Sim0.d0[22]
A[23] => not32:notASim.A[23]
A[23] => mux2:mux2Sim0.d0[23]
A[24] => not32:notASim.A[24]
A[24] => mux2:mux2Sim0.d0[24]
A[25] => not32:notASim.A[25]
A[25] => mux2:mux2Sim0.d0[25]
A[26] => not32:notASim.A[26]
A[26] => mux2:mux2Sim0.d0[26]
A[27] => not32:notASim.A[27]
A[27] => mux2:mux2Sim0.d0[27]
A[28] => not32:notASim.A[28]
A[28] => mux2:mux2Sim0.d0[28]
A[29] => not32:notASim.A[29]
A[29] => mux2:mux2Sim0.d0[29]
A[30] => not32:notASim.A[30]
A[30] => mux2:mux2Sim0.d0[30]
A[31] => not32:notASim.A[31]
A[31] => mux2:mux2Sim0.d0[31]
A[32] => not32:notASim.A[32]
A[32] => mux2:mux2Sim0.d0[32]
B[0] => not32:notBSim.A[0]
B[0] => mux2:mux2Sim1.d0[0]
B[1] => not32:notBSim.A[1]
B[1] => mux2:mux2Sim1.d0[1]
B[2] => not32:notBSim.A[2]
B[2] => mux2:mux2Sim1.d0[2]
B[3] => not32:notBSim.A[3]
B[3] => mux2:mux2Sim1.d0[3]
B[4] => not32:notBSim.A[4]
B[4] => mux2:mux2Sim1.d0[4]
B[5] => not32:notBSim.A[5]
B[5] => mux2:mux2Sim1.d0[5]
B[6] => not32:notBSim.A[6]
B[6] => mux2:mux2Sim1.d0[6]
B[7] => not32:notBSim.A[7]
B[7] => mux2:mux2Sim1.d0[7]
B[8] => not32:notBSim.A[8]
B[8] => mux2:mux2Sim1.d0[8]
B[9] => not32:notBSim.A[9]
B[9] => mux2:mux2Sim1.d0[9]
B[10] => not32:notBSim.A[10]
B[10] => mux2:mux2Sim1.d0[10]
B[11] => not32:notBSim.A[11]
B[11] => mux2:mux2Sim1.d0[11]
B[12] => not32:notBSim.A[12]
B[12] => mux2:mux2Sim1.d0[12]
B[13] => not32:notBSim.A[13]
B[13] => mux2:mux2Sim1.d0[13]
B[14] => not32:notBSim.A[14]
B[14] => mux2:mux2Sim1.d0[14]
B[15] => not32:notBSim.A[15]
B[15] => mux2:mux2Sim1.d0[15]
B[16] => not32:notBSim.A[16]
B[16] => mux2:mux2Sim1.d0[16]
B[17] => not32:notBSim.A[17]
B[17] => mux2:mux2Sim1.d0[17]
B[18] => not32:notBSim.A[18]
B[18] => mux2:mux2Sim1.d0[18]
B[19] => not32:notBSim.A[19]
B[19] => mux2:mux2Sim1.d0[19]
B[20] => not32:notBSim.A[20]
B[20] => mux2:mux2Sim1.d0[20]
B[21] => not32:notBSim.A[21]
B[21] => mux2:mux2Sim1.d0[21]
B[22] => not32:notBSim.A[22]
B[22] => mux2:mux2Sim1.d0[22]
B[23] => not32:notBSim.A[23]
B[23] => mux2:mux2Sim1.d0[23]
B[24] => not32:notBSim.A[24]
B[24] => mux2:mux2Sim1.d0[24]
B[25] => not32:notBSim.A[25]
B[25] => mux2:mux2Sim1.d0[25]
B[26] => not32:notBSim.A[26]
B[26] => mux2:mux2Sim1.d0[26]
B[27] => not32:notBSim.A[27]
B[27] => mux2:mux2Sim1.d0[27]
B[28] => not32:notBSim.A[28]
B[28] => mux2:mux2Sim1.d0[28]
B[29] => not32:notBSim.A[29]
B[29] => mux2:mux2Sim1.d0[29]
B[30] => not32:notBSim.A[30]
B[30] => mux2:mux2Sim1.d0[30]
B[31] => not32:notBSim.A[31]
B[31] => mux2:mux2Sim1.d0[31]
B[32] => not32:notBSim.A[32]
B[32] => mux2:mux2Sim1.d0[32]
alu_op[0] => mux4:mux4Sim.sel[0]
alu_op[1] => mux4:mux4Sim.sel[1]
A_inv => abor.IN0
A_inv => mux2:mux2Sim0.sel
B_inv => abor.IN1
B_inv => mux2:mux2Sim1.sel
alu_out[0] <= mux4:mux4Sim.f[0]
alu_out[1] <= mux4:mux4Sim.f[1]
alu_out[2] <= mux4:mux4Sim.f[2]
alu_out[3] <= mux4:mux4Sim.f[3]
alu_out[4] <= mux4:mux4Sim.f[4]
alu_out[5] <= mux4:mux4Sim.f[5]
alu_out[6] <= mux4:mux4Sim.f[6]
alu_out[7] <= mux4:mux4Sim.f[7]
alu_out[8] <= mux4:mux4Sim.f[8]
alu_out[9] <= mux4:mux4Sim.f[9]
alu_out[10] <= mux4:mux4Sim.f[10]
alu_out[11] <= mux4:mux4Sim.f[11]
alu_out[12] <= mux4:mux4Sim.f[12]
alu_out[13] <= mux4:mux4Sim.f[13]
alu_out[14] <= mux4:mux4Sim.f[14]
alu_out[15] <= mux4:mux4Sim.f[15]
alu_out[16] <= mux4:mux4Sim.f[16]
alu_out[17] <= mux4:mux4Sim.f[17]
alu_out[18] <= mux4:mux4Sim.f[18]
alu_out[19] <= mux4:mux4Sim.f[19]
alu_out[20] <= mux4:mux4Sim.f[20]
alu_out[21] <= mux4:mux4Sim.f[21]
alu_out[22] <= mux4:mux4Sim.f[22]
alu_out[23] <= mux4:mux4Sim.f[23]
alu_out[24] <= mux4:mux4Sim.f[24]
alu_out[25] <= mux4:mux4Sim.f[25]
alu_out[26] <= mux4:mux4Sim.f[26]
alu_out[27] <= mux4:mux4Sim.f[27]
alu_out[28] <= mux4:mux4Sim.f[28]
alu_out[29] <= mux4:mux4Sim.f[29]
alu_out[30] <= mux4:mux4Sim.f[30]
alu_out[31] <= mux4:mux4Sim.f[31]
alu_out[32] <= mux4:mux4Sim.f[32]
N <= various_logic_unit:various_logic_unitSim.N
Z <= various_logic_unit:various_logic_unitSim.Z
V <= various_logic_unit:various_logic_unitSim.V
C <= various_logic_unit:various_logic_unitSim.C


|IO_MemoryInterface|timer:inst4|falu:HighClock|not32:notASim
A[0] => output[0].DATAIN
A[1] => output[1].DATAIN
A[2] => output[2].DATAIN
A[3] => output[3].DATAIN
A[4] => output[4].DATAIN
A[5] => output[5].DATAIN
A[6] => output[6].DATAIN
A[7] => output[7].DATAIN
A[8] => output[8].DATAIN
A[9] => output[9].DATAIN
A[10] => output[10].DATAIN
A[11] => output[11].DATAIN
A[12] => output[12].DATAIN
A[13] => output[13].DATAIN
A[14] => output[14].DATAIN
A[15] => output[15].DATAIN
A[16] => output[16].DATAIN
A[17] => output[17].DATAIN
A[18] => output[18].DATAIN
A[19] => output[19].DATAIN
A[20] => output[20].DATAIN
A[21] => output[21].DATAIN
A[22] => output[22].DATAIN
A[23] => output[23].DATAIN
A[24] => output[24].DATAIN
A[25] => output[25].DATAIN
A[26] => output[26].DATAIN
A[27] => output[27].DATAIN
A[28] => output[28].DATAIN
A[29] => output[29].DATAIN
A[30] => output[30].DATAIN
A[31] => output[31].DATAIN
A[32] => output[32].DATAIN
output[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= A[32].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|not32:notBSim
A[0] => output[0].DATAIN
A[1] => output[1].DATAIN
A[2] => output[2].DATAIN
A[3] => output[3].DATAIN
A[4] => output[4].DATAIN
A[5] => output[5].DATAIN
A[6] => output[6].DATAIN
A[7] => output[7].DATAIN
A[8] => output[8].DATAIN
A[9] => output[9].DATAIN
A[10] => output[10].DATAIN
A[11] => output[11].DATAIN
A[12] => output[12].DATAIN
A[13] => output[13].DATAIN
A[14] => output[14].DATAIN
A[15] => output[15].DATAIN
A[16] => output[16].DATAIN
A[17] => output[17].DATAIN
A[18] => output[18].DATAIN
A[19] => output[19].DATAIN
A[20] => output[20].DATAIN
A[21] => output[21].DATAIN
A[22] => output[22].DATAIN
A[23] => output[23].DATAIN
A[24] => output[24].DATAIN
A[25] => output[25].DATAIN
A[26] => output[26].DATAIN
A[27] => output[27].DATAIN
A[28] => output[28].DATAIN
A[29] => output[29].DATAIN
A[30] => output[30].DATAIN
A[31] => output[31].DATAIN
A[32] => output[32].DATAIN
output[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= A[32].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|mux2:mux2Sim0
d0[0] => f.DATAB
d0[1] => f.DATAB
d0[2] => f.DATAB
d0[3] => f.DATAB
d0[4] => f.DATAB
d0[5] => f.DATAB
d0[6] => f.DATAB
d0[7] => f.DATAB
d0[8] => f.DATAB
d0[9] => f.DATAB
d0[10] => f.DATAB
d0[11] => f.DATAB
d0[12] => f.DATAB
d0[13] => f.DATAB
d0[14] => f.DATAB
d0[15] => f.DATAB
d0[16] => f.DATAB
d0[17] => f.DATAB
d0[18] => f.DATAB
d0[19] => f.DATAB
d0[20] => f.DATAB
d0[21] => f.DATAB
d0[22] => f.DATAB
d0[23] => f.DATAB
d0[24] => f.DATAB
d0[25] => f.DATAB
d0[26] => f.DATAB
d0[27] => f.DATAB
d0[28] => f.DATAB
d0[29] => f.DATAB
d0[30] => f.DATAB
d0[31] => f.DATAB
d0[32] => f.DATAB
d1[0] => f.DATAA
d1[1] => f.DATAA
d1[2] => f.DATAA
d1[3] => f.DATAA
d1[4] => f.DATAA
d1[5] => f.DATAA
d1[6] => f.DATAA
d1[7] => f.DATAA
d1[8] => f.DATAA
d1[9] => f.DATAA
d1[10] => f.DATAA
d1[11] => f.DATAA
d1[12] => f.DATAA
d1[13] => f.DATAA
d1[14] => f.DATAA
d1[15] => f.DATAA
d1[16] => f.DATAA
d1[17] => f.DATAA
d1[18] => f.DATAA
d1[19] => f.DATAA
d1[20] => f.DATAA
d1[21] => f.DATAA
d1[22] => f.DATAA
d1[23] => f.DATAA
d1[24] => f.DATAA
d1[25] => f.DATAA
d1[26] => f.DATAA
d1[27] => f.DATAA
d1[28] => f.DATAA
d1[29] => f.DATAA
d1[30] => f.DATAA
d1[31] => f.DATAA
d1[32] => f.DATAA
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= f.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|mux2:mux2Sim1
d0[0] => f.DATAB
d0[1] => f.DATAB
d0[2] => f.DATAB
d0[3] => f.DATAB
d0[4] => f.DATAB
d0[5] => f.DATAB
d0[6] => f.DATAB
d0[7] => f.DATAB
d0[8] => f.DATAB
d0[9] => f.DATAB
d0[10] => f.DATAB
d0[11] => f.DATAB
d0[12] => f.DATAB
d0[13] => f.DATAB
d0[14] => f.DATAB
d0[15] => f.DATAB
d0[16] => f.DATAB
d0[17] => f.DATAB
d0[18] => f.DATAB
d0[19] => f.DATAB
d0[20] => f.DATAB
d0[21] => f.DATAB
d0[22] => f.DATAB
d0[23] => f.DATAB
d0[24] => f.DATAB
d0[25] => f.DATAB
d0[26] => f.DATAB
d0[27] => f.DATAB
d0[28] => f.DATAB
d0[29] => f.DATAB
d0[30] => f.DATAB
d0[31] => f.DATAB
d0[32] => f.DATAB
d1[0] => f.DATAA
d1[1] => f.DATAA
d1[2] => f.DATAA
d1[3] => f.DATAA
d1[4] => f.DATAA
d1[5] => f.DATAA
d1[6] => f.DATAA
d1[7] => f.DATAA
d1[8] => f.DATAA
d1[9] => f.DATAA
d1[10] => f.DATAA
d1[11] => f.DATAA
d1[12] => f.DATAA
d1[13] => f.DATAA
d1[14] => f.DATAA
d1[15] => f.DATAA
d1[16] => f.DATAA
d1[17] => f.DATAA
d1[18] => f.DATAA
d1[19] => f.DATAA
d1[20] => f.DATAA
d1[21] => f.DATAA
d1[22] => f.DATAA
d1[23] => f.DATAA
d1[24] => f.DATAA
d1[25] => f.DATAA
d1[26] => f.DATAA
d1[27] => f.DATAA
d1[28] => f.DATAA
d1[29] => f.DATAA
d1[30] => f.DATAA
d1[31] => f.DATAA
d1[32] => f.DATAA
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= f.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim
A[0] => lab7_task1:sim0.A
A[1] => lab7_task1:sim1.A
A[2] => lab7_task1:sim2.A
A[3] => lab7_task1:sim3.A
A[4] => lab7_task1:sim4.A
A[5] => lab7_task1:sim5.A
A[6] => lab7_task1:sim6.A
A[7] => lab7_task1:sim7.A
A[8] => lab7_task1:sim8.A
A[9] => lab7_task1:sim9.A
A[10] => lab7_task1:sim10.A
A[11] => lab7_task1:sim11.A
A[12] => lab7_task1:sim12.A
A[13] => lab7_task1:sim13.A
A[14] => lab7_task1:sim14.A
A[15] => lab7_task1:sim15.A
A[16] => lab7_task1:sim16.A
A[17] => lab7_task1:sim17.A
A[18] => lab7_task1:sim18.A
A[19] => lab7_task1:sim19.A
A[20] => lab7_task1:sim20.A
A[21] => lab7_task1:sim21.A
A[22] => lab7_task1:sim22.A
A[23] => lab7_task1:sim23.A
A[24] => lab7_task1:sim24.A
A[25] => lab7_task1:sim25.A
A[26] => lab7_task1:sim26.A
A[27] => lab7_task1:sim27.A
A[28] => lab7_task1:sim28.A
A[29] => lab7_task1:sim29.A
A[30] => lab7_task1:sim30.A
A[31] => lab7_task1:sim31.A
A[32] => lab7_task1:sim32.A
B[0] => lab7_task1:sim0.B
B[1] => lab7_task1:sim1.B
B[2] => lab7_task1:sim2.B
B[3] => lab7_task1:sim3.B
B[4] => lab7_task1:sim4.B
B[5] => lab7_task1:sim5.B
B[6] => lab7_task1:sim6.B
B[7] => lab7_task1:sim7.B
B[8] => lab7_task1:sim8.B
B[9] => lab7_task1:sim9.B
B[10] => lab7_task1:sim10.B
B[11] => lab7_task1:sim11.B
B[12] => lab7_task1:sim12.B
B[13] => lab7_task1:sim13.B
B[14] => lab7_task1:sim14.B
B[15] => lab7_task1:sim15.B
B[16] => lab7_task1:sim16.B
B[17] => lab7_task1:sim17.B
B[18] => lab7_task1:sim18.B
B[19] => lab7_task1:sim19.B
B[20] => lab7_task1:sim20.B
B[21] => lab7_task1:sim21.B
B[22] => lab7_task1:sim22.B
B[23] => lab7_task1:sim23.B
B[24] => lab7_task1:sim24.B
B[25] => lab7_task1:sim25.B
B[26] => lab7_task1:sim26.B
B[27] => lab7_task1:sim27.B
B[28] => lab7_task1:sim28.B
B[29] => lab7_task1:sim29.B
B[30] => lab7_task1:sim30.B
B[31] => lab7_task1:sim31.B
B[32] => lab7_task1:sim32.B
Cin => lab7_task1:sim0.Cin
S[0] <= lab7_task1:sim0.S
S[1] <= lab7_task1:sim1.S
S[2] <= lab7_task1:sim2.S
S[3] <= lab7_task1:sim3.S
S[4] <= lab7_task1:sim4.S
S[5] <= lab7_task1:sim5.S
S[6] <= lab7_task1:sim6.S
S[7] <= lab7_task1:sim7.S
S[8] <= lab7_task1:sim8.S
S[9] <= lab7_task1:sim9.S
S[10] <= lab7_task1:sim10.S
S[11] <= lab7_task1:sim11.S
S[12] <= lab7_task1:sim12.S
S[13] <= lab7_task1:sim13.S
S[14] <= lab7_task1:sim14.S
S[15] <= lab7_task1:sim15.S
S[16] <= lab7_task1:sim16.S
S[17] <= lab7_task1:sim17.S
S[18] <= lab7_task1:sim18.S
S[19] <= lab7_task1:sim19.S
S[20] <= lab7_task1:sim20.S
S[21] <= lab7_task1:sim21.S
S[22] <= lab7_task1:sim22.S
S[23] <= lab7_task1:sim23.S
S[24] <= lab7_task1:sim24.S
S[25] <= lab7_task1:sim25.S
S[26] <= lab7_task1:sim26.S
S[27] <= lab7_task1:sim27.S
S[28] <= lab7_task1:sim28.S
S[29] <= lab7_task1:sim29.S
S[30] <= lab7_task1:sim30.S
S[31] <= lab7_task1:sim31.S
S[32] <= lab7_task1:sim32.S
Out14 <= lab7_task1:sim31.Cout
Out15 <= lab7_task1:sim32.Cout


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim0
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim1
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim2
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim3
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim4
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim5
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim6
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim7
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim8
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim9
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim10
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim11
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim12
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim13
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim14
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim15
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim16
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim17
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim18
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim19
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim20
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim21
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim22
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim23
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim24
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim25
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim26
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim27
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim28
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim29
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim30
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim31
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|lab7_task2:lab7_task2Sim|lab7_task1:sim32
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|various_logic_unit:various_logic_unitSim
input1 => C.IN0
input2 => C.IN1
adderInput[0] => temp.IN0
adderInput[1] => temp.IN1
adderInput[2] => temp.IN1
adderInput[3] => temp.IN1
adderInput[4] => temp.IN1
adderInput[5] => temp.IN1
adderInput[6] => temp.IN1
adderInput[7] => temp.IN1
adderInput[8] => temp.IN1
adderInput[9] => temp.IN1
adderInput[10] => temp.IN1
adderInput[11] => temp.IN1
adderInput[12] => temp.IN1
adderInput[13] => temp.IN1
adderInput[14] => temp.IN1
adderInput[15] => temp.IN1
adderInput[16] => temp.IN1
adderInput[17] => temp.IN1
adderInput[18] => temp.IN1
adderInput[19] => temp.IN1
adderInput[20] => temp.IN1
adderInput[21] => temp.IN1
adderInput[22] => temp.IN1
adderInput[23] => temp.IN1
adderInput[24] => temp.IN1
adderInput[25] => temp.IN1
adderInput[26] => temp.IN1
adderInput[27] => temp.IN1
adderInput[28] => temp.IN1
adderInput[29] => temp.IN1
adderInput[30] => temp.IN1
adderInput[31] => temp.IN1
adderInput[32] => temp.IN1
adderInput[32] => N.DATAIN
N <= adderInput[32].DB_MAX_OUTPUT_PORT_TYPE
Z <= temp.DB_MAX_OUTPUT_PORT_TYPE
V <= temp.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:HighClock|mux4:mux4Sim
d0[0] => Mux32.IN0
d0[1] => Mux31.IN0
d0[2] => Mux30.IN0
d0[3] => Mux29.IN0
d0[4] => Mux28.IN0
d0[5] => Mux27.IN0
d0[6] => Mux26.IN0
d0[7] => Mux25.IN0
d0[8] => Mux24.IN0
d0[9] => Mux23.IN0
d0[10] => Mux22.IN0
d0[11] => Mux21.IN0
d0[12] => Mux20.IN0
d0[13] => Mux19.IN0
d0[14] => Mux18.IN0
d0[15] => Mux17.IN0
d0[16] => Mux16.IN0
d0[17] => Mux15.IN0
d0[18] => Mux14.IN0
d0[19] => Mux13.IN0
d0[20] => Mux12.IN0
d0[21] => Mux11.IN0
d0[22] => Mux10.IN0
d0[23] => Mux9.IN0
d0[24] => Mux8.IN0
d0[25] => Mux7.IN0
d0[26] => Mux6.IN0
d0[27] => Mux5.IN0
d0[28] => Mux4.IN0
d0[29] => Mux3.IN0
d0[30] => Mux2.IN0
d0[31] => Mux1.IN0
d0[32] => Mux0.IN0
d1[0] => Mux32.IN1
d1[1] => Mux31.IN1
d1[2] => Mux30.IN1
d1[3] => Mux29.IN1
d1[4] => Mux28.IN1
d1[5] => Mux27.IN1
d1[6] => Mux26.IN1
d1[7] => Mux25.IN1
d1[8] => Mux24.IN1
d1[9] => Mux23.IN1
d1[10] => Mux22.IN1
d1[11] => Mux21.IN1
d1[12] => Mux20.IN1
d1[13] => Mux19.IN1
d1[14] => Mux18.IN1
d1[15] => Mux17.IN1
d1[16] => Mux16.IN1
d1[17] => Mux15.IN1
d1[18] => Mux14.IN1
d1[19] => Mux13.IN1
d1[20] => Mux12.IN1
d1[21] => Mux11.IN1
d1[22] => Mux10.IN1
d1[23] => Mux9.IN1
d1[24] => Mux8.IN1
d1[25] => Mux7.IN1
d1[26] => Mux6.IN1
d1[27] => Mux5.IN1
d1[28] => Mux4.IN1
d1[29] => Mux3.IN1
d1[30] => Mux2.IN1
d1[31] => Mux1.IN1
d1[32] => Mux0.IN1
d2[0] => Mux32.IN2
d2[1] => Mux31.IN2
d2[2] => Mux30.IN2
d2[3] => Mux29.IN2
d2[4] => Mux28.IN2
d2[5] => Mux27.IN2
d2[6] => Mux26.IN2
d2[7] => Mux25.IN2
d2[8] => Mux24.IN2
d2[9] => Mux23.IN2
d2[10] => Mux22.IN2
d2[11] => Mux21.IN2
d2[12] => Mux20.IN2
d2[13] => Mux19.IN2
d2[14] => Mux18.IN2
d2[15] => Mux17.IN2
d2[16] => Mux16.IN2
d2[17] => Mux15.IN2
d2[18] => Mux14.IN2
d2[19] => Mux13.IN2
d2[20] => Mux12.IN2
d2[21] => Mux11.IN2
d2[22] => Mux10.IN2
d2[23] => Mux9.IN2
d2[24] => Mux8.IN2
d2[25] => Mux7.IN2
d2[26] => Mux6.IN2
d2[27] => Mux5.IN2
d2[28] => Mux4.IN2
d2[29] => Mux3.IN2
d2[30] => Mux2.IN2
d2[31] => Mux1.IN2
d2[32] => Mux0.IN2
d3[0] => Mux32.IN3
d3[1] => Mux31.IN3
d3[2] => Mux30.IN3
d3[3] => Mux29.IN3
d3[4] => Mux28.IN3
d3[5] => Mux27.IN3
d3[6] => Mux26.IN3
d3[7] => Mux25.IN3
d3[8] => Mux24.IN3
d3[9] => Mux23.IN3
d3[10] => Mux22.IN3
d3[11] => Mux21.IN3
d3[12] => Mux20.IN3
d3[13] => Mux19.IN3
d3[14] => Mux18.IN3
d3[15] => Mux17.IN3
d3[16] => Mux16.IN3
d3[17] => Mux15.IN3
d3[18] => Mux14.IN3
d3[19] => Mux13.IN3
d3[20] => Mux12.IN3
d3[21] => Mux11.IN3
d3[22] => Mux10.IN3
d3[23] => Mux9.IN3
d3[24] => Mux8.IN3
d3[25] => Mux7.IN3
d3[26] => Mux6.IN3
d3[27] => Mux5.IN3
d3[28] => Mux4.IN3
d3[29] => Mux3.IN3
d3[30] => Mux2.IN3
d3[31] => Mux1.IN3
d3[32] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
f[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok
A[0] => not32:notASim.A[0]
A[0] => mux2:mux2Sim0.d0[0]
A[1] => not32:notASim.A[1]
A[1] => mux2:mux2Sim0.d0[1]
A[2] => not32:notASim.A[2]
A[2] => mux2:mux2Sim0.d0[2]
A[3] => not32:notASim.A[3]
A[3] => mux2:mux2Sim0.d0[3]
A[4] => not32:notASim.A[4]
A[4] => mux2:mux2Sim0.d0[4]
A[5] => not32:notASim.A[5]
A[5] => mux2:mux2Sim0.d0[5]
A[6] => not32:notASim.A[6]
A[6] => mux2:mux2Sim0.d0[6]
A[7] => not32:notASim.A[7]
A[7] => mux2:mux2Sim0.d0[7]
A[8] => not32:notASim.A[8]
A[8] => mux2:mux2Sim0.d0[8]
A[9] => not32:notASim.A[9]
A[9] => mux2:mux2Sim0.d0[9]
A[10] => not32:notASim.A[10]
A[10] => mux2:mux2Sim0.d0[10]
A[11] => not32:notASim.A[11]
A[11] => mux2:mux2Sim0.d0[11]
A[12] => not32:notASim.A[12]
A[12] => mux2:mux2Sim0.d0[12]
A[13] => not32:notASim.A[13]
A[13] => mux2:mux2Sim0.d0[13]
A[14] => not32:notASim.A[14]
A[14] => mux2:mux2Sim0.d0[14]
A[15] => not32:notASim.A[15]
A[15] => mux2:mux2Sim0.d0[15]
A[16] => not32:notASim.A[16]
A[16] => mux2:mux2Sim0.d0[16]
A[17] => not32:notASim.A[17]
A[17] => mux2:mux2Sim0.d0[17]
A[18] => not32:notASim.A[18]
A[18] => mux2:mux2Sim0.d0[18]
A[19] => not32:notASim.A[19]
A[19] => mux2:mux2Sim0.d0[19]
A[20] => not32:notASim.A[20]
A[20] => mux2:mux2Sim0.d0[20]
A[21] => not32:notASim.A[21]
A[21] => mux2:mux2Sim0.d0[21]
A[22] => not32:notASim.A[22]
A[22] => mux2:mux2Sim0.d0[22]
A[23] => not32:notASim.A[23]
A[23] => mux2:mux2Sim0.d0[23]
A[24] => not32:notASim.A[24]
A[24] => mux2:mux2Sim0.d0[24]
A[25] => not32:notASim.A[25]
A[25] => mux2:mux2Sim0.d0[25]
A[26] => not32:notASim.A[26]
A[26] => mux2:mux2Sim0.d0[26]
A[27] => not32:notASim.A[27]
A[27] => mux2:mux2Sim0.d0[27]
A[28] => not32:notASim.A[28]
A[28] => mux2:mux2Sim0.d0[28]
A[29] => not32:notASim.A[29]
A[29] => mux2:mux2Sim0.d0[29]
A[30] => not32:notASim.A[30]
A[30] => mux2:mux2Sim0.d0[30]
A[31] => not32:notASim.A[31]
A[31] => mux2:mux2Sim0.d0[31]
A[32] => not32:notASim.A[32]
A[32] => mux2:mux2Sim0.d0[32]
B[0] => not32:notBSim.A[0]
B[0] => mux2:mux2Sim1.d0[0]
B[1] => not32:notBSim.A[1]
B[1] => mux2:mux2Sim1.d0[1]
B[2] => not32:notBSim.A[2]
B[2] => mux2:mux2Sim1.d0[2]
B[3] => not32:notBSim.A[3]
B[3] => mux2:mux2Sim1.d0[3]
B[4] => not32:notBSim.A[4]
B[4] => mux2:mux2Sim1.d0[4]
B[5] => not32:notBSim.A[5]
B[5] => mux2:mux2Sim1.d0[5]
B[6] => not32:notBSim.A[6]
B[6] => mux2:mux2Sim1.d0[6]
B[7] => not32:notBSim.A[7]
B[7] => mux2:mux2Sim1.d0[7]
B[8] => not32:notBSim.A[8]
B[8] => mux2:mux2Sim1.d0[8]
B[9] => not32:notBSim.A[9]
B[9] => mux2:mux2Sim1.d0[9]
B[10] => not32:notBSim.A[10]
B[10] => mux2:mux2Sim1.d0[10]
B[11] => not32:notBSim.A[11]
B[11] => mux2:mux2Sim1.d0[11]
B[12] => not32:notBSim.A[12]
B[12] => mux2:mux2Sim1.d0[12]
B[13] => not32:notBSim.A[13]
B[13] => mux2:mux2Sim1.d0[13]
B[14] => not32:notBSim.A[14]
B[14] => mux2:mux2Sim1.d0[14]
B[15] => not32:notBSim.A[15]
B[15] => mux2:mux2Sim1.d0[15]
B[16] => not32:notBSim.A[16]
B[16] => mux2:mux2Sim1.d0[16]
B[17] => not32:notBSim.A[17]
B[17] => mux2:mux2Sim1.d0[17]
B[18] => not32:notBSim.A[18]
B[18] => mux2:mux2Sim1.d0[18]
B[19] => not32:notBSim.A[19]
B[19] => mux2:mux2Sim1.d0[19]
B[20] => not32:notBSim.A[20]
B[20] => mux2:mux2Sim1.d0[20]
B[21] => not32:notBSim.A[21]
B[21] => mux2:mux2Sim1.d0[21]
B[22] => not32:notBSim.A[22]
B[22] => mux2:mux2Sim1.d0[22]
B[23] => not32:notBSim.A[23]
B[23] => mux2:mux2Sim1.d0[23]
B[24] => not32:notBSim.A[24]
B[24] => mux2:mux2Sim1.d0[24]
B[25] => not32:notBSim.A[25]
B[25] => mux2:mux2Sim1.d0[25]
B[26] => not32:notBSim.A[26]
B[26] => mux2:mux2Sim1.d0[26]
B[27] => not32:notBSim.A[27]
B[27] => mux2:mux2Sim1.d0[27]
B[28] => not32:notBSim.A[28]
B[28] => mux2:mux2Sim1.d0[28]
B[29] => not32:notBSim.A[29]
B[29] => mux2:mux2Sim1.d0[29]
B[30] => not32:notBSim.A[30]
B[30] => mux2:mux2Sim1.d0[30]
B[31] => not32:notBSim.A[31]
B[31] => mux2:mux2Sim1.d0[31]
B[32] => not32:notBSim.A[32]
B[32] => mux2:mux2Sim1.d0[32]
alu_op[0] => mux4:mux4Sim.sel[0]
alu_op[1] => mux4:mux4Sim.sel[1]
A_inv => abor.IN0
A_inv => mux2:mux2Sim0.sel
B_inv => abor.IN1
B_inv => mux2:mux2Sim1.sel
alu_out[0] <= mux4:mux4Sim.f[0]
alu_out[1] <= mux4:mux4Sim.f[1]
alu_out[2] <= mux4:mux4Sim.f[2]
alu_out[3] <= mux4:mux4Sim.f[3]
alu_out[4] <= mux4:mux4Sim.f[4]
alu_out[5] <= mux4:mux4Sim.f[5]
alu_out[6] <= mux4:mux4Sim.f[6]
alu_out[7] <= mux4:mux4Sim.f[7]
alu_out[8] <= mux4:mux4Sim.f[8]
alu_out[9] <= mux4:mux4Sim.f[9]
alu_out[10] <= mux4:mux4Sim.f[10]
alu_out[11] <= mux4:mux4Sim.f[11]
alu_out[12] <= mux4:mux4Sim.f[12]
alu_out[13] <= mux4:mux4Sim.f[13]
alu_out[14] <= mux4:mux4Sim.f[14]
alu_out[15] <= mux4:mux4Sim.f[15]
alu_out[16] <= mux4:mux4Sim.f[16]
alu_out[17] <= mux4:mux4Sim.f[17]
alu_out[18] <= mux4:mux4Sim.f[18]
alu_out[19] <= mux4:mux4Sim.f[19]
alu_out[20] <= mux4:mux4Sim.f[20]
alu_out[21] <= mux4:mux4Sim.f[21]
alu_out[22] <= mux4:mux4Sim.f[22]
alu_out[23] <= mux4:mux4Sim.f[23]
alu_out[24] <= mux4:mux4Sim.f[24]
alu_out[25] <= mux4:mux4Sim.f[25]
alu_out[26] <= mux4:mux4Sim.f[26]
alu_out[27] <= mux4:mux4Sim.f[27]
alu_out[28] <= mux4:mux4Sim.f[28]
alu_out[29] <= mux4:mux4Sim.f[29]
alu_out[30] <= mux4:mux4Sim.f[30]
alu_out[31] <= mux4:mux4Sim.f[31]
alu_out[32] <= mux4:mux4Sim.f[32]
N <= various_logic_unit:various_logic_unitSim.N
Z <= various_logic_unit:various_logic_unitSim.Z
V <= various_logic_unit:various_logic_unitSim.V
C <= various_logic_unit:various_logic_unitSim.C


|IO_MemoryInterface|timer:inst4|falu:LowClcok|not32:notASim
A[0] => output[0].DATAIN
A[1] => output[1].DATAIN
A[2] => output[2].DATAIN
A[3] => output[3].DATAIN
A[4] => output[4].DATAIN
A[5] => output[5].DATAIN
A[6] => output[6].DATAIN
A[7] => output[7].DATAIN
A[8] => output[8].DATAIN
A[9] => output[9].DATAIN
A[10] => output[10].DATAIN
A[11] => output[11].DATAIN
A[12] => output[12].DATAIN
A[13] => output[13].DATAIN
A[14] => output[14].DATAIN
A[15] => output[15].DATAIN
A[16] => output[16].DATAIN
A[17] => output[17].DATAIN
A[18] => output[18].DATAIN
A[19] => output[19].DATAIN
A[20] => output[20].DATAIN
A[21] => output[21].DATAIN
A[22] => output[22].DATAIN
A[23] => output[23].DATAIN
A[24] => output[24].DATAIN
A[25] => output[25].DATAIN
A[26] => output[26].DATAIN
A[27] => output[27].DATAIN
A[28] => output[28].DATAIN
A[29] => output[29].DATAIN
A[30] => output[30].DATAIN
A[31] => output[31].DATAIN
A[32] => output[32].DATAIN
output[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= A[32].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|not32:notBSim
A[0] => output[0].DATAIN
A[1] => output[1].DATAIN
A[2] => output[2].DATAIN
A[3] => output[3].DATAIN
A[4] => output[4].DATAIN
A[5] => output[5].DATAIN
A[6] => output[6].DATAIN
A[7] => output[7].DATAIN
A[8] => output[8].DATAIN
A[9] => output[9].DATAIN
A[10] => output[10].DATAIN
A[11] => output[11].DATAIN
A[12] => output[12].DATAIN
A[13] => output[13].DATAIN
A[14] => output[14].DATAIN
A[15] => output[15].DATAIN
A[16] => output[16].DATAIN
A[17] => output[17].DATAIN
A[18] => output[18].DATAIN
A[19] => output[19].DATAIN
A[20] => output[20].DATAIN
A[21] => output[21].DATAIN
A[22] => output[22].DATAIN
A[23] => output[23].DATAIN
A[24] => output[24].DATAIN
A[25] => output[25].DATAIN
A[26] => output[26].DATAIN
A[27] => output[27].DATAIN
A[28] => output[28].DATAIN
A[29] => output[29].DATAIN
A[30] => output[30].DATAIN
A[31] => output[31].DATAIN
A[32] => output[32].DATAIN
output[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= A[32].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|mux2:mux2Sim0
d0[0] => f.DATAB
d0[1] => f.DATAB
d0[2] => f.DATAB
d0[3] => f.DATAB
d0[4] => f.DATAB
d0[5] => f.DATAB
d0[6] => f.DATAB
d0[7] => f.DATAB
d0[8] => f.DATAB
d0[9] => f.DATAB
d0[10] => f.DATAB
d0[11] => f.DATAB
d0[12] => f.DATAB
d0[13] => f.DATAB
d0[14] => f.DATAB
d0[15] => f.DATAB
d0[16] => f.DATAB
d0[17] => f.DATAB
d0[18] => f.DATAB
d0[19] => f.DATAB
d0[20] => f.DATAB
d0[21] => f.DATAB
d0[22] => f.DATAB
d0[23] => f.DATAB
d0[24] => f.DATAB
d0[25] => f.DATAB
d0[26] => f.DATAB
d0[27] => f.DATAB
d0[28] => f.DATAB
d0[29] => f.DATAB
d0[30] => f.DATAB
d0[31] => f.DATAB
d0[32] => f.DATAB
d1[0] => f.DATAA
d1[1] => f.DATAA
d1[2] => f.DATAA
d1[3] => f.DATAA
d1[4] => f.DATAA
d1[5] => f.DATAA
d1[6] => f.DATAA
d1[7] => f.DATAA
d1[8] => f.DATAA
d1[9] => f.DATAA
d1[10] => f.DATAA
d1[11] => f.DATAA
d1[12] => f.DATAA
d1[13] => f.DATAA
d1[14] => f.DATAA
d1[15] => f.DATAA
d1[16] => f.DATAA
d1[17] => f.DATAA
d1[18] => f.DATAA
d1[19] => f.DATAA
d1[20] => f.DATAA
d1[21] => f.DATAA
d1[22] => f.DATAA
d1[23] => f.DATAA
d1[24] => f.DATAA
d1[25] => f.DATAA
d1[26] => f.DATAA
d1[27] => f.DATAA
d1[28] => f.DATAA
d1[29] => f.DATAA
d1[30] => f.DATAA
d1[31] => f.DATAA
d1[32] => f.DATAA
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= f.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|mux2:mux2Sim1
d0[0] => f.DATAB
d0[1] => f.DATAB
d0[2] => f.DATAB
d0[3] => f.DATAB
d0[4] => f.DATAB
d0[5] => f.DATAB
d0[6] => f.DATAB
d0[7] => f.DATAB
d0[8] => f.DATAB
d0[9] => f.DATAB
d0[10] => f.DATAB
d0[11] => f.DATAB
d0[12] => f.DATAB
d0[13] => f.DATAB
d0[14] => f.DATAB
d0[15] => f.DATAB
d0[16] => f.DATAB
d0[17] => f.DATAB
d0[18] => f.DATAB
d0[19] => f.DATAB
d0[20] => f.DATAB
d0[21] => f.DATAB
d0[22] => f.DATAB
d0[23] => f.DATAB
d0[24] => f.DATAB
d0[25] => f.DATAB
d0[26] => f.DATAB
d0[27] => f.DATAB
d0[28] => f.DATAB
d0[29] => f.DATAB
d0[30] => f.DATAB
d0[31] => f.DATAB
d0[32] => f.DATAB
d1[0] => f.DATAA
d1[1] => f.DATAA
d1[2] => f.DATAA
d1[3] => f.DATAA
d1[4] => f.DATAA
d1[5] => f.DATAA
d1[6] => f.DATAA
d1[7] => f.DATAA
d1[8] => f.DATAA
d1[9] => f.DATAA
d1[10] => f.DATAA
d1[11] => f.DATAA
d1[12] => f.DATAA
d1[13] => f.DATAA
d1[14] => f.DATAA
d1[15] => f.DATAA
d1[16] => f.DATAA
d1[17] => f.DATAA
d1[18] => f.DATAA
d1[19] => f.DATAA
d1[20] => f.DATAA
d1[21] => f.DATAA
d1[22] => f.DATAA
d1[23] => f.DATAA
d1[24] => f.DATAA
d1[25] => f.DATAA
d1[26] => f.DATAA
d1[27] => f.DATAA
d1[28] => f.DATAA
d1[29] => f.DATAA
d1[30] => f.DATAA
d1[31] => f.DATAA
d1[32] => f.DATAA
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= f.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim
A[0] => lab7_task1:sim0.A
A[1] => lab7_task1:sim1.A
A[2] => lab7_task1:sim2.A
A[3] => lab7_task1:sim3.A
A[4] => lab7_task1:sim4.A
A[5] => lab7_task1:sim5.A
A[6] => lab7_task1:sim6.A
A[7] => lab7_task1:sim7.A
A[8] => lab7_task1:sim8.A
A[9] => lab7_task1:sim9.A
A[10] => lab7_task1:sim10.A
A[11] => lab7_task1:sim11.A
A[12] => lab7_task1:sim12.A
A[13] => lab7_task1:sim13.A
A[14] => lab7_task1:sim14.A
A[15] => lab7_task1:sim15.A
A[16] => lab7_task1:sim16.A
A[17] => lab7_task1:sim17.A
A[18] => lab7_task1:sim18.A
A[19] => lab7_task1:sim19.A
A[20] => lab7_task1:sim20.A
A[21] => lab7_task1:sim21.A
A[22] => lab7_task1:sim22.A
A[23] => lab7_task1:sim23.A
A[24] => lab7_task1:sim24.A
A[25] => lab7_task1:sim25.A
A[26] => lab7_task1:sim26.A
A[27] => lab7_task1:sim27.A
A[28] => lab7_task1:sim28.A
A[29] => lab7_task1:sim29.A
A[30] => lab7_task1:sim30.A
A[31] => lab7_task1:sim31.A
A[32] => lab7_task1:sim32.A
B[0] => lab7_task1:sim0.B
B[1] => lab7_task1:sim1.B
B[2] => lab7_task1:sim2.B
B[3] => lab7_task1:sim3.B
B[4] => lab7_task1:sim4.B
B[5] => lab7_task1:sim5.B
B[6] => lab7_task1:sim6.B
B[7] => lab7_task1:sim7.B
B[8] => lab7_task1:sim8.B
B[9] => lab7_task1:sim9.B
B[10] => lab7_task1:sim10.B
B[11] => lab7_task1:sim11.B
B[12] => lab7_task1:sim12.B
B[13] => lab7_task1:sim13.B
B[14] => lab7_task1:sim14.B
B[15] => lab7_task1:sim15.B
B[16] => lab7_task1:sim16.B
B[17] => lab7_task1:sim17.B
B[18] => lab7_task1:sim18.B
B[19] => lab7_task1:sim19.B
B[20] => lab7_task1:sim20.B
B[21] => lab7_task1:sim21.B
B[22] => lab7_task1:sim22.B
B[23] => lab7_task1:sim23.B
B[24] => lab7_task1:sim24.B
B[25] => lab7_task1:sim25.B
B[26] => lab7_task1:sim26.B
B[27] => lab7_task1:sim27.B
B[28] => lab7_task1:sim28.B
B[29] => lab7_task1:sim29.B
B[30] => lab7_task1:sim30.B
B[31] => lab7_task1:sim31.B
B[32] => lab7_task1:sim32.B
Cin => lab7_task1:sim0.Cin
S[0] <= lab7_task1:sim0.S
S[1] <= lab7_task1:sim1.S
S[2] <= lab7_task1:sim2.S
S[3] <= lab7_task1:sim3.S
S[4] <= lab7_task1:sim4.S
S[5] <= lab7_task1:sim5.S
S[6] <= lab7_task1:sim6.S
S[7] <= lab7_task1:sim7.S
S[8] <= lab7_task1:sim8.S
S[9] <= lab7_task1:sim9.S
S[10] <= lab7_task1:sim10.S
S[11] <= lab7_task1:sim11.S
S[12] <= lab7_task1:sim12.S
S[13] <= lab7_task1:sim13.S
S[14] <= lab7_task1:sim14.S
S[15] <= lab7_task1:sim15.S
S[16] <= lab7_task1:sim16.S
S[17] <= lab7_task1:sim17.S
S[18] <= lab7_task1:sim18.S
S[19] <= lab7_task1:sim19.S
S[20] <= lab7_task1:sim20.S
S[21] <= lab7_task1:sim21.S
S[22] <= lab7_task1:sim22.S
S[23] <= lab7_task1:sim23.S
S[24] <= lab7_task1:sim24.S
S[25] <= lab7_task1:sim25.S
S[26] <= lab7_task1:sim26.S
S[27] <= lab7_task1:sim27.S
S[28] <= lab7_task1:sim28.S
S[29] <= lab7_task1:sim29.S
S[30] <= lab7_task1:sim30.S
S[31] <= lab7_task1:sim31.S
S[32] <= lab7_task1:sim32.S
Out14 <= lab7_task1:sim31.Cout
Out15 <= lab7_task1:sim32.Cout


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim0
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim1
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim2
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim3
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim4
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim5
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim6
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim7
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim8
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim9
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim10
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim11
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim12
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim13
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim14
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim15
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim16
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim17
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim18
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim19
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim20
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim21
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim22
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim23
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim24
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim25
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim26
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim27
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim28
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim29
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim30
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim31
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|lab7_task2:lab7_task2Sim|lab7_task1:sim32
A => S.IN0
A => Cout.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
B => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|various_logic_unit:various_logic_unitSim
input1 => C.IN0
input2 => C.IN1
adderInput[0] => temp.IN0
adderInput[1] => temp.IN1
adderInput[2] => temp.IN1
adderInput[3] => temp.IN1
adderInput[4] => temp.IN1
adderInput[5] => temp.IN1
adderInput[6] => temp.IN1
adderInput[7] => temp.IN1
adderInput[8] => temp.IN1
adderInput[9] => temp.IN1
adderInput[10] => temp.IN1
adderInput[11] => temp.IN1
adderInput[12] => temp.IN1
adderInput[13] => temp.IN1
adderInput[14] => temp.IN1
adderInput[15] => temp.IN1
adderInput[16] => temp.IN1
adderInput[17] => temp.IN1
adderInput[18] => temp.IN1
adderInput[19] => temp.IN1
adderInput[20] => temp.IN1
adderInput[21] => temp.IN1
adderInput[22] => temp.IN1
adderInput[23] => temp.IN1
adderInput[24] => temp.IN1
adderInput[25] => temp.IN1
adderInput[26] => temp.IN1
adderInput[27] => temp.IN1
adderInput[28] => temp.IN1
adderInput[29] => temp.IN1
adderInput[30] => temp.IN1
adderInput[31] => temp.IN1
adderInput[32] => temp.IN1
adderInput[32] => N.DATAIN
N <= adderInput[32].DB_MAX_OUTPUT_PORT_TYPE
Z <= temp.DB_MAX_OUTPUT_PORT_TYPE
V <= temp.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|falu:LowClcok|mux4:mux4Sim
d0[0] => Mux32.IN0
d0[1] => Mux31.IN0
d0[2] => Mux30.IN0
d0[3] => Mux29.IN0
d0[4] => Mux28.IN0
d0[5] => Mux27.IN0
d0[6] => Mux26.IN0
d0[7] => Mux25.IN0
d0[8] => Mux24.IN0
d0[9] => Mux23.IN0
d0[10] => Mux22.IN0
d0[11] => Mux21.IN0
d0[12] => Mux20.IN0
d0[13] => Mux19.IN0
d0[14] => Mux18.IN0
d0[15] => Mux17.IN0
d0[16] => Mux16.IN0
d0[17] => Mux15.IN0
d0[18] => Mux14.IN0
d0[19] => Mux13.IN0
d0[20] => Mux12.IN0
d0[21] => Mux11.IN0
d0[22] => Mux10.IN0
d0[23] => Mux9.IN0
d0[24] => Mux8.IN0
d0[25] => Mux7.IN0
d0[26] => Mux6.IN0
d0[27] => Mux5.IN0
d0[28] => Mux4.IN0
d0[29] => Mux3.IN0
d0[30] => Mux2.IN0
d0[31] => Mux1.IN0
d0[32] => Mux0.IN0
d1[0] => Mux32.IN1
d1[1] => Mux31.IN1
d1[2] => Mux30.IN1
d1[3] => Mux29.IN1
d1[4] => Mux28.IN1
d1[5] => Mux27.IN1
d1[6] => Mux26.IN1
d1[7] => Mux25.IN1
d1[8] => Mux24.IN1
d1[9] => Mux23.IN1
d1[10] => Mux22.IN1
d1[11] => Mux21.IN1
d1[12] => Mux20.IN1
d1[13] => Mux19.IN1
d1[14] => Mux18.IN1
d1[15] => Mux17.IN1
d1[16] => Mux16.IN1
d1[17] => Mux15.IN1
d1[18] => Mux14.IN1
d1[19] => Mux13.IN1
d1[20] => Mux12.IN1
d1[21] => Mux11.IN1
d1[22] => Mux10.IN1
d1[23] => Mux9.IN1
d1[24] => Mux8.IN1
d1[25] => Mux7.IN1
d1[26] => Mux6.IN1
d1[27] => Mux5.IN1
d1[28] => Mux4.IN1
d1[29] => Mux3.IN1
d1[30] => Mux2.IN1
d1[31] => Mux1.IN1
d1[32] => Mux0.IN1
d2[0] => Mux32.IN2
d2[1] => Mux31.IN2
d2[2] => Mux30.IN2
d2[3] => Mux29.IN2
d2[4] => Mux28.IN2
d2[5] => Mux27.IN2
d2[6] => Mux26.IN2
d2[7] => Mux25.IN2
d2[8] => Mux24.IN2
d2[9] => Mux23.IN2
d2[10] => Mux22.IN2
d2[11] => Mux21.IN2
d2[12] => Mux20.IN2
d2[13] => Mux19.IN2
d2[14] => Mux18.IN2
d2[15] => Mux17.IN2
d2[16] => Mux16.IN2
d2[17] => Mux15.IN2
d2[18] => Mux14.IN2
d2[19] => Mux13.IN2
d2[20] => Mux12.IN2
d2[21] => Mux11.IN2
d2[22] => Mux10.IN2
d2[23] => Mux9.IN2
d2[24] => Mux8.IN2
d2[25] => Mux7.IN2
d2[26] => Mux6.IN2
d2[27] => Mux5.IN2
d2[28] => Mux4.IN2
d2[29] => Mux3.IN2
d2[30] => Mux2.IN2
d2[31] => Mux1.IN2
d2[32] => Mux0.IN2
d3[0] => Mux32.IN3
d3[1] => Mux31.IN3
d3[2] => Mux30.IN3
d3[3] => Mux29.IN3
d3[4] => Mux28.IN3
d3[5] => Mux27.IN3
d3[6] => Mux26.IN3
d3[7] => Mux25.IN3
d3[8] => Mux24.IN3
d3[9] => Mux23.IN3
d3[10] => Mux22.IN3
d3[11] => Mux21.IN3
d3[12] => Mux20.IN3
d3[13] => Mux19.IN3
d3[14] => Mux18.IN3
d3[15] => Mux17.IN3
d3[16] => Mux16.IN3
d3[17] => Mux15.IN3
d3[18] => Mux14.IN3
d3[19] => Mux13.IN3
d3[20] => Mux12.IN3
d3[21] => Mux11.IN3
d3[22] => Mux10.IN3
d3[23] => Mux9.IN3
d3[24] => Mux8.IN3
d3[25] => Mux7.IN3
d3[26] => Mux6.IN3
d3[27] => Mux5.IN3
d3[28] => Mux4.IN3
d3[29] => Mux3.IN3
d3[30] => Mux2.IN3
d3[31] => Mux1.IN3
d3[32] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
f[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|timer:inst4|mux2_32:countersim
d0[0] => Mux32.IN2
d0[1] => Mux31.IN2
d0[2] => Mux30.IN2
d0[3] => Mux29.IN2
d0[4] => Mux28.IN2
d0[5] => Mux27.IN2
d0[6] => Mux26.IN2
d0[7] => Mux25.IN2
d0[8] => Mux24.IN2
d0[9] => Mux23.IN2
d0[10] => Mux22.IN2
d0[11] => Mux21.IN2
d0[12] => Mux20.IN2
d0[13] => Mux19.IN2
d0[14] => Mux18.IN2
d0[15] => Mux17.IN2
d0[16] => Mux16.IN2
d0[17] => Mux15.IN2
d0[18] => Mux14.IN2
d0[19] => Mux13.IN2
d0[20] => Mux12.IN2
d0[21] => Mux11.IN2
d0[22] => Mux10.IN2
d0[23] => Mux9.IN2
d0[24] => Mux8.IN2
d0[25] => Mux7.IN2
d0[26] => Mux6.IN2
d0[27] => Mux5.IN2
d0[28] => Mux4.IN2
d0[29] => Mux3.IN2
d0[30] => Mux2.IN2
d0[31] => Mux1.IN2
d0[32] => Mux0.IN2
d1[0] => Mux32.IN3
d1[1] => Mux31.IN3
d1[2] => Mux30.IN3
d1[3] => Mux29.IN3
d1[4] => Mux28.IN3
d1[5] => Mux27.IN3
d1[6] => Mux26.IN3
d1[7] => Mux25.IN3
d1[8] => Mux24.IN3
d1[9] => Mux23.IN3
d1[10] => Mux22.IN3
d1[11] => Mux21.IN3
d1[12] => Mux20.IN3
d1[13] => Mux19.IN3
d1[14] => Mux18.IN3
d1[15] => Mux17.IN3
d1[16] => Mux16.IN3
d1[17] => Mux15.IN3
d1[18] => Mux14.IN3
d1[19] => Mux13.IN3
d1[20] => Mux12.IN3
d1[21] => Mux11.IN3
d1[22] => Mux10.IN3
d1[23] => Mux9.IN3
d1[24] => Mux8.IN3
d1[25] => Mux7.IN3
d1[26] => Mux6.IN3
d1[27] => Mux5.IN3
d1[28] => Mux4.IN3
d1[29] => Mux3.IN3
d1[30] => Mux2.IN3
d1[31] => Mux1.IN3
d1[32] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
f[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[32] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg1:inst10
data => output~reg0.DATAIN
enable => output~reg0.ENA
reset => output~reg0.ACLR
Clock => output~reg0.CLK
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg16:inst5
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg16:inst9
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg_16:PUSH_BUTTON
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|IO_MemoryInterface|Reg_16:PUSH_BUTTON|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg_16:SWITCHS
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|IO_MemoryInterface|Reg_16:SWITCHS|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg_16:HEX_DISPLAY
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|IO_MemoryInterface|Reg_16:HEX_DISPLAY|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|IO_MemoryInterface|Reg_16:LED
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|IO_MemoryInterface|Reg_16:LED|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


