
CPPTEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5e8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  0800c798  0800c798  0001c798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800caf0  0800caf0  000202c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800caf0  0800caf0  0001caf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800caf8  0800caf8  000202c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800caf8  0800caf8  0001caf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb00  0800cb00  0001cb00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c0  20000000  0800cb04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000078c  200002c0  0800cdc4  000202c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a4c  0800cdc4  00020a4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ebc  00000000  00000000  000202f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004284  00000000  00000000  000421ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016b8  00000000  00000000  00046430  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014e8  00000000  00000000  00047ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002c7db  00000000  00000000  00048fd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014df0  00000000  00000000  000757ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ee0d6  00000000  00000000  0008a59b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00178671  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e10  00000000  00000000  001786ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002c0 	.word	0x200002c0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c780 	.word	0x0800c780

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002c4 	.word	0x200002c4
 80001ec:	0800c780 	.word	0x0800c780

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b972 	b.w	8000f64 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	4688      	mov	r8, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14b      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4615      	mov	r5, r2
 8000caa:	d967      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0720 	rsb	r7, r2, #32
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	fa20 f707 	lsr.w	r7, r0, r7
 8000cbe:	4095      	lsls	r5, r2
 8000cc0:	ea47 0803 	orr.w	r8, r7, r3
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cd0:	fa1f fc85 	uxth.w	ip, r5
 8000cd4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cdc:	fb07 f10c 	mul.w	r1, r7, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cea:	f080 811b 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8118 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000cf4:	3f02      	subs	r7, #2
 8000cf6:	442b      	add	r3, r5
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	192c      	adds	r4, r5, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d16:	f080 8107 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000d1a:	45a4      	cmp	ip, r4
 8000d1c:	f240 8104 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000d20:	3802      	subs	r0, #2
 8000d22:	442c      	add	r4, r5
 8000d24:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d28:	eba4 040c 	sub.w	r4, r4, ip
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	b11e      	cbz	r6, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c6 4300 	strd	r4, r3, [r6]
 8000d38:	4639      	mov	r1, r7
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xbe>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80eb 	beq.w	8000f1e <__udivmoddi4+0x286>
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d4e:	4638      	mov	r0, r7
 8000d50:	4639      	mov	r1, r7
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f783 	clz	r7, r3
 8000d5a:	2f00      	cmp	r7, #0
 8000d5c:	d147      	bne.n	8000dee <__udivmoddi4+0x156>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd0>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80fa 	bhi.w	8000f5c <__udivmoddi4+0x2c4>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	4698      	mov	r8, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000d76:	e9c6 4800 	strd	r4, r8, [r6]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xe8>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 808f 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d8a:	1b49      	subs	r1, r1, r5
 8000d8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d90:	fa1f f885 	uxth.w	r8, r5
 8000d94:	2701      	movs	r7, #1
 8000d96:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d9a:	0c23      	lsrs	r3, r4, #16
 8000d9c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb08 f10c 	mul.w	r1, r8, ip
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000dac:	18eb      	adds	r3, r5, r3
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	f200 80cd 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dc8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x14c>
 8000dd4:	192c      	adds	r4, r5, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x14a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80b6 	bhi.w	8000f4e <__udivmoddi4+0x2b6>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e79f      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dee:	f1c7 0c20 	rsb	ip, r7, #32
 8000df2:	40bb      	lsls	r3, r7
 8000df4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000df8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dfc:	fa01 f407 	lsl.w	r4, r1, r7
 8000e00:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e04:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e08:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e0c:	4325      	orrs	r5, r4
 8000e0e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e12:	0c2c      	lsrs	r4, r5, #16
 8000e14:	fb08 3319 	mls	r3, r8, r9, r3
 8000e18:	fa1f fa8e 	uxth.w	sl, lr
 8000e1c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e20:	fb09 f40a 	mul.w	r4, r9, sl
 8000e24:	429c      	cmp	r4, r3
 8000e26:	fa02 f207 	lsl.w	r2, r2, r7
 8000e2a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1e 0303 	adds.w	r3, lr, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e38:	f080 8087 	bcs.w	8000f4a <__udivmoddi4+0x2b2>
 8000e3c:	429c      	cmp	r4, r3
 8000e3e:	f240 8084 	bls.w	8000f4a <__udivmoddi4+0x2b2>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4473      	add	r3, lr
 8000e48:	1b1b      	subs	r3, r3, r4
 8000e4a:	b2ad      	uxth	r5, r5
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3310 	mls	r3, r8, r0, r3
 8000e54:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e58:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e5c:	45a2      	cmp	sl, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1e 0404 	adds.w	r4, lr, r4
 8000e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e68:	d26b      	bcs.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6a:	45a2      	cmp	sl, r4
 8000e6c:	d969      	bls.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4474      	add	r4, lr
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	eba4 040a 	sub.w	r4, r4, sl
 8000e7e:	454c      	cmp	r4, r9
 8000e80:	46c2      	mov	sl, r8
 8000e82:	464b      	mov	r3, r9
 8000e84:	d354      	bcc.n	8000f30 <__udivmoddi4+0x298>
 8000e86:	d051      	beq.n	8000f2c <__udivmoddi4+0x294>
 8000e88:	2e00      	cmp	r6, #0
 8000e8a:	d069      	beq.n	8000f60 <__udivmoddi4+0x2c8>
 8000e8c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e90:	eb64 0403 	sbc.w	r4, r4, r3
 8000e94:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	40fc      	lsrs	r4, r7
 8000e9c:	ea4c 0505 	orr.w	r5, ip, r5
 8000ea0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ea4:	2700      	movs	r7, #0
 8000ea6:	e747      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f703 	lsr.w	r7, r0, r3
 8000eb0:	4095      	lsls	r5, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ebe:	4338      	orrs	r0, r7
 8000ec0:	0c01      	lsrs	r1, r0, #16
 8000ec2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ec6:	fa1f f885 	uxth.w	r8, r5
 8000eca:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb07 f308 	mul.w	r3, r7, r8
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	fa04 f402 	lsl.w	r4, r4, r2
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x256>
 8000ede:	1869      	adds	r1, r5, r1
 8000ee0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ee4:	d22f      	bcs.n	8000f46 <__udivmoddi4+0x2ae>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	d92d      	bls.n	8000f46 <__udivmoddi4+0x2ae>
 8000eea:	3f02      	subs	r7, #2
 8000eec:	4429      	add	r1, r5
 8000eee:	1acb      	subs	r3, r1, r3
 8000ef0:	b281      	uxth	r1, r0
 8000ef2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000efe:	fb00 f308 	mul.w	r3, r0, r8
 8000f02:	428b      	cmp	r3, r1
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x27e>
 8000f06:	1869      	adds	r1, r5, r1
 8000f08:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0c:	d217      	bcs.n	8000f3e <__udivmoddi4+0x2a6>
 8000f0e:	428b      	cmp	r3, r1
 8000f10:	d915      	bls.n	8000f3e <__udivmoddi4+0x2a6>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4429      	add	r1, r5
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f1c:	e73b      	b.n	8000d96 <__udivmoddi4+0xfe>
 8000f1e:	4637      	mov	r7, r6
 8000f20:	4630      	mov	r0, r6
 8000f22:	e709      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f24:	4607      	mov	r7, r0
 8000f26:	e6e7      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f28:	4618      	mov	r0, r3
 8000f2a:	e6fb      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f2c:	4541      	cmp	r1, r8
 8000f2e:	d2ab      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f30:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f34:	eb69 020e 	sbc.w	r2, r9, lr
 8000f38:	3801      	subs	r0, #1
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	e7a4      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f3e:	4660      	mov	r0, ip
 8000f40:	e7e9      	b.n	8000f16 <__udivmoddi4+0x27e>
 8000f42:	4618      	mov	r0, r3
 8000f44:	e795      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f46:	4667      	mov	r7, ip
 8000f48:	e7d1      	b.n	8000eee <__udivmoddi4+0x256>
 8000f4a:	4681      	mov	r9, r0
 8000f4c:	e77c      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	442c      	add	r4, r5
 8000f52:	e747      	b.n	8000de4 <__udivmoddi4+0x14c>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	442b      	add	r3, r5
 8000f5a:	e72f      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	e708      	b.n	8000d72 <__udivmoddi4+0xda>
 8000f60:	4637      	mov	r7, r6
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0xa0>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <px4demo_attitude_control_step>:
RT_MODEL_px4demo_attitude_control_T *const px4demo_attitude_control_M =
  &px4demo_attitude_control_M_;

/* Model step function */
void px4demo_attitude_control_step(void)
{
 8000f68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f6c:	ed2d 8b02 	vpush	{d8}
 8000f70:	b090      	sub	sp, #64	; 0x40
 8000f72:	af00      	add	r7, sp, #0

  /* Fcn: '<S3>/Fcn2' incorporates:
   *  DataTypeConversion: '<S3>/Data Type Conversion'
   *  Inport: '<Root>/In3'
   */
  rtb_Sum17 = ((real32_T)px4demo_attitude_control_U.target_roll - 1500.0F) /
 8000f74:	4bb7      	ldr	r3, [pc, #732]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 8000f76:	891b      	ldrh	r3, [r3, #8]
 8000f78:	ee07 3a90 	vmov	s15, r3
 8000f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f80:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8001258 <px4demo_attitude_control_step+0x2f0>
 8000f84:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f88:	eddf 6ab4 	vldr	s13, [pc, #720]	; 800125c <px4demo_attitude_control_step+0x2f4>
 8000f8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f90:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

  /* Fcn: '<S3>/Fcn5' incorporates:
   *  DataTypeConversion: '<S3>/Data Type Conversion1'
   *  Inport: '<Root>/In4'
   */
  rtb_Sum19 = ((real32_T)px4demo_attitude_control_U.target_pitch - 1500.0F) /
 8000f94:	4baf      	ldr	r3, [pc, #700]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 8000f96:	895b      	ldrh	r3, [r3, #10]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa0:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8001258 <px4demo_attitude_control_step+0x2f0>
 8000fa4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000fa8:	eddf 6aac 	vldr	s13, [pc, #688]	; 800125c <px4demo_attitude_control_step+0x2f4>
 8000fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fb0:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    500.0F;

  /* Saturate: '<S3>/Saturation9' */
  if (rtb_Sum17 > px4demo_attitude_control_P.Saturation9_UpperSat) {
 8000fb4:	4baa      	ldr	r3, [pc, #680]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8000fb6:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8000fba:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc6:	dd04      	ble.n	8000fd2 <px4demo_attitude_control_step+0x6a>
    rtb_Sum17 = px4demo_attitude_control_P.Saturation9_UpperSat;
 8000fc8:	4ba5      	ldr	r3, [pc, #660]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8000fca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000fce:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd0:	e00d      	b.n	8000fee <px4demo_attitude_control_step+0x86>
  } else {
    if (rtb_Sum17 < px4demo_attitude_control_P.Saturation9_LowerSat) {
 8000fd2:	4ba3      	ldr	r3, [pc, #652]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8000fd4:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8000fd8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000fdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe4:	d503      	bpl.n	8000fee <px4demo_attitude_control_step+0x86>
      rtb_Sum17 = px4demo_attitude_control_P.Saturation9_LowerSat;
 8000fe6:	4b9e      	ldr	r3, [pc, #632]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8000fe8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000fec:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Sum: '<S2>/Sum18' incorporates:
   *  Gain: '<S2>/1 // rad_max'
   *  Gain: '<S3>/Gain2'
   *  Inport: '<Root>/In1'
   */
  px4demo_attitude_control_B.Sum18 = px4demo_attitude_control_P.Gain2_Gain[0] *
 8000fee:	4b9c      	ldr	r3, [pc, #624]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8000ff0:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8000ff4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000ff8:	ee27 7a27 	vmul.f32	s14, s14, s15
    rtb_Sum17 - px4demo_attitude_control_P.urad_max_Gain *
 8000ffc:	4b98      	ldr	r3, [pc, #608]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8000ffe:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
    px4demo_attitude_control_U.phi;
 8001002:	4b94      	ldr	r3, [pc, #592]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 8001004:	edd3 7a00 	vldr	s15, [r3]
    rtb_Sum17 - px4demo_attitude_control_P.urad_max_Gain *
 8001008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800100c:	ee77 7a67 	vsub.f32	s15, s14, s15
  px4demo_attitude_control_B.Sum18 = px4demo_attitude_control_P.Gain2_Gain[0] *
 8001010:	4b94      	ldr	r3, [pc, #592]	; (8001264 <px4demo_attitude_control_step+0x2fc>)
 8001012:	edc3 7a04 	vstr	s15, [r3, #16]

  /* Sum: '<S147>/Sum' incorporates:
   *  DiscreteIntegrator: '<S138>/Integrator'
   *  Gain: '<S143>/Proportional Gain'
   */
  rtb_Sum_o = px4demo_attitude_control_P.KpRollAttitude *
 8001016:	4b92      	ldr	r3, [pc, #584]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001018:	ed93 7a07 	vldr	s14, [r3, #28]
    px4demo_attitude_control_B.Sum18 +
 800101c:	4b91      	ldr	r3, [pc, #580]	; (8001264 <px4demo_attitude_control_step+0x2fc>)
 800101e:	edd3 7a04 	vldr	s15, [r3, #16]
  rtb_Sum_o = px4demo_attitude_control_P.KpRollAttitude *
 8001022:	ee27 7a27 	vmul.f32	s14, s14, s15
    px4demo_attitude_control_DW.Integrator_DSTATE_g;
 8001026:	4b90      	ldr	r3, [pc, #576]	; (8001268 <px4demo_attitude_control_step+0x300>)
 8001028:	edd3 7a02 	vldr	s15, [r3, #8]
  rtb_Sum_o = px4demo_attitude_control_P.KpRollAttitude *
 800102c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001030:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Saturate: '<S145>/Saturation' */
  if (rtb_Sum_o > px4demo_attitude_control_P.roll_attitude_UpperSaturationLimit)
 8001034:	4b8a      	ldr	r3, [pc, #552]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001036:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800103a:	ed97 7a06 	vldr	s14, [r7, #24]
 800103e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	dd03      	ble.n	8001050 <px4demo_attitude_control_step+0xe8>
  {
    rtb_Saturation_i =
 8001048:	4b85      	ldr	r3, [pc, #532]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 800104a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800104c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800104e:	e00f      	b.n	8001070 <px4demo_attitude_control_step+0x108>
      px4demo_attitude_control_P.roll_attitude_UpperSaturationLimit;
  } else if (rtb_Sum_o <
             px4demo_attitude_control_P.roll_attitude_LowerSaturationLimit) {
 8001050:	4b83      	ldr	r3, [pc, #524]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001052:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
  } else if (rtb_Sum_o <
 8001056:	ed97 7a06 	vldr	s14, [r7, #24]
 800105a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001062:	d503      	bpl.n	800106c <px4demo_attitude_control_step+0x104>
    rtb_Saturation_i =
 8001064:	4b7e      	ldr	r3, [pc, #504]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001066:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001068:	63fb      	str	r3, [r7, #60]	; 0x3c
 800106a:	e001      	b.n	8001070 <px4demo_attitude_control_step+0x108>
      px4demo_attitude_control_P.roll_attitude_LowerSaturationLimit;
  } else {
    rtb_Saturation_i = rtb_Sum_o;
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Sum: '<S2>/Sum21' incorporates:
   *  Gain: '<S2>/1 // rads_max'
   *  Inport: '<Root>/In8'
   */
  rtb_Sum21 = rtb_Saturation_i - px4demo_attitude_control_P.urads_max_Gain *
 8001070:	4b7b      	ldr	r3, [pc, #492]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001072:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
    px4demo_attitude_control_U.p;
 8001076:	4b77      	ldr	r3, [pc, #476]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 8001078:	edd3 7a05 	vldr	s15, [r3, #20]
  rtb_Sum21 = rtb_Saturation_i - px4demo_attitude_control_P.urads_max_Gain *
 800107c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001080:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001084:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001088:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Sum: '<S195>/Sum' incorporates:
   *  DiscreteIntegrator: '<S186>/Integrator'
   *  Gain: '<S191>/Proportional Gain'
   */
  rtb_Sum_i = px4demo_attitude_control_P.KpRollRate * rtb_Sum21 +
 800108c:	4b74      	ldr	r3, [pc, #464]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 800108e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001092:	edd7 7a05 	vldr	s15, [r7, #20]
 8001096:	ee27 7a27 	vmul.f32	s14, s14, s15
    px4demo_attitude_control_DW.Integrator_DSTATE_b;
 800109a:	4b73      	ldr	r3, [pc, #460]	; (8001268 <px4demo_attitude_control_step+0x300>)
 800109c:	edd3 7a03 	vldr	s15, [r3, #12]
  rtb_Sum_i = px4demo_attitude_control_P.KpRollRate * rtb_Sum21 +
 80010a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a4:	edc7 7a04 	vstr	s15, [r7, #16]

  /* Saturate: '<S193>/Saturation' */
  if (rtb_Sum_i > px4demo_attitude_control_P.roll_rate_UpperSaturationLimit) {
 80010a8:	4b6d      	ldr	r3, [pc, #436]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80010aa:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80010ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80010b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	dd03      	ble.n	80010c4 <px4demo_attitude_control_step+0x15c>
    rtb_Saturation_cx =
 80010bc:	4b68      	ldr	r3, [pc, #416]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80010be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80010c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80010c2:	e00f      	b.n	80010e4 <px4demo_attitude_control_step+0x17c>
      px4demo_attitude_control_P.roll_rate_UpperSaturationLimit;
  } else if (rtb_Sum_i <
             px4demo_attitude_control_P.roll_rate_LowerSaturationLimit) {
 80010c4:	4b66      	ldr	r3, [pc, #408]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80010c6:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
  } else if (rtb_Sum_i <
 80010ca:	ed97 7a04 	vldr	s14, [r7, #16]
 80010ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	d503      	bpl.n	80010e0 <px4demo_attitude_control_step+0x178>
    rtb_Saturation_cx =
 80010d8:	4b61      	ldr	r3, [pc, #388]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80010da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80010dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80010de:	e001      	b.n	80010e4 <px4demo_attitude_control_step+0x17c>
      px4demo_attitude_control_P.roll_rate_LowerSaturationLimit;
  } else {
    rtb_Saturation_cx = rtb_Sum_i;
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	63bb      	str	r3, [r7, #56]	; 0x38
  }

  /* End of Saturate: '<S193>/Saturation' */

  /* Saturate: '<S3>/Saturation8' */
  if (rtb_Sum19 > px4demo_attitude_control_P.Saturation8_UpperSat) {
 80010e4:	4b5e      	ldr	r3, [pc, #376]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80010e6:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 80010ea:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80010ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f6:	dd04      	ble.n	8001102 <px4demo_attitude_control_step+0x19a>
    rtb_Sum19 = px4demo_attitude_control_P.Saturation8_UpperSat;
 80010f8:	4b59      	ldr	r3, [pc, #356]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80010fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80010fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001100:	e00d      	b.n	800111e <px4demo_attitude_control_step+0x1b6>
  } else {
    if (rtb_Sum19 < px4demo_attitude_control_P.Saturation8_LowerSat) {
 8001102:	4b57      	ldr	r3, [pc, #348]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001104:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8001108:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800110c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001114:	d503      	bpl.n	800111e <px4demo_attitude_control_step+0x1b6>
      rtb_Sum19 = px4demo_attitude_control_P.Saturation8_LowerSat;
 8001116:	4b52      	ldr	r3, [pc, #328]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001118:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800111c:	637b      	str	r3, [r7, #52]	; 0x34
  /* Sum: '<S2>/Sum19' incorporates:
   *  Gain: '<S2>/1 // rad_max'
   *  Gain: '<S3>/Gain2'
   *  Inport: '<Root>/In2'
   */
  rtb_Sum19 = px4demo_attitude_control_P.Gain2_Gain[1] * rtb_Sum19 -
 800111e:	4b50      	ldr	r3, [pc, #320]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001120:	ed93 7a2d 	vldr	s14, [r3, #180]	; 0xb4
 8001124:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001128:	ee27 7a27 	vmul.f32	s14, s14, s15
    px4demo_attitude_control_P.urad_max_Gain * px4demo_attitude_control_U.theta;
 800112c:	4b4c      	ldr	r3, [pc, #304]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 800112e:	edd3 6a27 	vldr	s13, [r3, #156]	; 0x9c
 8001132:	4b48      	ldr	r3, [pc, #288]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 8001134:	edd3 7a01 	vldr	s15, [r3, #4]
 8001138:	ee66 7aa7 	vmul.f32	s15, s13, s15
  rtb_Sum19 = px4demo_attitude_control_P.Gain2_Gain[1] * rtb_Sum19 -
 800113c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001140:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

  /* Sum: '<S51>/Sum' incorporates:
   *  DiscreteIntegrator: '<S42>/Integrator'
   *  Gain: '<S47>/Proportional Gain'
   */
  rtb_Sum_oe = px4demo_attitude_control_P.KpPitchAttitude * rtb_Sum19 +
 8001144:	4b46      	ldr	r3, [pc, #280]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001146:	ed93 7a05 	vldr	s14, [r3, #20]
 800114a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800114e:	ee27 7a27 	vmul.f32	s14, s14, s15
    px4demo_attitude_control_DW.Integrator_DSTATE_bd;
 8001152:	4b45      	ldr	r3, [pc, #276]	; (8001268 <px4demo_attitude_control_step+0x300>)
 8001154:	edd3 7a04 	vldr	s15, [r3, #16]
  rtb_Sum_oe = px4demo_attitude_control_P.KpPitchAttitude * rtb_Sum19 +
 8001158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800115c:	edc7 7a03 	vstr	s15, [r7, #12]

  /* Saturate: '<S49>/Saturation' */
  if (rtb_Sum_oe >
      px4demo_attitude_control_P.pitch_attitude_UpperSaturationLimit) {
 8001160:	4b3f      	ldr	r3, [pc, #252]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001162:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
  if (rtb_Sum_oe >
 8001166:	ed97 7a03 	vldr	s14, [r7, #12]
 800116a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001172:	dd04      	ble.n	800117e <px4demo_attitude_control_step+0x216>
    rtb_Saturation_a =
 8001174:	4b3a      	ldr	r3, [pc, #232]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001176:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800117a:	633b      	str	r3, [r7, #48]	; 0x30
 800117c:	e00f      	b.n	800119e <px4demo_attitude_control_step+0x236>
      px4demo_attitude_control_P.pitch_attitude_UpperSaturationLimit;
  } else if (rtb_Sum_oe <
             px4demo_attitude_control_P.pitch_attitude_LowerSaturationLimit) {
 800117e:	4b38      	ldr	r3, [pc, #224]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001180:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
  } else if (rtb_Sum_oe <
 8001184:	ed97 7a03 	vldr	s14, [r7, #12]
 8001188:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001190:	d503      	bpl.n	800119a <px4demo_attitude_control_step+0x232>
    rtb_Saturation_a =
 8001192:	4b33      	ldr	r3, [pc, #204]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001196:	633b      	str	r3, [r7, #48]	; 0x30
 8001198:	e001      	b.n	800119e <px4demo_attitude_control_step+0x236>
      px4demo_attitude_control_P.pitch_attitude_LowerSaturationLimit;
  } else {
    rtb_Saturation_a = rtb_Sum_oe;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	633b      	str	r3, [r7, #48]	; 0x30

  /* Sum: '<S2>/Sum22' incorporates:
   *  Gain: '<S2>/1 // rads_max'
   *  Inport: '<Root>/In9'
   */
  rtb_Sum22 = rtb_Saturation_a - px4demo_attitude_control_P.urads_max_Gain *
 800119e:	4b30      	ldr	r3, [pc, #192]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80011a0:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
    px4demo_attitude_control_U.q;
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 80011a6:	edd3 7a06 	vldr	s15, [r3, #24]
  rtb_Sum22 = rtb_Saturation_a - px4demo_attitude_control_P.urads_max_Gain *
 80011aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ae:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80011b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b6:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Sum: '<S99>/Sum' incorporates:
   *  DiscreteIntegrator: '<S90>/Integrator'
   *  Gain: '<S95>/Proportional Gain'
   */
  rtb_Sum_a = px4demo_attitude_control_P.KpPitchRate * rtb_Sum22 +
 80011ba:	4b29      	ldr	r3, [pc, #164]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80011bc:	ed93 7a06 	vldr	s14, [r3, #24]
 80011c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80011c4:	ee27 7a27 	vmul.f32	s14, s14, s15
    px4demo_attitude_control_DW.Integrator_DSTATE_h;
 80011c8:	4b27      	ldr	r3, [pc, #156]	; (8001268 <px4demo_attitude_control_step+0x300>)
 80011ca:	edd3 7a05 	vldr	s15, [r3, #20]
  rtb_Sum_a = px4demo_attitude_control_P.KpPitchRate * rtb_Sum22 +
 80011ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d2:	edc7 7a01 	vstr	s15, [r7, #4]

  /* Saturate: '<S97>/Saturation' */
  if (rtb_Sum_a > px4demo_attitude_control_P.pitch_rate_UpperSaturationLimit) {
 80011d6:	4b22      	ldr	r3, [pc, #136]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80011d8:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80011dc:	ed97 7a01 	vldr	s14, [r7, #4]
 80011e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e8:	dd04      	ble.n	80011f4 <px4demo_attitude_control_step+0x28c>
    rtb_Saturation_n =
 80011ea:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80011ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80011f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f2:	e00f      	b.n	8001214 <px4demo_attitude_control_step+0x2ac>
      px4demo_attitude_control_P.pitch_rate_UpperSaturationLimit;
  } else if (rtb_Sum_a <
             px4demo_attitude_control_P.pitch_rate_LowerSaturationLimit) {
 80011f4:	4b1a      	ldr	r3, [pc, #104]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 80011f6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
  } else if (rtb_Sum_a <
 80011fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80011fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001206:	d503      	bpl.n	8001210 <px4demo_attitude_control_step+0x2a8>
    rtb_Saturation_n =
 8001208:	4b15      	ldr	r3, [pc, #84]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 800120a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800120c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800120e:	e001      	b.n	8001214 <px4demo_attitude_control_step+0x2ac>
      px4demo_attitude_control_P.pitch_rate_LowerSaturationLimit;
  } else {
    rtb_Saturation_n = rtb_Sum_a;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Fcn: '<S3>/Fcn7' incorporates:
   *  DataTypeConversion: '<S3>/Data Type Conversion2'
   *  Inport: '<Root>/In6'
   */
  rtb_Sum17 = ((real32_T)px4demo_attitude_control_U.target_yaw - 1500.0F) /
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <px4demo_attitude_control_step+0x2ec>)
 8001216:	89db      	ldrh	r3, [r3, #14]
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001220:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001258 <px4demo_attitude_control_step+0x2f0>
 8001224:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001228:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800125c <px4demo_attitude_control_step+0x2f4>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    500.0F;

  /* Saturate: '<S3>/Saturation7' */
  if (rtb_Sum17 > px4demo_attitude_control_P.Saturation7_UpperSat) {
 8001234:	4b0a      	ldr	r3, [pc, #40]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 8001236:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800123a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800123e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	dd11      	ble.n	800126c <px4demo_attitude_control_step+0x304>
    rtb_Sum17 = px4demo_attitude_control_P.Saturation7_UpperSat;
 8001248:	4b05      	ldr	r3, [pc, #20]	; (8001260 <px4demo_attitude_control_step+0x2f8>)
 800124a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001250:	e01a      	b.n	8001288 <px4demo_attitude_control_step+0x320>
 8001252:	bf00      	nop
 8001254:	20000378 	.word	0x20000378
 8001258:	44bb8000 	.word	0x44bb8000
 800125c:	43fa0000 	.word	0x43fa0000
 8001260:	20000000 	.word	0x20000000
 8001264:	20000398 	.word	0x20000398
 8001268:	200003b8 	.word	0x200003b8
  } else {
    if (rtb_Sum17 < px4demo_attitude_control_P.Saturation7_LowerSat) {
 800126c:	4baf      	ldr	r3, [pc, #700]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 800126e:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8001272:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127e:	d503      	bpl.n	8001288 <px4demo_attitude_control_step+0x320>
      rtb_Sum17 = px4demo_attitude_control_P.Saturation7_LowerSat;
 8001280:	4baa      	ldr	r3, [pc, #680]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001282:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Sum: '<S2>/Sum17' incorporates:
   *  Gain: '<S2>/1 // rads_max_yaw'
   *  Inport: '<Root>/In10'
   */
  rtb_Sum17 -= px4demo_attitude_control_P.urads_max_yaw_Gain *
 8001288:	4ba8      	ldr	r3, [pc, #672]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 800128a:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
    px4demo_attitude_control_U.r;
 800128e:	4ba8      	ldr	r3, [pc, #672]	; (8001530 <px4demo_attitude_control_step+0x5c8>)
 8001290:	edd3 7a07 	vldr	s15, [r3, #28]
  rtb_Sum17 -= px4demo_attitude_control_P.urads_max_yaw_Gain *
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800129c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

  /* Sum: '<S243>/Sum' incorporates:
   *  DiscreteIntegrator: '<S234>/Integrator'
   *  Gain: '<S239>/Proportional Gain'
   */
  px4demo_attitude_control_B.Sum = px4demo_attitude_control_P.KpYawRate *
 80012a4:	4ba1      	ldr	r3, [pc, #644]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 80012a6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80012aa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80012ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b2:	ee17 0a90 	vmov	r0, s15
 80012b6:	f7ff f957 	bl	8000568 <__aeabi_f2d>
    rtb_Sum17 + px4demo_attitude_control_DW.Integrator_DSTATE;
 80012ba:	4b9e      	ldr	r3, [pc, #632]	; (8001534 <px4demo_attitude_control_step+0x5cc>)
 80012bc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80012c0:	461a      	mov	r2, r3
 80012c2:	4623      	mov	r3, r4
 80012c4:	f7fe fff2 	bl	80002ac <__adddf3>
 80012c8:	4603      	mov	r3, r0
 80012ca:	460c      	mov	r4, r1
  px4demo_attitude_control_B.Sum = px4demo_attitude_control_P.KpYawRate *
 80012cc:	4a9a      	ldr	r2, [pc, #616]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 80012ce:	e9c2 3400 	strd	r3, r4, [r2]

  /* Saturate: '<S241>/Saturation' */
  if (px4demo_attitude_control_B.Sum >
 80012d2:	4b99      	ldr	r3, [pc, #612]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 80012d4:	e9d3 0100 	ldrd	r0, r1, [r3]
      px4demo_attitude_control_P.yaw_rate_UpperSaturationLimit) {
 80012d8:	4b94      	ldr	r3, [pc, #592]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 80012da:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
  if (px4demo_attitude_control_B.Sum >
 80012de:	461a      	mov	r2, r3
 80012e0:	4623      	mov	r3, r4
 80012e2:	f7ff fc29 	bl	8000b38 <__aeabi_dcmpgt>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d006      	beq.n	80012fa <px4demo_attitude_control_step+0x392>
    px4demo_attitude_control_B.Saturation =
      px4demo_attitude_control_P.yaw_rate_UpperSaturationLimit;
 80012ec:	4b8f      	ldr	r3, [pc, #572]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 80012ee:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
    px4demo_attitude_control_B.Saturation =
 80012f2:	4a91      	ldr	r2, [pc, #580]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 80012f4:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80012f8:	e019      	b.n	800132e <px4demo_attitude_control_step+0x3c6>
  } else if (px4demo_attitude_control_B.Sum <
 80012fa:	4b8f      	ldr	r3, [pc, #572]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 80012fc:	e9d3 0100 	ldrd	r0, r1, [r3]
             px4demo_attitude_control_P.yaw_rate_LowerSaturationLimit) {
 8001300:	4b8a      	ldr	r3, [pc, #552]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001302:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
  } else if (px4demo_attitude_control_B.Sum <
 8001306:	461a      	mov	r2, r3
 8001308:	4623      	mov	r3, r4
 800130a:	f7ff fbf7 	bl	8000afc <__aeabi_dcmplt>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d006      	beq.n	8001322 <px4demo_attitude_control_step+0x3ba>
    px4demo_attitude_control_B.Saturation =
      px4demo_attitude_control_P.yaw_rate_LowerSaturationLimit;
 8001314:	4b85      	ldr	r3, [pc, #532]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001316:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
    px4demo_attitude_control_B.Saturation =
 800131a:	4a87      	ldr	r2, [pc, #540]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 800131c:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001320:	e005      	b.n	800132e <px4demo_attitude_control_step+0x3c6>
  } else {
    px4demo_attitude_control_B.Saturation = px4demo_attitude_control_B.Sum;
 8001322:	4b85      	ldr	r3, [pc, #532]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 8001324:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001328:	4a83      	ldr	r2, [pc, #524]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 800132a:	e9c2 3402 	strd	r3, r4, [r2, #8]

  /* Fcn: '<S3>/Fcn6' incorporates:
   *  DataTypeConversion: '<S3>/Data Type Conversion3'
   *  Inport: '<Root>/In5'
   */
  rtb_Saturation10 = ((real32_T)px4demo_attitude_control_U.target_thrust -
 800132e:	4b80      	ldr	r3, [pc, #512]	; (8001530 <px4demo_attitude_control_step+0x5c8>)
 8001330:	899b      	ldrh	r3, [r3, #12]
 8001332:	ee07 3a90 	vmov	s15, r3
 8001336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800133a:	ed9f 7a80 	vldr	s14, [pc, #512]	; 800153c <px4demo_attitude_control_step+0x5d4>
 800133e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001342:	eddf 6a7e 	vldr	s13, [pc, #504]	; 800153c <px4demo_attitude_control_step+0x5d4>
 8001346:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800134a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                      1000.0F) / 1000.0F;

  /* Saturate: '<S3>/Saturation10' */
  if (rtb_Saturation10 > px4demo_attitude_control_P.Saturation10_UpperSat) {
 800134e:	4b77      	ldr	r3, [pc, #476]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001350:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8001354:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001358:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	dd04      	ble.n	800136c <px4demo_attitude_control_step+0x404>
    rtb_Saturation10 = px4demo_attitude_control_P.Saturation10_UpperSat;
 8001362:	4b72      	ldr	r3, [pc, #456]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001364:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
 800136a:	e00d      	b.n	8001388 <px4demo_attitude_control_step+0x420>
  } else {
    if (rtb_Saturation10 < px4demo_attitude_control_P.Saturation10_LowerSat) {
 800136c:	4b6f      	ldr	r3, [pc, #444]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 800136e:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8001372:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800137a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137e:	d503      	bpl.n	8001388 <px4demo_attitude_control_step+0x420>
      rtb_Saturation10 = px4demo_attitude_control_P.Saturation10_LowerSat;
 8001380:	4b6a      	ldr	r3, [pc, #424]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001382:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* End of Saturate: '<S3>/Saturation10' */

  /* MATLAB Function: '<Root>/pwm_out1' */
  tmp = roundf(((-rtb_Saturation_cx - (real32_T)
 8001388:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800138c:	eeb1 8a67 	vneg.f32	s16, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001390:	4b69      	ldr	r3, [pc, #420]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 8001392:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
  tmp = roundf(((-rtb_Saturation_cx - (real32_T)
 8001396:	4618      	mov	r0, r3
 8001398:	4621      	mov	r1, r4
 800139a:	f7ff fc15 	bl	8000bc8 <__aeabi_d2f>
 800139e:	ee07 0a90 	vmov	s15, r0
 80013a2:	ee38 7a67 	vsub.f32	s14, s16, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 80013a6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ae:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80013b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                3.0F + rtb_Saturation10) * 1000.0F);
 80013b6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013ba:	ee77 7a27 	vadd.f32	s15, s14, s15
  tmp = roundf(((-rtb_Saturation_cx - (real32_T)
 80013be:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800153c <px4demo_attitude_control_step+0x5d4>
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ca:	f008 fce7 	bl	8009d9c <roundf>
 80013ce:	ed87 0a00 	vstr	s0, [r7]
  if (tmp < 65536.0F) {
 80013d2:	edd7 7a00 	vldr	s15, [r7]
 80013d6:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8001540 <px4demo_attitude_control_step+0x5d8>
 80013da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e2:	d511      	bpl.n	8001408 <px4demo_attitude_control_step+0x4a0>
    if (tmp >= 0.0F) {
 80013e4:	edd7 7a00 	vldr	s15, [r7]
 80013e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f0:	db07      	blt.n	8001402 <px4demo_attitude_control_step+0x49a>
      tmp_1 = (uint16_T)tmp;
 80013f2:	edd7 7a00 	vldr	s15, [r7]
 80013f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013fa:	ee17 3a90 	vmov	r3, s15
 80013fe:	83fb      	strh	r3, [r7, #30]
 8001400:	e005      	b.n	800140e <px4demo_attitude_control_step+0x4a6>
    } else {
      tmp_1 = 0U;
 8001402:	2300      	movs	r3, #0
 8001404:	83fb      	strh	r3, [r7, #30]
 8001406:	e002      	b.n	800140e <px4demo_attitude_control_step+0x4a6>
    }
  } else {
    tmp_1 = MAX_uint16_T;
 8001408:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800140c:	83fb      	strh	r3, [r7, #30]
  }

  tmp_0 = tmp_1 + 1000U;
 800140e:	8bfb      	ldrh	r3, [r7, #30]
 8001410:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001414:	623b      	str	r3, [r7, #32]
  if (tmp_0 > 65535U) {
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800141c:	d302      	bcc.n	8001424 <px4demo_attitude_control_step+0x4bc>
    tmp_0 = 65535U;
 800141e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001422:	623b      	str	r3, [r7, #32]
  }

  /* Saturate: '<Root>/Output_Limits1' incorporates:
   *  MATLAB Function: '<Root>/pwm_out1'
   */
  if ((uint16_T)tmp_0 > px4demo_attitude_control_P.Output_Limits1_UpperSat) {
 8001424:	6a3b      	ldr	r3, [r7, #32]
 8001426:	b29a      	uxth	r2, r3
 8001428:	4b40      	ldr	r3, [pc, #256]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 800142a:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 800142e:	429a      	cmp	r2, r3
 8001430:	d905      	bls.n	800143e <px4demo_attitude_control_step+0x4d6>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[0] =
      px4demo_attitude_control_P.Output_Limits1_UpperSat;
 8001432:	4b3e      	ldr	r3, [pc, #248]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001434:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
    px4demo_attitude_control_Y.PWM[0] =
 8001438:	4b42      	ldr	r3, [pc, #264]	; (8001544 <px4demo_attitude_control_step+0x5dc>)
 800143a:	805a      	strh	r2, [r3, #2]
 800143c:	e010      	b.n	8001460 <px4demo_attitude_control_step+0x4f8>
  } else if ((uint16_T)tmp_0 <
 800143e:	6a3b      	ldr	r3, [r7, #32]
 8001440:	b29a      	uxth	r2, r3
             px4demo_attitude_control_P.Output_Limits1_LowerSat) {
 8001442:	4b3a      	ldr	r3, [pc, #232]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001444:	f8b3 30de 	ldrh.w	r3, [r3, #222]	; 0xde
  } else if ((uint16_T)tmp_0 <
 8001448:	429a      	cmp	r2, r3
 800144a:	d205      	bcs.n	8001458 <px4demo_attitude_control_step+0x4f0>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[0] =
      px4demo_attitude_control_P.Output_Limits1_LowerSat;
 800144c:	4b37      	ldr	r3, [pc, #220]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 800144e:	f8b3 20de 	ldrh.w	r2, [r3, #222]	; 0xde
    px4demo_attitude_control_Y.PWM[0] =
 8001452:	4b3c      	ldr	r3, [pc, #240]	; (8001544 <px4demo_attitude_control_step+0x5dc>)
 8001454:	805a      	strh	r2, [r3, #2]
 8001456:	e003      	b.n	8001460 <px4demo_attitude_control_step+0x4f8>
  } else {
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[0] = (uint16_T)tmp_0;
 8001458:	6a3b      	ldr	r3, [r7, #32]
 800145a:	b29a      	uxth	r2, r3
 800145c:	4b39      	ldr	r3, [pc, #228]	; (8001544 <px4demo_attitude_control_step+0x5dc>)
 800145e:	805a      	strh	r2, [r3, #2]
  }

  /* MATLAB Function: '<Root>/pwm_out1' */
  tmp = roundf(((rtb_Saturation_cx + (real32_T)
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001460:	4b35      	ldr	r3, [pc, #212]	; (8001538 <px4demo_attitude_control_step+0x5d0>)
 8001462:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
  tmp = roundf(((rtb_Saturation_cx + (real32_T)
 8001466:	4618      	mov	r0, r3
 8001468:	4621      	mov	r1, r4
 800146a:	f7ff fbad 	bl	8000bc8 <__aeabi_d2f>
 800146e:	ee07 0a10 	vmov	s14, r0
 8001472:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001476:	ee37 7a27 	vadd.f32	s14, s14, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 800147a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800147e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001482:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001486:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                3.0F + rtb_Saturation10) * 1000.0F);
 800148a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800148e:	ee77 7a27 	vadd.f32	s15, s14, s15
  tmp = roundf(((rtb_Saturation_cx + (real32_T)
 8001492:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800153c <px4demo_attitude_control_step+0x5d4>
 8001496:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149a:	eeb0 0a67 	vmov.f32	s0, s15
 800149e:	f008 fc7d 	bl	8009d9c <roundf>
 80014a2:	ed87 0a00 	vstr	s0, [r7]
  if (tmp < 65536.0F) {
 80014a6:	edd7 7a00 	vldr	s15, [r7]
 80014aa:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001540 <px4demo_attitude_control_step+0x5d8>
 80014ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	d511      	bpl.n	80014dc <px4demo_attitude_control_step+0x574>
    if (tmp >= 0.0F) {
 80014b8:	edd7 7a00 	vldr	s15, [r7]
 80014bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c4:	db07      	blt.n	80014d6 <px4demo_attitude_control_step+0x56e>
      tmp_1 = (uint16_T)tmp;
 80014c6:	edd7 7a00 	vldr	s15, [r7]
 80014ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014ce:	ee17 3a90 	vmov	r3, s15
 80014d2:	83fb      	strh	r3, [r7, #30]
 80014d4:	e005      	b.n	80014e2 <px4demo_attitude_control_step+0x57a>
    } else {
      tmp_1 = 0U;
 80014d6:	2300      	movs	r3, #0
 80014d8:	83fb      	strh	r3, [r7, #30]
 80014da:	e002      	b.n	80014e2 <px4demo_attitude_control_step+0x57a>
    }
  } else {
    tmp_1 = MAX_uint16_T;
 80014dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e0:	83fb      	strh	r3, [r7, #30]
  }

  tmp_0 = tmp_1 + 1000U;
 80014e2:	8bfb      	ldrh	r3, [r7, #30]
 80014e4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80014e8:	623b      	str	r3, [r7, #32]
  if (tmp_0 > 65535U) {
 80014ea:	6a3b      	ldr	r3, [r7, #32]
 80014ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f0:	d302      	bcc.n	80014f8 <px4demo_attitude_control_step+0x590>
    tmp_0 = 65535U;
 80014f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014f6:	623b      	str	r3, [r7, #32]
  }

  /* Saturate: '<Root>/Output_Limits1' incorporates:
   *  MATLAB Function: '<Root>/pwm_out1'
   */
  if ((uint16_T)tmp_0 > px4demo_attitude_control_P.Output_Limits1_UpperSat) {
 80014f8:	6a3b      	ldr	r3, [r7, #32]
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	4b0b      	ldr	r3, [pc, #44]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 80014fe:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8001502:	429a      	cmp	r2, r3
 8001504:	d905      	bls.n	8001512 <px4demo_attitude_control_step+0x5aa>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[1] =
      px4demo_attitude_control_P.Output_Limits1_UpperSat;
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001508:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
    px4demo_attitude_control_Y.PWM[1] =
 800150c:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <px4demo_attitude_control_step+0x5dc>)
 800150e:	809a      	strh	r2, [r3, #4]
 8001510:	e01e      	b.n	8001550 <px4demo_attitude_control_step+0x5e8>
  } else if ((uint16_T)tmp_0 <
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	b29a      	uxth	r2, r3
             px4demo_attitude_control_P.Output_Limits1_LowerSat) {
 8001516:	4b05      	ldr	r3, [pc, #20]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001518:	f8b3 30de 	ldrh.w	r3, [r3, #222]	; 0xde
  } else if ((uint16_T)tmp_0 <
 800151c:	429a      	cmp	r2, r3
 800151e:	d213      	bcs.n	8001548 <px4demo_attitude_control_step+0x5e0>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[1] =
      px4demo_attitude_control_P.Output_Limits1_LowerSat;
 8001520:	4b02      	ldr	r3, [pc, #8]	; (800152c <px4demo_attitude_control_step+0x5c4>)
 8001522:	f8b3 20de 	ldrh.w	r2, [r3, #222]	; 0xde
    px4demo_attitude_control_Y.PWM[1] =
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <px4demo_attitude_control_step+0x5dc>)
 8001528:	809a      	strh	r2, [r3, #4]
 800152a:	e011      	b.n	8001550 <px4demo_attitude_control_step+0x5e8>
 800152c:	20000000 	.word	0x20000000
 8001530:	20000378 	.word	0x20000378
 8001534:	200003b8 	.word	0x200003b8
 8001538:	20000398 	.word	0x20000398
 800153c:	447a0000 	.word	0x447a0000
 8001540:	47800000 	.word	0x47800000
 8001544:	200003d0 	.word	0x200003d0
  } else {
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[1] = (uint16_T)tmp_0;
 8001548:	6a3b      	ldr	r3, [r7, #32]
 800154a:	b29a      	uxth	r2, r3
 800154c:	4baa      	ldr	r3, [pc, #680]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 800154e:	809a      	strh	r2, [r3, #4]
  }

  /* MATLAB Function: '<Root>/pwm_out1' */
  tmp = roundf((((rtb_Saturation_cx / 2.0F + rtb_Saturation_n) - (real32_T)
 8001550:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001554:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001558:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800155c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001560:	ee37 8a27 	vadd.f32	s16, s14, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001564:	4ba5      	ldr	r3, [pc, #660]	; (80017fc <px4demo_attitude_control_step+0x894>)
 8001566:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
  tmp = roundf((((rtb_Saturation_cx / 2.0F + rtb_Saturation_n) - (real32_T)
 800156a:	4618      	mov	r0, r3
 800156c:	4621      	mov	r1, r4
 800156e:	f7ff fb2b 	bl	8000bc8 <__aeabi_d2f>
 8001572:	ee07 0a90 	vmov	s15, r0
 8001576:	ee38 7a67 	vsub.f32	s14, s16, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 800157a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800157e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001582:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001586:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                3.0F + rtb_Saturation10) * 1000.0F);
 800158a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800158e:	ee77 7a27 	vadd.f32	s15, s14, s15
  tmp = roundf((((rtb_Saturation_cx / 2.0F + rtb_Saturation_n) - (real32_T)
 8001592:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8001800 <px4demo_attitude_control_step+0x898>
 8001596:	ee67 7a87 	vmul.f32	s15, s15, s14
 800159a:	eeb0 0a67 	vmov.f32	s0, s15
 800159e:	f008 fbfd 	bl	8009d9c <roundf>
 80015a2:	ed87 0a00 	vstr	s0, [r7]
  if (tmp < 65536.0F) {
 80015a6:	edd7 7a00 	vldr	s15, [r7]
 80015aa:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8001804 <px4demo_attitude_control_step+0x89c>
 80015ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b6:	d511      	bpl.n	80015dc <px4demo_attitude_control_step+0x674>
    if (tmp >= 0.0F) {
 80015b8:	edd7 7a00 	vldr	s15, [r7]
 80015bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c4:	db07      	blt.n	80015d6 <px4demo_attitude_control_step+0x66e>
      tmp_1 = (uint16_T)tmp;
 80015c6:	edd7 7a00 	vldr	s15, [r7]
 80015ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ce:	ee17 3a90 	vmov	r3, s15
 80015d2:	83fb      	strh	r3, [r7, #30]
 80015d4:	e005      	b.n	80015e2 <px4demo_attitude_control_step+0x67a>
    } else {
      tmp_1 = 0U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	83fb      	strh	r3, [r7, #30]
 80015da:	e002      	b.n	80015e2 <px4demo_attitude_control_step+0x67a>
    }
  } else {
    tmp_1 = MAX_uint16_T;
 80015dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e0:	83fb      	strh	r3, [r7, #30]
  }

  tmp_0 = tmp_1 + 1000U;
 80015e2:	8bfb      	ldrh	r3, [r7, #30]
 80015e4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80015e8:	623b      	str	r3, [r7, #32]
  if (tmp_0 > 65535U) {
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f0:	d302      	bcc.n	80015f8 <px4demo_attitude_control_step+0x690>
    tmp_0 = 65535U;
 80015f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f6:	623b      	str	r3, [r7, #32]
  }

  /* Saturate: '<Root>/Output_Limits1' incorporates:
   *  MATLAB Function: '<Root>/pwm_out1'
   */
  if ((uint16_T)tmp_0 > px4demo_attitude_control_P.Output_Limits1_UpperSat) {
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	4b82      	ldr	r3, [pc, #520]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80015fe:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8001602:	429a      	cmp	r2, r3
 8001604:	d905      	bls.n	8001612 <px4demo_attitude_control_step+0x6aa>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[2] =
      px4demo_attitude_control_P.Output_Limits1_UpperSat;
 8001606:	4b80      	ldr	r3, [pc, #512]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 8001608:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
    px4demo_attitude_control_Y.PWM[2] =
 800160c:	4b7a      	ldr	r3, [pc, #488]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 800160e:	80da      	strh	r2, [r3, #6]
 8001610:	e010      	b.n	8001634 <px4demo_attitude_control_step+0x6cc>
  } else if ((uint16_T)tmp_0 <
 8001612:	6a3b      	ldr	r3, [r7, #32]
 8001614:	b29a      	uxth	r2, r3
             px4demo_attitude_control_P.Output_Limits1_LowerSat) {
 8001616:	4b7c      	ldr	r3, [pc, #496]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 8001618:	f8b3 30de 	ldrh.w	r3, [r3, #222]	; 0xde
  } else if ((uint16_T)tmp_0 <
 800161c:	429a      	cmp	r2, r3
 800161e:	d205      	bcs.n	800162c <px4demo_attitude_control_step+0x6c4>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[2] =
      px4demo_attitude_control_P.Output_Limits1_LowerSat;
 8001620:	4b79      	ldr	r3, [pc, #484]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 8001622:	f8b3 20de 	ldrh.w	r2, [r3, #222]	; 0xde
    px4demo_attitude_control_Y.PWM[2] =
 8001626:	4b74      	ldr	r3, [pc, #464]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 8001628:	80da      	strh	r2, [r3, #6]
 800162a:	e003      	b.n	8001634 <px4demo_attitude_control_step+0x6cc>
  } else {
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[2] = (uint16_T)tmp_0;
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	b29a      	uxth	r2, r3
 8001630:	4b71      	ldr	r3, [pc, #452]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 8001632:	80da      	strh	r2, [r3, #6]
  }

  /* MATLAB Function: '<Root>/pwm_out1' */
  tmp = roundf((((-rtb_Saturation_n - rtb_Saturation_cx / 2.0F) + (real32_T)
 8001634:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001638:	eeb1 7a67 	vneg.f32	s14, s15
 800163c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8001640:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001644:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001648:	ee37 8a67 	vsub.f32	s16, s14, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 800164c:	4b6b      	ldr	r3, [pc, #428]	; (80017fc <px4demo_attitude_control_step+0x894>)
 800164e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
  tmp = roundf((((-rtb_Saturation_n - rtb_Saturation_cx / 2.0F) + (real32_T)
 8001652:	4618      	mov	r0, r3
 8001654:	4621      	mov	r1, r4
 8001656:	f7ff fab7 	bl	8000bc8 <__aeabi_d2f>
 800165a:	ee07 0a90 	vmov	s15, r0
 800165e:	ee38 7a27 	vadd.f32	s14, s16, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001662:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800166e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                3.0F + rtb_Saturation10) * 1000.0F);
 8001672:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001676:	ee77 7a27 	vadd.f32	s15, s14, s15
  tmp = roundf((((-rtb_Saturation_n - rtb_Saturation_cx / 2.0F) + (real32_T)
 800167a:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001800 <px4demo_attitude_control_step+0x898>
 800167e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001682:	eeb0 0a67 	vmov.f32	s0, s15
 8001686:	f008 fb89 	bl	8009d9c <roundf>
 800168a:	ed87 0a00 	vstr	s0, [r7]
  if (tmp < 65536.0F) {
 800168e:	edd7 7a00 	vldr	s15, [r7]
 8001692:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8001804 <px4demo_attitude_control_step+0x89c>
 8001696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800169a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169e:	d511      	bpl.n	80016c4 <px4demo_attitude_control_step+0x75c>
    if (tmp >= 0.0F) {
 80016a0:	edd7 7a00 	vldr	s15, [r7]
 80016a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ac:	db07      	blt.n	80016be <px4demo_attitude_control_step+0x756>
      tmp_1 = (uint16_T)tmp;
 80016ae:	edd7 7a00 	vldr	s15, [r7]
 80016b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016b6:	ee17 3a90 	vmov	r3, s15
 80016ba:	83fb      	strh	r3, [r7, #30]
 80016bc:	e005      	b.n	80016ca <px4demo_attitude_control_step+0x762>
    } else {
      tmp_1 = 0U;
 80016be:	2300      	movs	r3, #0
 80016c0:	83fb      	strh	r3, [r7, #30]
 80016c2:	e002      	b.n	80016ca <px4demo_attitude_control_step+0x762>
    }
  } else {
    tmp_1 = MAX_uint16_T;
 80016c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016c8:	83fb      	strh	r3, [r7, #30]
  }

  tmp_0 = tmp_1 + 1000U;
 80016ca:	8bfb      	ldrh	r3, [r7, #30]
 80016cc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80016d0:	623b      	str	r3, [r7, #32]
  if (tmp_0 > 65535U) {
 80016d2:	6a3b      	ldr	r3, [r7, #32]
 80016d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d8:	d302      	bcc.n	80016e0 <px4demo_attitude_control_step+0x778>
    tmp_0 = 65535U;
 80016da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016de:	623b      	str	r3, [r7, #32]
  }

  /* Saturate: '<Root>/Output_Limits1' incorporates:
   *  MATLAB Function: '<Root>/pwm_out1'
   */
  if ((uint16_T)tmp_0 > px4demo_attitude_control_P.Output_Limits1_UpperSat) {
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	4b48      	ldr	r3, [pc, #288]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80016e6:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d905      	bls.n	80016fa <px4demo_attitude_control_step+0x792>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[3] =
      px4demo_attitude_control_P.Output_Limits1_UpperSat;
 80016ee:	4b46      	ldr	r3, [pc, #280]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80016f0:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
    px4demo_attitude_control_Y.PWM[3] =
 80016f4:	4b40      	ldr	r3, [pc, #256]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 80016f6:	811a      	strh	r2, [r3, #8]
 80016f8:	e010      	b.n	800171c <px4demo_attitude_control_step+0x7b4>
  } else if ((uint16_T)tmp_0 <
 80016fa:	6a3b      	ldr	r3, [r7, #32]
 80016fc:	b29a      	uxth	r2, r3
             px4demo_attitude_control_P.Output_Limits1_LowerSat) {
 80016fe:	4b42      	ldr	r3, [pc, #264]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 8001700:	f8b3 30de 	ldrh.w	r3, [r3, #222]	; 0xde
  } else if ((uint16_T)tmp_0 <
 8001704:	429a      	cmp	r2, r3
 8001706:	d205      	bcs.n	8001714 <px4demo_attitude_control_step+0x7ac>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[3] =
      px4demo_attitude_control_P.Output_Limits1_LowerSat;
 8001708:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 800170a:	f8b3 20de 	ldrh.w	r2, [r3, #222]	; 0xde
    px4demo_attitude_control_Y.PWM[3] =
 800170e:	4b3a      	ldr	r3, [pc, #232]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 8001710:	811a      	strh	r2, [r3, #8]
 8001712:	e003      	b.n	800171c <px4demo_attitude_control_step+0x7b4>
  } else {
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[3] = (uint16_T)tmp_0;
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	b29a      	uxth	r2, r3
 8001718:	4b37      	ldr	r3, [pc, #220]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 800171a:	811a      	strh	r2, [r3, #8]
  }

  /* MATLAB Function: '<Root>/pwm_out1' */
  tmp = roundf((((rtb_Saturation_n - rtb_Saturation_cx / 2.0F) + (real32_T)
 800171c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001720:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001728:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800172c:	ee37 8a67 	vsub.f32	s16, s14, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001730:	4b32      	ldr	r3, [pc, #200]	; (80017fc <px4demo_attitude_control_step+0x894>)
 8001732:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
  tmp = roundf((((rtb_Saturation_n - rtb_Saturation_cx / 2.0F) + (real32_T)
 8001736:	4618      	mov	r0, r3
 8001738:	4621      	mov	r1, r4
 800173a:	f7ff fa45 	bl	8000bc8 <__aeabi_d2f>
 800173e:	ee07 0a90 	vmov	s15, r0
 8001742:	ee38 7a27 	vadd.f32	s14, s16, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001746:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800174a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174e:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001752:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                3.0F + rtb_Saturation10) * 1000.0F);
 8001756:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800175a:	ee77 7a27 	vadd.f32	s15, s14, s15
  tmp = roundf((((rtb_Saturation_n - rtb_Saturation_cx / 2.0F) + (real32_T)
 800175e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001800 <px4demo_attitude_control_step+0x898>
 8001762:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001766:	eeb0 0a67 	vmov.f32	s0, s15
 800176a:	f008 fb17 	bl	8009d9c <roundf>
 800176e:	ed87 0a00 	vstr	s0, [r7]
  if (tmp < 65536.0F) {
 8001772:	edd7 7a00 	vldr	s15, [r7]
 8001776:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001804 <px4demo_attitude_control_step+0x89c>
 800177a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	d511      	bpl.n	80017a8 <px4demo_attitude_control_step+0x840>
    if (tmp >= 0.0F) {
 8001784:	edd7 7a00 	vldr	s15, [r7]
 8001788:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800178c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001790:	db07      	blt.n	80017a2 <px4demo_attitude_control_step+0x83a>
      tmp_1 = (uint16_T)tmp;
 8001792:	edd7 7a00 	vldr	s15, [r7]
 8001796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800179a:	ee17 3a90 	vmov	r3, s15
 800179e:	83fb      	strh	r3, [r7, #30]
 80017a0:	e005      	b.n	80017ae <px4demo_attitude_control_step+0x846>
    } else {
      tmp_1 = 0U;
 80017a2:	2300      	movs	r3, #0
 80017a4:	83fb      	strh	r3, [r7, #30]
 80017a6:	e002      	b.n	80017ae <px4demo_attitude_control_step+0x846>
    }
  } else {
    tmp_1 = MAX_uint16_T;
 80017a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ac:	83fb      	strh	r3, [r7, #30]
  }

  tmp_0 = tmp_1 + 1000U;
 80017ae:	8bfb      	ldrh	r3, [r7, #30]
 80017b0:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80017b4:	623b      	str	r3, [r7, #32]
  if (tmp_0 > 65535U) {
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017bc:	d302      	bcc.n	80017c4 <px4demo_attitude_control_step+0x85c>
    tmp_0 = 65535U;
 80017be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c2:	623b      	str	r3, [r7, #32]
  }

  /* Saturate: '<Root>/Output_Limits1' incorporates:
   *  MATLAB Function: '<Root>/pwm_out1'
   */
  if ((uint16_T)tmp_0 > px4demo_attitude_control_P.Output_Limits1_UpperSat) {
 80017c4:	6a3b      	ldr	r3, [r7, #32]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80017ca:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d905      	bls.n	80017de <px4demo_attitude_control_step+0x876>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[4] =
      px4demo_attitude_control_P.Output_Limits1_UpperSat;
 80017d2:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80017d4:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
    px4demo_attitude_control_Y.PWM[4] =
 80017d8:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 80017da:	815a      	strh	r2, [r3, #10]
 80017dc:	e01a      	b.n	8001814 <px4demo_attitude_control_step+0x8ac>
  } else if ((uint16_T)tmp_0 <
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	b29a      	uxth	r2, r3
             px4demo_attitude_control_P.Output_Limits1_LowerSat) {
 80017e2:	4b09      	ldr	r3, [pc, #36]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80017e4:	f8b3 30de 	ldrh.w	r3, [r3, #222]	; 0xde
  } else if ((uint16_T)tmp_0 <
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d20f      	bcs.n	800180c <px4demo_attitude_control_step+0x8a4>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[4] =
      px4demo_attitude_control_P.Output_Limits1_LowerSat;
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <px4demo_attitude_control_step+0x8a0>)
 80017ee:	f8b3 20de 	ldrh.w	r2, [r3, #222]	; 0xde
    px4demo_attitude_control_Y.PWM[4] =
 80017f2:	4b01      	ldr	r3, [pc, #4]	; (80017f8 <px4demo_attitude_control_step+0x890>)
 80017f4:	815a      	strh	r2, [r3, #10]
 80017f6:	e00d      	b.n	8001814 <px4demo_attitude_control_step+0x8ac>
 80017f8:	200003d0 	.word	0x200003d0
 80017fc:	20000398 	.word	0x20000398
 8001800:	447a0000 	.word	0x447a0000
 8001804:	47800000 	.word	0x47800000
 8001808:	20000000 	.word	0x20000000
  } else {
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[4] = (uint16_T)tmp_0;
 800180c:	6a3b      	ldr	r3, [r7, #32]
 800180e:	b29a      	uxth	r2, r3
 8001810:	4ba4      	ldr	r3, [pc, #656]	; (8001aa4 <px4demo_attitude_control_step+0xb3c>)
 8001812:	815a      	strh	r2, [r3, #10]
  }

  /* MATLAB Function: '<Root>/pwm_out1' */
  tmp = roundf((((rtb_Saturation_cx / 2.0F + -rtb_Saturation_n) - (real32_T)
 8001814:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001818:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800181c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001820:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001824:	ee37 8a67 	vsub.f32	s16, s14, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 8001828:	4b9f      	ldr	r3, [pc, #636]	; (8001aa8 <px4demo_attitude_control_step+0xb40>)
 800182a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
  tmp = roundf((((rtb_Saturation_cx / 2.0F + -rtb_Saturation_n) - (real32_T)
 800182e:	4618      	mov	r0, r3
 8001830:	4621      	mov	r1, r4
 8001832:	f7ff f9c9 	bl	8000bc8 <__aeabi_d2f>
 8001836:	ee07 0a90 	vmov	s15, r0
 800183a:	ee38 7a67 	vsub.f32	s14, s16, s15
                 px4demo_attitude_control_B.Saturation) * rtb_Saturation10 /
 800183e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001846:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800184a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                3.0F + rtb_Saturation10) * 1000.0F);
 800184e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001852:	ee77 7a27 	vadd.f32	s15, s14, s15
  tmp = roundf((((rtb_Saturation_cx / 2.0F + -rtb_Saturation_n) - (real32_T)
 8001856:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8001aac <px4demo_attitude_control_step+0xb44>
 800185a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800185e:	eeb0 0a67 	vmov.f32	s0, s15
 8001862:	f008 fa9b 	bl	8009d9c <roundf>
 8001866:	ed87 0a00 	vstr	s0, [r7]
  if (tmp < 65536.0F) {
 800186a:	edd7 7a00 	vldr	s15, [r7]
 800186e:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8001ab0 <px4demo_attitude_control_step+0xb48>
 8001872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187a:	d511      	bpl.n	80018a0 <px4demo_attitude_control_step+0x938>
    if (tmp >= 0.0F) {
 800187c:	edd7 7a00 	vldr	s15, [r7]
 8001880:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001888:	db07      	blt.n	800189a <px4demo_attitude_control_step+0x932>
      tmp_1 = (uint16_T)tmp;
 800188a:	edd7 7a00 	vldr	s15, [r7]
 800188e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001892:	ee17 3a90 	vmov	r3, s15
 8001896:	83fb      	strh	r3, [r7, #30]
 8001898:	e005      	b.n	80018a6 <px4demo_attitude_control_step+0x93e>
    } else {
      tmp_1 = 0U;
 800189a:	2300      	movs	r3, #0
 800189c:	83fb      	strh	r3, [r7, #30]
 800189e:	e002      	b.n	80018a6 <px4demo_attitude_control_step+0x93e>
    }
  } else {
    tmp_1 = MAX_uint16_T;
 80018a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a4:	83fb      	strh	r3, [r7, #30]
  }

  tmp_0 = tmp_1 + 1000U;
 80018a6:	8bfb      	ldrh	r3, [r7, #30]
 80018a8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80018ac:	623b      	str	r3, [r7, #32]
  if (tmp_0 > 65535U) {
 80018ae:	6a3b      	ldr	r3, [r7, #32]
 80018b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b4:	d302      	bcc.n	80018bc <px4demo_attitude_control_step+0x954>
    tmp_0 = 65535U;
 80018b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ba:	623b      	str	r3, [r7, #32]
  }

  /* Saturate: '<Root>/Output_Limits1' incorporates:
   *  MATLAB Function: '<Root>/pwm_out1'
   */
  if ((uint16_T)tmp_0 > px4demo_attitude_control_P.Output_Limits1_UpperSat) {
 80018bc:	6a3b      	ldr	r3, [r7, #32]
 80018be:	b29a      	uxth	r2, r3
 80018c0:	4b7c      	ldr	r3, [pc, #496]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80018c2:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d905      	bls.n	80018d6 <px4demo_attitude_control_step+0x96e>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[5] =
      px4demo_attitude_control_P.Output_Limits1_UpperSat;
 80018ca:	4b7a      	ldr	r3, [pc, #488]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80018cc:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
    px4demo_attitude_control_Y.PWM[5] =
 80018d0:	4b74      	ldr	r3, [pc, #464]	; (8001aa4 <px4demo_attitude_control_step+0xb3c>)
 80018d2:	819a      	strh	r2, [r3, #12]
 80018d4:	e010      	b.n	80018f8 <px4demo_attitude_control_step+0x990>
  } else if ((uint16_T)tmp_0 <
 80018d6:	6a3b      	ldr	r3, [r7, #32]
 80018d8:	b29a      	uxth	r2, r3
             px4demo_attitude_control_P.Output_Limits1_LowerSat) {
 80018da:	4b76      	ldr	r3, [pc, #472]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80018dc:	f8b3 30de 	ldrh.w	r3, [r3, #222]	; 0xde
  } else if ((uint16_T)tmp_0 <
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d205      	bcs.n	80018f0 <px4demo_attitude_control_step+0x988>
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[5] =
      px4demo_attitude_control_P.Output_Limits1_LowerSat;
 80018e4:	4b73      	ldr	r3, [pc, #460]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80018e6:	f8b3 20de 	ldrh.w	r2, [r3, #222]	; 0xde
    px4demo_attitude_control_Y.PWM[5] =
 80018ea:	4b6e      	ldr	r3, [pc, #440]	; (8001aa4 <px4demo_attitude_control_step+0xb3c>)
 80018ec:	819a      	strh	r2, [r3, #12]
 80018ee:	e003      	b.n	80018f8 <px4demo_attitude_control_step+0x990>
  } else {
    /* Outport: '<Root>/PWM' */
    px4demo_attitude_control_Y.PWM[5] = (uint16_T)tmp_0;
 80018f0:	6a3b      	ldr	r3, [r7, #32]
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b6b      	ldr	r3, [pc, #428]	; (8001aa4 <px4demo_attitude_control_step+0xb3c>)
 80018f6:	819a      	strh	r2, [r3, #12]
   *  Constant: '<S5>/Constant'
   *  Inport: '<Root>/In7'
   *  RelationalOperator: '<S5>/Compare'
   */
  px4demo_attitude_control_Y.ARMControl =
    (px4demo_attitude_control_U.armingControl >=
 80018f8:	4b6f      	ldr	r3, [pc, #444]	; (8001ab8 <px4demo_attitude_control_step+0xb50>)
 80018fa:	8a1a      	ldrh	r2, [r3, #16]
     px4demo_attitude_control_P.CompareToConstant3_const);
 80018fc:	4b6d      	ldr	r3, [pc, #436]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80018fe:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
    (px4demo_attitude_control_U.armingControl >=
 8001902:	429a      	cmp	r2, r3
 8001904:	bf2c      	ite	cs
 8001906:	2301      	movcs	r3, #1
 8001908:	2300      	movcc	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	461a      	mov	r2, r3
  px4demo_attitude_control_Y.ARMControl =
 800190e:	4b65      	ldr	r3, [pc, #404]	; (8001aa4 <px4demo_attitude_control_step+0xb3c>)
 8001910:	701a      	strb	r2, [r3, #0]
   *  Gain: '<S131>/Kb'
   *  Gain: '<S135>/Integral Gain'
   *  Sum: '<S131>/SumI2'
   *  Sum: '<S131>/SumI4'
   */
  px4demo_attitude_control_DW.Integrator_DSTATE_g += ((rtb_Saturation_i -
 8001912:	4b6a      	ldr	r3, [pc, #424]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001914:	ed93 7a02 	vldr	s14, [r3, #8]
 8001918:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 800191c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001920:	ee76 6ae7 	vsub.f32	s13, s13, s15
    rtb_Sum_o) * px4demo_attitude_control_P.roll_attitude_Kb +
 8001924:	4b63      	ldr	r3, [pc, #396]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001926:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800192a:	ee66 6aa7 	vmul.f32	s13, s13, s15
    px4demo_attitude_control_P.KiRollAttitude * px4demo_attitude_control_B.Sum18)
 800192e:	4b61      	ldr	r3, [pc, #388]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001930:	ed93 6a02 	vldr	s12, [r3, #8]
 8001934:	4b5c      	ldr	r3, [pc, #368]	; (8001aa8 <px4demo_attitude_control_step+0xb40>)
 8001936:	edd3 7a04 	vldr	s15, [r3, #16]
 800193a:	ee66 7a27 	vmul.f32	s15, s12, s15
    rtb_Sum_o) * px4demo_attitude_control_P.roll_attitude_Kb +
 800193e:	ee76 6aa7 	vadd.f32	s13, s13, s15
    * px4demo_attitude_control_P.Integrator_gainval_i;
 8001942:	4b5c      	ldr	r3, [pc, #368]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001944:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8001948:	ee66 7aa7 	vmul.f32	s15, s13, s15
  px4demo_attitude_control_DW.Integrator_DSTATE_g += ((rtb_Saturation_i -
 800194c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001950:	4b5a      	ldr	r3, [pc, #360]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001952:	edc3 7a02 	vstr	s15, [r3, #8]
   *  Gain: '<S179>/Kb'
   *  Gain: '<S183>/Integral Gain'
   *  Sum: '<S179>/SumI2'
   *  Sum: '<S179>/SumI4'
   */
  px4demo_attitude_control_DW.Integrator_DSTATE_b += ((rtb_Saturation_cx -
 8001956:	4b59      	ldr	r3, [pc, #356]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001958:	ed93 7a03 	vldr	s14, [r3, #12]
 800195c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8001960:	edd7 7a04 	vldr	s15, [r7, #16]
 8001964:	ee76 6ae7 	vsub.f32	s13, s13, s15
    rtb_Sum_i) * px4demo_attitude_control_P.roll_rate_Kb +
 8001968:	4b52      	ldr	r3, [pc, #328]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 800196a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800196e:	ee66 6aa7 	vmul.f32	s13, s13, s15
    px4demo_attitude_control_P.KiRollRate * rtb_Sum21) *
 8001972:	4b50      	ldr	r3, [pc, #320]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001974:	ed93 6a03 	vldr	s12, [r3, #12]
 8001978:	edd7 7a05 	vldr	s15, [r7, #20]
 800197c:	ee66 7a27 	vmul.f32	s15, s12, s15
    rtb_Sum_i) * px4demo_attitude_control_P.roll_rate_Kb +
 8001980:	ee76 6aa7 	vadd.f32	s13, s13, s15
    px4demo_attitude_control_P.Integrator_gainval_h;
 8001984:	4b4b      	ldr	r3, [pc, #300]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001986:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
    px4demo_attitude_control_P.KiRollRate * rtb_Sum21) *
 800198a:	ee66 7aa7 	vmul.f32	s15, s13, s15
  px4demo_attitude_control_DW.Integrator_DSTATE_b += ((rtb_Saturation_cx -
 800198e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001992:	4b4a      	ldr	r3, [pc, #296]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001994:	edc3 7a03 	vstr	s15, [r3, #12]
   *  Gain: '<S35>/Kb'
   *  Gain: '<S39>/Integral Gain'
   *  Sum: '<S35>/SumI2'
   *  Sum: '<S35>/SumI4'
   */
  px4demo_attitude_control_DW.Integrator_DSTATE_bd += ((rtb_Saturation_a -
 8001998:	4b48      	ldr	r3, [pc, #288]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 800199a:	ed93 7a04 	vldr	s14, [r3, #16]
 800199e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80019a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
    rtb_Sum_oe) * px4demo_attitude_control_P.pitch_attitude_Kb +
 80019aa:	4b42      	ldr	r3, [pc, #264]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80019ac:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80019b0:	ee66 6aa7 	vmul.f32	s13, s13, s15
    px4demo_attitude_control_P.KiPitchAttitude * rtb_Sum19) *
 80019b4:	4b3f      	ldr	r3, [pc, #252]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80019b6:	ed93 6a00 	vldr	s12, [r3]
 80019ba:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80019be:	ee66 7a27 	vmul.f32	s15, s12, s15
    rtb_Sum_oe) * px4demo_attitude_control_P.pitch_attitude_Kb +
 80019c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
    px4demo_attitude_control_P.Integrator_gainval_d;
 80019c6:	4b3b      	ldr	r3, [pc, #236]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80019c8:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
    px4demo_attitude_control_P.KiPitchAttitude * rtb_Sum19) *
 80019cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
  px4demo_attitude_control_DW.Integrator_DSTATE_bd += ((rtb_Saturation_a -
 80019d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d4:	4b39      	ldr	r3, [pc, #228]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 80019d6:	edc3 7a04 	vstr	s15, [r3, #16]
   *  Gain: '<S83>/Kb'
   *  Gain: '<S87>/Integral Gain'
   *  Sum: '<S83>/SumI2'
   *  Sum: '<S83>/SumI4'
   */
  px4demo_attitude_control_DW.Integrator_DSTATE_h += ((rtb_Saturation_n -
 80019da:	4b38      	ldr	r3, [pc, #224]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 80019dc:	ed93 7a05 	vldr	s14, [r3, #20]
 80019e0:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80019e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
    rtb_Sum_a) * px4demo_attitude_control_P.pitch_rate_Kb +
 80019ec:	4b31      	ldr	r3, [pc, #196]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80019ee:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80019f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
    px4demo_attitude_control_P.KiPitchRate * rtb_Sum22) *
 80019f6:	4b2f      	ldr	r3, [pc, #188]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 80019f8:	ed93 6a01 	vldr	s12, [r3, #4]
 80019fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a00:	ee66 7a27 	vmul.f32	s15, s12, s15
    rtb_Sum_a) * px4demo_attitude_control_P.pitch_rate_Kb +
 8001a04:	ee76 6aa7 	vadd.f32	s13, s13, s15
    px4demo_attitude_control_P.Integrator_gainval_dp;
 8001a08:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001a0a:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
    px4demo_attitude_control_P.KiPitchRate * rtb_Sum22) *
 8001a0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
  px4demo_attitude_control_DW.Integrator_DSTATE_h += ((rtb_Saturation_n -
 8001a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a16:	4b29      	ldr	r3, [pc, #164]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001a18:	edc3 7a05 	vstr	s15, [r3, #20]
   *  Gain: '<S227>/Kb'
   *  Gain: '<S231>/Integral Gain'
   *  Sum: '<S227>/SumI2'
   *  Sum: '<S227>/SumI4'
   */
  px4demo_attitude_control_DW.Integrator_DSTATE +=
 8001a1c:	4b27      	ldr	r3, [pc, #156]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001a1e:	e9d3 4500 	ldrd	r4, r5, [r3]
    ((px4demo_attitude_control_B.Saturation - px4demo_attitude_control_B.Sum) *
 8001a22:	4b21      	ldr	r3, [pc, #132]	; (8001aa8 <px4demo_attitude_control_step+0xb40>)
 8001a24:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a28:	4b1f      	ldr	r3, [pc, #124]	; (8001aa8 <px4demo_attitude_control_step+0xb40>)
 8001a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2e:	f7fe fc3b 	bl	80002a8 <__aeabi_dsub>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
     px4demo_attitude_control_P.yaw_rate_Kb +
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001a3c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
    ((px4demo_attitude_control_B.Saturation - px4demo_attitude_control_B.Sum) *
 8001a40:	f7fe fdea 	bl	8000618 <__aeabi_dmul>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4690      	mov	r8, r2
 8001a4a:	4699      	mov	r9, r3
     px4demo_attitude_control_P.KiYawRate * rtb_Sum17) *
 8001a4c:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001a4e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001a52:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5a:	ee17 0a90 	vmov	r0, s15
 8001a5e:	f7fe fd83 	bl	8000568 <__aeabi_f2d>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
     px4demo_attitude_control_P.yaw_rate_Kb +
 8001a66:	4640      	mov	r0, r8
 8001a68:	4649      	mov	r1, r9
 8001a6a:	f7fe fc1f 	bl	80002ac <__adddf3>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4610      	mov	r0, r2
 8001a74:	4619      	mov	r1, r3
    px4demo_attitude_control_P.Integrator_gainval;
 8001a76:	4b0f      	ldr	r3, [pc, #60]	; (8001ab4 <px4demo_attitude_control_step+0xb4c>)
 8001a78:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
     px4demo_attitude_control_P.KiYawRate * rtb_Sum17) *
 8001a7c:	f7fe fdcc 	bl	8000618 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
  px4demo_attitude_control_DW.Integrator_DSTATE +=
 8001a84:	4620      	mov	r0, r4
 8001a86:	4629      	mov	r1, r5
 8001a88:	f7fe fc10 	bl	80002ac <__adddf3>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	460c      	mov	r4, r1
 8001a90:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <px4demo_attitude_control_step+0xb54>)
 8001a92:	e9c2 3400 	strd	r3, r4, [r2]
}
 8001a96:	bf00      	nop
 8001a98:	3740      	adds	r7, #64	; 0x40
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	ecbd 8b02 	vpop	{d8}
 8001aa0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001aa4:	200003d0 	.word	0x200003d0
 8001aa8:	20000398 	.word	0x20000398
 8001aac:	447a0000 	.word	0x447a0000
 8001ab0:	47800000 	.word	0x47800000
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	20000378 	.word	0x20000378
 8001abc:	200003b8 	.word	0x200003b8

08001ac0 <px4demo_attitude_control_initialize>:

/* Model initialize function */
void px4demo_attitude_control_initialize(void)
{
 8001ac0:	b490      	push	{r4, r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* InitializeConditions for DiscreteIntegrator: '<S138>/Integrator' */
  px4demo_attitude_control_DW.Integrator_DSTATE_g =
    px4demo_attitude_control_P.roll_attitude_InitialConditionForIntegrator;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <px4demo_attitude_control_initialize+0x38>)
 8001ac6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  px4demo_attitude_control_DW.Integrator_DSTATE_g =
 8001ac8:	4a0c      	ldr	r2, [pc, #48]	; (8001afc <px4demo_attitude_control_initialize+0x3c>)
 8001aca:	6093      	str	r3, [r2, #8]

  /* InitializeConditions for DiscreteIntegrator: '<S186>/Integrator' */
  px4demo_attitude_control_DW.Integrator_DSTATE_b =
    px4demo_attitude_control_P.roll_rate_InitialConditionForIntegrator;
 8001acc:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <px4demo_attitude_control_initialize+0x38>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  px4demo_attitude_control_DW.Integrator_DSTATE_b =
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <px4demo_attitude_control_initialize+0x3c>)
 8001ad2:	60d3      	str	r3, [r2, #12]

  /* InitializeConditions for DiscreteIntegrator: '<S42>/Integrator' */
  px4demo_attitude_control_DW.Integrator_DSTATE_bd =
    px4demo_attitude_control_P.pitch_attitude_InitialConditionForIntegrator;
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <px4demo_attitude_control_initialize+0x38>)
 8001ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  px4demo_attitude_control_DW.Integrator_DSTATE_bd =
 8001ad8:	4a08      	ldr	r2, [pc, #32]	; (8001afc <px4demo_attitude_control_initialize+0x3c>)
 8001ada:	6113      	str	r3, [r2, #16]

  /* InitializeConditions for DiscreteIntegrator: '<S90>/Integrator' */
  px4demo_attitude_control_DW.Integrator_DSTATE_h =
    px4demo_attitude_control_P.pitch_rate_InitialConditionForIntegrator;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <px4demo_attitude_control_initialize+0x38>)
 8001ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  px4demo_attitude_control_DW.Integrator_DSTATE_h =
 8001ae0:	4a06      	ldr	r2, [pc, #24]	; (8001afc <px4demo_attitude_control_initialize+0x3c>)
 8001ae2:	6153      	str	r3, [r2, #20]

  /* InitializeConditions for DiscreteIntegrator: '<S234>/Integrator' */
  px4demo_attitude_control_DW.Integrator_DSTATE =
    px4demo_attitude_control_P.yaw_rate_InitialConditionForIntegrator;
 8001ae4:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <px4demo_attitude_control_initialize+0x38>)
 8001ae6:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
  px4demo_attitude_control_DW.Integrator_DSTATE =
 8001aea:	4a04      	ldr	r2, [pc, #16]	; (8001afc <px4demo_attitude_control_initialize+0x3c>)
 8001aec:	e9c2 3400 	strd	r3, r4, [r2]
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc90      	pop	{r4, r7}
 8001af6:	4770      	bx	lr
 8001af8:	20000000 	.word	0x20000000
 8001afc:	200003b8 	.word	0x200003b8

08001b00 <_ZN6I2CdevC1EP19__I2C_HandleTypeDef>:
*/

#include "I2Cdev.h"
using namespace std;

I2Cdev::I2Cdev(I2C_HandleTypeDef* hi2c)
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
{
	I2Cdev_hi2c = hi2c;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	601a      	str	r2, [r3, #0]
	//I2Cdev::readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;
}
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_ZN6I2Cdev8readByteEhhPht>:
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t I2Cdev::readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af02      	add	r7, sp, #8
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	72fb      	strb	r3, [r7, #11]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	72bb      	strb	r3, [r7, #10]
    return readBytes(devAddr, regAddr, 1, data, timeout);
 8001b30:	7aba      	ldrb	r2, [r7, #10]
 8001b32:	7af9      	ldrb	r1, [r7, #11]
 8001b34:	8b3b      	ldrh	r3, [r7, #24]
 8001b36:	9301      	str	r3, [sp, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f000 f805 	bl	8001b4e <_ZN6I2Cdev9readBytesEhhhPht>
 8001b44:	4603      	mov	r3, r0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <_ZN6I2Cdev9readBytesEhhhPht>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev::readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b086      	sub	sp, #24
 8001b52:	af02      	add	r7, sp, #8
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	4608      	mov	r0, r1
 8001b58:	4611      	mov	r1, r2
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	70fb      	strb	r3, [r7, #3]
 8001b60:	460b      	mov	r3, r1
 8001b62:	70bb      	strb	r3, [r7, #2]
 8001b64:	4613      	mov	r3, r2
 8001b66:	707b      	strb	r3, [r7, #1]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 8001b68:	8bbb      	ldrh	r3, [r7, #28]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <_ZN6I2Cdev9readBytesEhhhPht+0x24>
 8001b6e:	8bbb      	ldrh	r3, [r7, #28]
 8001b70:	e001      	b.n	8001b76 <_ZN6I2Cdev9readBytesEhhhPht+0x28>
 8001b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b76:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	b299      	uxth	r1, r3
 8001b84:	89fb      	ldrh	r3, [r7, #14]
 8001b86:	1cba      	adds	r2, r7, #2
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	f003 f916 	bl	8004dbc <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	78fb      	ldrb	r3, [r7, #3]
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	b299      	uxth	r1, r3
 8001b9c:	787b      	ldrb	r3, [r7, #1]
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	89fb      	ldrh	r3, [r7, #14]
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	f003 fa06 	bl	8004fb8 <HAL_I2C_Master_Receive>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	bf0c      	ite	eq
 8001bb2:	2301      	moveq	r3, #1
 8001bb4:	2300      	movne	r3, #0
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <_ZN6I2Cdev9readBytesEhhhPht+0x72>
 8001bbc:	787b      	ldrb	r3, [r7, #1]
 8001bbe:	e000      	b.n	8001bc2 <_ZN6I2Cdev9readBytesEhhhPht+0x74>
    return -1;
 8001bc0:	23ff      	movs	r3, #255	; 0xff
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <_ZN6I2Cdev8writeBitEhhhh>:
 * @param bitNum Bit position to write (0-7)
 * @param value New bit value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev::writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b086      	sub	sp, #24
 8001bce:	af02      	add	r7, sp, #8
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	4608      	mov	r0, r1
 8001bd4:	4611      	mov	r1, r2
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4603      	mov	r3, r0
 8001bda:	70fb      	strb	r3, [r7, #3]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	70bb      	strb	r3, [r7, #2]
 8001be0:	4613      	mov	r3, r2
 8001be2:	707b      	strb	r3, [r7, #1]
    uint8_t b;
    readByte(devAddr, regAddr, &b, I2CDEV_DEFAULT_READ_TIMEOUT);
 8001be4:	f107 000f 	add.w	r0, r7, #15
 8001be8:	78ba      	ldrb	r2, [r7, #2]
 8001bea:	78f9      	ldrb	r1, [r7, #3]
 8001bec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ff92 	bl	8001b1e <_ZN6I2Cdev8readByteEhhPht>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 8001bfa:	7e3b      	ldrb	r3, [r7, #24]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00a      	beq.n	8001c16 <_ZN6I2Cdev8writeBitEhhhh+0x4c>
 8001c00:	787b      	ldrb	r3, [r7, #1]
 8001c02:	2201      	movs	r2, #1
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	b25a      	sxtb	r2, r3
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	b25b      	sxtb	r3, r3
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	b25b      	sxtb	r3, r3
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	e00b      	b.n	8001c2e <_ZN6I2Cdev8writeBitEhhhh+0x64>
 8001c16:	787b      	ldrb	r3, [r7, #1]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	b25b      	sxtb	r3, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	b25a      	sxtb	r2, r3
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
 8001c26:	b25b      	sxtb	r3, r3
 8001c28:	4013      	ands	r3, r2
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	73fb      	strb	r3, [r7, #15]
    return writeByte(devAddr, regAddr, b);
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	78ba      	ldrb	r2, [r7, #2]
 8001c34:	78f9      	ldrb	r1, [r7, #3]
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f859 	bl	8001cee <_ZN6I2Cdev9writeByteEhhh>
 8001c3c:	4603      	mov	r3, r0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <_ZN6I2Cdev9writeBitsEhhhhh>:
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev::writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af02      	add	r7, sp, #8
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	4608      	mov	r0, r1
 8001c50:	4611      	mov	r1, r2
 8001c52:	461a      	mov	r2, r3
 8001c54:	4603      	mov	r3, r0
 8001c56:	70fb      	strb	r3, [r7, #3]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	70bb      	strb	r3, [r7, #2]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	707b      	strb	r3, [r7, #1]
    // 00011100 mask byte
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t b;
    if (readByte(devAddr, regAddr, &b, 100) != 0)
 8001c60:	f107 000f 	add.w	r0, r7, #15
 8001c64:	78ba      	ldrb	r2, [r7, #2]
 8001c66:	78f9      	ldrb	r1, [r7, #3]
 8001c68:	2364      	movs	r3, #100	; 0x64
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff ff55 	bl	8001b1e <_ZN6I2Cdev8readByteEhhPht>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	bf14      	ite	ne
 8001c7a:	2301      	movne	r3, #1
 8001c7c:	2300      	moveq	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d02f      	beq.n	8001ce4 <_ZN6I2Cdev9writeBitsEhhhhh+0x9e>
    {
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8001c84:	7e3b      	ldrb	r3, [r7, #24]
 8001c86:	2201      	movs	r2, #1
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	1e5a      	subs	r2, r3, #1
 8001c8e:	7879      	ldrb	r1, [r7, #1]
 8001c90:	7e3b      	ldrb	r3, [r7, #24]
 8001c92:	1acb      	subs	r3, r1, r3
 8001c94:	3301      	adds	r3, #1
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	73bb      	strb	r3, [r7, #14]
        data <<= (bitStart - length + 1); // shift data into correct position
 8001c9e:	7f3a      	ldrb	r2, [r7, #28]
 8001ca0:	7879      	ldrb	r1, [r7, #1]
 8001ca2:	7e3b      	ldrb	r3, [r7, #24]
 8001ca4:	1acb      	subs	r3, r1, r3
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	773b      	strb	r3, [r7, #28]
        data &= mask; // zero all non-important bits in data
 8001cae:	7bba      	ldrb	r2, [r7, #14]
 8001cb0:	7f3b      	ldrb	r3, [r7, #28]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	773b      	strb	r3, [r7, #28]
        b &= ~(mask); // zero all important bits in existing byte
 8001cb6:	7bbb      	ldrb	r3, [r7, #14]
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	b25a      	sxtb	r2, r3
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	73fb      	strb	r3, [r7, #15]
        b |= data; // combine data with existing byte
 8001cca:	7bfa      	ldrb	r2, [r7, #15]
 8001ccc:	7f3b      	ldrb	r3, [r7, #28]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	73fb      	strb	r3, [r7, #15]
        return writeByte(devAddr, regAddr, b);
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	78ba      	ldrb	r2, [r7, #2]
 8001cd8:	78f9      	ldrb	r1, [r7, #3]
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f807 	bl	8001cee <_ZN6I2Cdev9writeByteEhhh>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	e000      	b.n	8001ce6 <_ZN6I2Cdev9writeBitsEhhhhh+0xa0>
    }
    else
    {
        return 0;
 8001ce4:	2300      	movs	r3, #0
    }
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_ZN6I2Cdev9writeByteEhhh>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev::writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b084      	sub	sp, #16
 8001cf2:	af02      	add	r7, sp, #8
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	4608      	mov	r0, r1
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	70fb      	strb	r3, [r7, #3]
 8001d00:	460b      	mov	r3, r1
 8001d02:	70bb      	strb	r3, [r7, #2]
 8001d04:	4613      	mov	r3, r2
 8001d06:	707b      	strb	r3, [r7, #1]
    return writeBytes(devAddr, regAddr, 1, &data);
 8001d08:	78ba      	ldrb	r2, [r7, #2]
 8001d0a:	78f9      	ldrb	r1, [r7, #3]
 8001d0c:	1c7b      	adds	r3, r7, #1
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	2301      	movs	r3, #1
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f805 	bl	8001d22 <_ZN6I2Cdev10writeBytesEhhhPh>
 8001d18:	4603      	mov	r3, r0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <_ZN6I2Cdev10writeBytesEhhhPh>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev::writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t Size, uint8_t* pData)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b086      	sub	sp, #24
 8001d26:	af02      	add	r7, sp, #8
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	4608      	mov	r0, r1
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	461a      	mov	r2, r3
 8001d30:	4603      	mov	r3, r0
 8001d32:	70fb      	strb	r3, [r7, #3]
 8001d34:	460b      	mov	r3, r1
 8001d36:	70bb      	strb	r3, [r7, #2]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	707b      	strb	r3, [r7, #1]
    // Creating dynamic array to store regAddr + data in one buffer
    uint8_t * dynBuffer;
    dynBuffer = (uint8_t *) malloc(sizeof(uint8_t) * (Size+1));
 8001d3c:	787b      	ldrb	r3, [r7, #1]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	4618      	mov	r0, r3
 8001d42:	f008 f8d1 	bl	8009ee8 <malloc>
 8001d46:	4603      	mov	r3, r0
 8001d48:	60fb      	str	r3, [r7, #12]
    dynBuffer[0] = regAddr;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	78ba      	ldrb	r2, [r7, #2]
 8001d4e:	701a      	strb	r2, [r3, #0]

    // copy array
    memcpy(dynBuffer+1, pData, sizeof(uint8_t) * Size);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	3301      	adds	r3, #1
 8001d54:	787a      	ldrb	r2, [r7, #1]
 8001d56:	69b9      	ldr	r1, [r7, #24]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f008 f8d5 	bl	8009f08 <memcpy>

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, dynBuffer, Size+1, 1000);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6818      	ldr	r0, [r3, #0]
 8001d62:	78fb      	ldrb	r3, [r7, #3]
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	b299      	uxth	r1, r3
 8001d6a:	787b      	ldrb	r3, [r7, #1]
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	3301      	adds	r3, #1
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	f003 f81e 	bl	8004dbc <HAL_I2C_Master_Transmit>
 8001d80:	4603      	mov	r3, r0
 8001d82:	72fb      	strb	r3, [r7, #11]
    free(dynBuffer);
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f008 f8b7 	bl	8009ef8 <free>
    return status == HAL_OK;
 8001d8a:	7afb      	ldrb	r3, [r7, #11]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	bf0c      	ite	eq
 8001d90:	2301      	moveq	r3, #1
 8001d92:	2300      	movne	r3, #0
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	b29b      	uxth	r3, r3
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <_ZSt4atanf>:
  using ::atan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan(float __x)
  { return __builtin_atanf(__x); }
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001daa:	ed97 0a01 	vldr	s0, [r7, #4]
 8001dae:	f007 ff19 	bl	8009be4 <atanf>
 8001db2:	eef0 7a40 	vmov.f32	s15, s0
 8001db6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001dca:	ed97 0a01 	vldr	s0, [r7, #4]
 8001dce:	f008 f80b 	bl	8009de8 <sqrtf>
 8001dd2:	eef0 7a40 	vmov.f32	s15, s0
 8001dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <_ZN7MPU605011getMotionITEv>:
    MPU6050(I2C_HandleTypeDef *I2Cx, uint8_t address=MPU6050_DEFAULT_ADDRESS);

    void initialize();
    bool testConnection();

    inline void getMotionIT(){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af02      	add	r7, sp, #8
 8001de6:	6078      	str	r0, [r7, #4]
    	HAL_I2C_Mem_Read_IT(i2c.I2Cdev_hi2c, MPU6050_ADDR, MPU6050_RA_ACCEL_XOUT_H, 1, buffer, 14);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6818      	ldr	r0, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3349      	adds	r3, #73	; 0x49
 8001df0:	220e      	movs	r2, #14
 8001df2:	9201      	str	r2, [sp, #4]
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	2301      	movs	r3, #1
 8001df8:	223b      	movs	r2, #59	; 0x3b
 8001dfa:	21d0      	movs	r1, #208	; 0xd0
 8001dfc:	f003 fb02 	bl	8005404 <HAL_I2C_Mem_Read_IT>
    }
 8001e00:	bf00      	nop
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <_ZN7MPU605014updateMotionITEv>:
    inline void updateMotionIT(){
 8001e08:	b590      	push	{r4, r7, lr}
 8001e0a:	b08f      	sub	sp, #60	; 0x3c
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
    	static uint32_t lastTime = HAL_GetTick();
 8001e10:	4bc7      	ldr	r3, [pc, #796]	; (8002130 <_ZN7MPU605014updateMotionITEv+0x328>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d107      	bne.n	8001e2c <_ZN7MPU605014updateMotionITEv+0x24>
 8001e1c:	f001 fef4 	bl	8003c08 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	4bc4      	ldr	r3, [pc, #784]	; (8002134 <_ZN7MPU605014updateMotionITEv+0x32c>)
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	4bc2      	ldr	r3, [pc, #776]	; (8002130 <_ZN7MPU605014updateMotionITEv+0x328>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
    	float dt = (HAL_GetTick() - lastTime)/1000.0;
 8001e2c:	f001 feec 	bl	8003c08 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	4bc0      	ldr	r3, [pc, #768]	; (8002134 <_ZN7MPU605014updateMotionITEv+0x32c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fb73 	bl	8000524 <__aeabi_ui2d>
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	4bbd      	ldr	r3, [pc, #756]	; (8002138 <_ZN7MPU605014updateMotionITEv+0x330>)
 8001e44:	f7fe fd12 	bl	800086c <__aeabi_ddiv>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	460c      	mov	r4, r1
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	4621      	mov	r1, r4
 8001e50:	f7fe feba 	bl	8000bc8 <__aeabi_d2f>
 8001e54:	4603      	mov	r3, r0
 8001e56:	637b      	str	r3, [r7, #52]	; 0x34

    	int16_t temp;
    	rawAx = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	b21a      	sxth	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	839a      	strh	r2, [r3, #28]
    	rawAy = (((int16_t)buffer[2]) << 8) | buffer[3];
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8001e78:	021b      	lsls	r3, r3, #8
 8001e7a:	b21a      	sxth	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	83da      	strh	r2, [r3, #30]
    	rawAz = (((int16_t)buffer[4]) << 8) | buffer[5];
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	b21a      	sxth	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8001e9c:	b21b      	sxth	r3, r3
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	b21a      	sxth	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	841a      	strh	r2, [r3, #32]
    	temp = (int16_t) (buffer[6] << 8 | buffer[7]);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8001eac:	021b      	lsls	r3, r3, #8
 8001eae:	b21a      	sxth	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	867b      	strh	r3, [r7, #50]	; 0x32
    	rawGx = (((int16_t)buffer[8]) << 8) | buffer[9];
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ec2:	021b      	lsls	r3, r3, #8
 8001ec4:	b21a      	sxth	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	b21a      	sxth	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	845a      	strh	r2, [r3, #34]	; 0x22
    	rawGy = (((int16_t)buffer[10]) << 8) | buffer[11];
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	b21a      	sxth	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001ee6:	b21b      	sxth	r3, r3
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	b21a      	sxth	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	849a      	strh	r2, [r3, #36]	; 0x24
    	rawGz = (((int16_t)buffer[12]) << 8) | buffer[13];
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	b21a      	sxth	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001f00:	b21b      	sxth	r3, r3
 8001f02:	4313      	orrs	r3, r2
 8001f04:	b21a      	sxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	84da      	strh	r2, [r3, #38]	; 0x26

    	Ax = rawAx-baseAcX;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001f10:	461a      	mov	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	ee07 3a90 	vmov	s15, r3
 8001f1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	edc3 7a01 	vstr	s15, [r3, #4]
    	Ay = rawAy-baseAcY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	ee07 3a90 	vmov	s15, r3
 8001f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	edc3 7a02 	vstr	s15, [r3, #8]
    	Az = rawAz-(15384-baseAcZ);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8001f54:	f5c3 5370 	rsb	r3, r3, #15360	; 0x3c00
 8001f58:	3318      	adds	r3, #24
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	ee07 3a90 	vmov	s15, r3
 8001f60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	edc3 7a03 	vstr	s15, [r3, #12]
    	Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8001f6a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f76:	eddf 6a71 	vldr	s13, [pc, #452]	; 800213c <_ZN7MPU605014updateMotionITEv+0x334>
 8001f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7e:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8002140 <_ZN7MPU605014updateMotionITEv+0x338>
 8001f82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    	Gx = (rawGx-baseGyX) / 131.0;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001f92:	461a      	mov	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe fad1 	bl	8000544 <__aeabi_i2d>
 8001fa2:	a35f      	add	r3, pc, #380	; (adr r3, 8002120 <_ZN7MPU605014updateMotionITEv+0x318>)
 8001fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa8:	f7fe fc60 	bl	800086c <__aeabi_ddiv>
 8001fac:	4603      	mov	r3, r0
 8001fae:	460c      	mov	r4, r1
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	4621      	mov	r1, r4
 8001fb4:	f7fe fe08 	bl	8000bc8 <__aeabi_d2f>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	611a      	str	r2, [r3, #16]
    	Gy = (rawGy-baseGyY) / 131.0;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe fab8 	bl	8000544 <__aeabi_i2d>
 8001fd4:	a352      	add	r3, pc, #328	; (adr r3, 8002120 <_ZN7MPU605014updateMotionITEv+0x318>)
 8001fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fda:	f7fe fc47 	bl	800086c <__aeabi_ddiv>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	460c      	mov	r4, r1
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	4621      	mov	r1, r4
 8001fe6:	f7fe fdef 	bl	8000bc8 <__aeabi_d2f>
 8001fea:	4602      	mov	r2, r0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	615a      	str	r2, [r3, #20]
    	Gz = (rawGz-baseGyZ) / 131.0;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe fa9f 	bl	8000544 <__aeabi_i2d>
 8002006:	a346      	add	r3, pc, #280	; (adr r3, 8002120 <_ZN7MPU605014updateMotionITEv+0x318>)
 8002008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200c:	f7fe fc2e 	bl	800086c <__aeabi_ddiv>
 8002010:	4603      	mov	r3, r0
 8002012:	460c      	mov	r4, r1
 8002014:	4618      	mov	r0, r3
 8002016:	4621      	mov	r1, r4
 8002018:	f7fe fdd6 	bl	8000bc8 <__aeabi_d2f>
 800201c:	4602      	mov	r2, r0
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	619a      	str	r2, [r3, #24]
//    	printf("%d %d\r\n", rawAz, baseAcZ);

    	//cal Accel angle
		float accel_yz = sqrt(Ay*Ay + Az*Az);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	ed93 7a02 	vldr	s14, [r3, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	edd3 7a02 	vldr	s15, [r3, #8]
 800202e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	edd3 6a03 	vldr	s13, [r3, #12]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	edd3 7a03 	vldr	s15, [r3, #12]
 800203e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	f7ff feb9 	bl	8001dc0 <_ZSt4sqrtf>
 800204e:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
		float accel_xz = sqrt(Ax*Ax + Az*Az);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	ed93 7a01 	vldr	s14, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	edd3 7a01 	vldr	s15, [r3, #4]
 800205e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	edd3 6a03 	vldr	s13, [r3, #12]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	edd3 7a03 	vldr	s15, [r3, #12]
 800206e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002076:	eeb0 0a67 	vmov.f32	s0, s15
 800207a:	f7ff fea1 	bl	8001dc0 <_ZSt4sqrtf>
 800207e:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

		float aPitch = atan(-Ax / accel_yz)*RAD_TO_DEG;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	edd3 7a01 	vldr	s15, [r3, #4]
 8002088:	eeb1 7a67 	vneg.f32	s14, s15
 800208c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002090:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002094:	eeb0 0a66 	vmov.f32	s0, s13
 8002098:	f7ff fe82 	bl	8001da0 <_ZSt4atanf>
 800209c:	ee10 3a10 	vmov	r3, s0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7fe fa61 	bl	8000568 <__aeabi_f2d>
 80020a6:	a320      	add	r3, pc, #128	; (adr r3, 8002128 <_ZN7MPU605014updateMotionITEv+0x320>)
 80020a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ac:	f7fe fab4 	bl	8000618 <__aeabi_dmul>
 80020b0:	4603      	mov	r3, r0
 80020b2:	460c      	mov	r4, r1
 80020b4:	4618      	mov	r0, r3
 80020b6:	4621      	mov	r1, r4
 80020b8:	f7fe fd86 	bl	8000bc8 <__aeabi_d2f>
 80020bc:	4603      	mov	r3, r0
 80020be:	627b      	str	r3, [r7, #36]	; 0x24
		float aRoll = atan(Ay / accel_xz)*RAD_TO_DEG;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	ed93 7a02 	vldr	s14, [r3, #8]
 80020c6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80020ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80020ce:	eeb0 0a66 	vmov.f32	s0, s13
 80020d2:	f7ff fe65 	bl	8001da0 <_ZSt4atanf>
 80020d6:	ee10 3a10 	vmov	r3, s0
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe fa44 	bl	8000568 <__aeabi_f2d>
 80020e0:	a311      	add	r3, pc, #68	; (adr r3, 8002128 <_ZN7MPU605014updateMotionITEv+0x320>)
 80020e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e6:	f7fe fa97 	bl	8000618 <__aeabi_dmul>
 80020ea:	4603      	mov	r3, r0
 80020ec:	460c      	mov	r4, r1
 80020ee:	4618      	mov	r0, r3
 80020f0:	4621      	mov	r1, r4
 80020f2:	f7fe fd69 	bl	8000bc8 <__aeabi_d2f>
 80020f6:	4603      	mov	r3, r0
 80020f8:	623b      	str	r3, [r7, #32]

		//karman filter
		float temp_angle_x = roll + Gx*dt;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	edd3 6a04 	vldr	s13, [r3, #16]
 8002106:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800210a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800210e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002112:	edc7 7a07 	vstr	s15, [r7, #28]
		float temp_angle_y = pitch + Gy*dt;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800211c:	e012      	b.n	8002144 <_ZN7MPU605014updateMotionITEv+0x33c>
 800211e:	bf00      	nop
 8002120:	00000000 	.word	0x00000000
 8002124:	40606000 	.word	0x40606000
 8002128:	1a63c1f8 	.word	0x1a63c1f8
 800212c:	404ca5dc 	.word	0x404ca5dc
 8002130:	200002e0 	.word	0x200002e0
 8002134:	200002dc 	.word	0x200002dc
 8002138:	408f4000 	.word	0x408f4000
 800213c:	43aa0000 	.word	0x43aa0000
 8002140:	42121eb8 	.word	0x42121eb8
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	edd3 6a05 	vldr	s13, [r3, #20]
 800214a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800214e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002156:	edc7 7a06 	vstr	s15, [r7, #24]
		float temp_angle_z = yaw + Gz*dt;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	edd3 6a06 	vldr	s13, [r3, #24]
 8002166:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800216a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	edc7 7a05 	vstr	s15, [r7, #20]

		float curRoll = alpha*temp_angle_x + (1-alpha)*aRoll;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800217c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002180:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800218a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800218e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002192:	edd7 7a08 	vldr	s15, [r7, #32]
 8002196:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800219a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800219e:	edc7 7a04 	vstr	s15, [r7, #16]
		float curPitch = alpha*temp_angle_y + (1-alpha)*aPitch;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80021ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80021b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80021be:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80021c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ca:	edc7 7a03 	vstr	s15, [r7, #12]
		float curYaw = temp_angle_z;
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	60bb      	str	r3, [r7, #8]

		p = (curRoll - roll)/dt;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80021d8:	ed97 7a04 	vldr	s14, [r7, #16]
 80021dc:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021e0:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80021e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		q = (curPitch - pitch)/dt;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80021f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80021f8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021fc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		r = (curYaw - yaw)/dt;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002210:	ed97 7a02 	vldr	s14, [r7, #8]
 8002214:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002218:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800221c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

		roll = curRoll;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
		pitch = curPitch;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	635a      	str	r2, [r3, #52]	; 0x34
		yaw = curYaw;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	639a      	str	r2, [r3, #56]	; 0x38

		lastTime = HAL_GetTick();
 8002238:	f001 fce6 	bl	8003c08 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	4b03      	ldr	r3, [pc, #12]	; (800224c <_ZN7MPU605014updateMotionITEv+0x444>)
 8002240:	601a      	str	r2, [r3, #0]
    }
 8002242:	bf00      	nop
 8002244:	373c      	adds	r7, #60	; 0x3c
 8002246:	46bd      	mov	sp, r7
 8002248:	bd90      	pop	{r4, r7, pc}
 800224a:	bf00      	nop
 800224c:	200002dc 	.word	0x200002dc

08002250 <_Z10rt_OneStepv>:
__IO ITStatus flagControl = RESET;

volatile int IsrOverrun = 0;
static boolean_T OverrunFlag = 0;
void rt_OneStep(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* Check for overrun. Protect OverrunFlag against preemption */
  if (OverrunFlag++) {
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <_Z10rt_OneStepv+0x44>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	1c5a      	adds	r2, r3, #1
 800225a:	b2d1      	uxtb	r1, r2
 800225c:	4a0d      	ldr	r2, [pc, #52]	; (8002294 <_Z10rt_OneStepv+0x44>)
 800225e:	7011      	strb	r1, [r2, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	bf14      	ite	ne
 8002264:	2301      	movne	r3, #1
 8002266:	2300      	moveq	r3, #0
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d009      	beq.n	8002282 <_Z10rt_OneStepv+0x32>
    IsrOverrun = 1;
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <_Z10rt_OneStepv+0x48>)
 8002270:	2201      	movs	r2, #1
 8002272:	601a      	str	r2, [r3, #0]
    OverrunFlag--;
 8002274:	4b07      	ldr	r3, [pc, #28]	; (8002294 <_Z10rt_OneStepv+0x44>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	3b01      	subs	r3, #1
 800227a:	b2da      	uxtb	r2, r3
 800227c:	4b05      	ldr	r3, [pc, #20]	; (8002294 <_Z10rt_OneStepv+0x44>)
 800227e:	701a      	strb	r2, [r3, #0]
    return;
 8002280:	e007      	b.n	8002292 <_Z10rt_OneStepv+0x42>
  }

//  __enable_irq();
  px4demo_attitude_control_step();
 8002282:	f7fe fe71 	bl	8000f68 <px4demo_attitude_control_step>

  /* Get model outputs here */
//  __disable_irq();
  OverrunFlag--;
 8002286:	4b03      	ldr	r3, [pc, #12]	; (8002294 <_Z10rt_OneStepv+0x44>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	3b01      	subs	r3, #1
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4b01      	ldr	r3, [pc, #4]	; (8002294 <_Z10rt_OneStepv+0x44>)
 8002290:	701a      	strb	r2, [r3, #0]
}
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000360 	.word	0x20000360
 8002298:	2000035c 	.word	0x2000035c

0800229c <_Z8printOutP31ExtY_px4demo_attitude_control_T>:
extern ExtU_px4demo_attitude_control_T px4demo_attitude_control_U;

/* External outputs (root outports fed by signals with default storage) */
extern ExtY_px4demo_attitude_control_T px4demo_attitude_control_Y;

void printOut(ExtY_px4demo_attitude_control_T* obj){
 800229c:	b5b0      	push	{r4, r5, r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af04      	add	r7, sp, #16
 80022a2:	6078      	str	r0, [r7, #4]
	printf("%u, %u, %u, %u, %u, %u \r\n"
			, obj->PWM[0], obj->PWM[1], obj->PWM[2], obj->PWM[3], obj->PWM[4], obj->PWM[5]);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	885b      	ldrh	r3, [r3, #2]
	printf("%u, %u, %u, %u, %u, %u \r\n"
 80022a8:	4618      	mov	r0, r3
			, obj->PWM[0], obj->PWM[1], obj->PWM[2], obj->PWM[3], obj->PWM[4], obj->PWM[5]);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	889b      	ldrh	r3, [r3, #4]
	printf("%u, %u, %u, %u, %u, %u \r\n"
 80022ae:	461c      	mov	r4, r3
			, obj->PWM[0], obj->PWM[1], obj->PWM[2], obj->PWM[3], obj->PWM[4], obj->PWM[5]);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	88db      	ldrh	r3, [r3, #6]
	printf("%u, %u, %u, %u, %u, %u \r\n"
 80022b4:	461d      	mov	r5, r3
			, obj->PWM[0], obj->PWM[1], obj->PWM[2], obj->PWM[3], obj->PWM[4], obj->PWM[5]);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	891b      	ldrh	r3, [r3, #8]
	printf("%u, %u, %u, %u, %u, %u \r\n"
 80022ba:	461a      	mov	r2, r3
			, obj->PWM[0], obj->PWM[1], obj->PWM[2], obj->PWM[3], obj->PWM[4], obj->PWM[5]);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	895b      	ldrh	r3, [r3, #10]
	printf("%u, %u, %u, %u, %u, %u \r\n"
 80022c0:	4619      	mov	r1, r3
			, obj->PWM[0], obj->PWM[1], obj->PWM[2], obj->PWM[3], obj->PWM[4], obj->PWM[5]);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	899b      	ldrh	r3, [r3, #12]
	printf("%u, %u, %u, %u, %u, %u \r\n"
 80022c6:	9302      	str	r3, [sp, #8]
 80022c8:	9101      	str	r1, [sp, #4]
 80022ca:	9200      	str	r2, [sp, #0]
 80022cc:	462b      	mov	r3, r5
 80022ce:	4622      	mov	r2, r4
 80022d0:	4601      	mov	r1, r0
 80022d2:	4803      	ldr	r0, [pc, #12]	; (80022e0 <_Z8printOutP31ExtY_px4demo_attitude_control_T+0x44>)
 80022d4:	f008 fb30 	bl	800a938 <iprintf>
}
 80022d8:	bf00      	nop
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bdb0      	pop	{r4, r5, r7, pc}
 80022e0:	0800c798 	.word	0x0800c798

080022e4 <CppMain>:
	printf("%f, %f, %f, %f, %f, %u, %u, %u, %u, %u\r\n"
			, obj->phi, obj->theta, obj->p, obj->q, obj->r
			, obj->target_thrust, obj->target_roll, obj->target_pitch, obj->target_yaw, obj->armingControl);
}
void CppMain()
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0

	//cpp main

	printf("asdf\r\n");
 80022e8:	4858      	ldr	r0, [pc, #352]	; (800244c <CppMain+0x168>)
 80022ea:	f008 fb99 	bl	800aa20 <puts>

    /* mpu it start*/
	HAL_TIM_Base_Start_IT(&htim11);
 80022ee:	4858      	ldr	r0, [pc, #352]	; (8002450 <CppMain+0x16c>)
 80022f0:	f005 fe9d 	bl	800802e <HAL_TIM_Base_Start_IT>

	mpu.initialize();
 80022f4:	4857      	ldr	r0, [pc, #348]	; (8002454 <CppMain+0x170>)
 80022f6:	f000 f987 	bl	8002608 <_ZN7MPU605010initializeEv>

	/* Initialize variables */
	  stopRequested = false;
 80022fa:	4b57      	ldr	r3, [pc, #348]	; (8002458 <CppMain+0x174>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
	  runModel = false;
 8002300:	4b56      	ldr	r3, [pc, #344]	; (800245c <CppMain+0x178>)
 8002302:	2200      	movs	r2, #0
 8002304:	701a      	strb	r2, [r3, #0]
//	  SystemCoreClockUpdate();
	  rtmSetErrorStatus(px4demo_attitude_control_M, 0);
 8002306:	4b56      	ldr	r3, [pc, #344]	; (8002460 <CppMain+0x17c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
	  px4demo_attitude_control_initialize();
 800230e:	f7ff fbd7 	bl	8001ac0 <px4demo_attitude_control_initialize>
//	  ARMCM_SysTick_Config(modelBaseRate);
	  runModel =
	    rtmGetErrorStatus(px4demo_attitude_control_M) == (NULL);
 8002312:	4b53      	ldr	r3, [pc, #332]	; (8002460 <CppMain+0x17c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	bf0c      	ite	eq
 800231c:	2301      	moveq	r3, #1
 800231e:	2300      	movne	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	461a      	mov	r2, r3
	  runModel =
 8002324:	4b4d      	ldr	r3, [pc, #308]	; (800245c <CppMain+0x178>)
 8002326:	701a      	strb	r2, [r3, #0]

	while(1)
	{
		if(flagMpu == SET){ // mpu check
 8002328:	4b4e      	ldr	r3, [pc, #312]	; (8002464 <CppMain+0x180>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b01      	cmp	r3, #1
 8002330:	bf0c      	ite	eq
 8002332:	2301      	moveq	r3, #1
 8002334:	2300      	movne	r3, #0
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0f5      	beq.n	8002328 <CppMain+0x44>
			mpu.updateMotionIT();
 800233c:	4845      	ldr	r0, [pc, #276]	; (8002454 <CppMain+0x170>)
 800233e:	f7ff fd63 	bl	8001e08 <_ZN7MPU605014updateMotionITEv>
//			mpu.getData(&ax, &ay, &az, &gx, &gy, &gz);
//			calAccelAngle();
//			calGyroAngle();
//			calFilteredAngle();
//			printf("%f, %f, %f, %f, %f, %f\r\n", mpu.roll, mpu.pitch, mpu.yaw, mpu.p, mpu.q, mpu.r);
			flagMpu = RESET;
 8002342:	4b48      	ldr	r3, [pc, #288]	; (8002464 <CppMain+0x180>)
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]

//			mpu.printRawData();
			static uint8_t cnt = 0;
//			cnt++;
			if(cnt > 99){
 8002348:	4b47      	ldr	r3, [pc, #284]	; (8002468 <CppMain+0x184>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2b63      	cmp	r3, #99	; 0x63
 800234e:	d902      	bls.n	8002356 <CppMain+0x72>
//				printf("%f, %f, %f, %f, %f, %f\r\n", mpu.roll, mpu.pitch, mpu.yaw, mpu.p, mpu.q, mpu.r);
				cnt = 0;
 8002350:	4b45      	ldr	r3, [pc, #276]	; (8002468 <CppMain+0x184>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
			}

			if(runModel && cnt==1){
 8002356:	4b41      	ldr	r3, [pc, #260]	; (800245c <CppMain+0x178>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <CppMain+0x88>
 8002360:	4b41      	ldr	r3, [pc, #260]	; (8002468 <CppMain+0x184>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <CppMain+0x88>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <CppMain+0x8a>
 800236c:	2300      	movs	r3, #0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d068      	beq.n	8002444 <CppMain+0x160>
		    	px4demo_attitude_control_U = {mpu.roll*DEG2RAD, -mpu.pitch*DEG2RAD
 8002372:	4b38      	ldr	r3, [pc, #224]	; (8002454 <CppMain+0x170>)
 8002374:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002378:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800246c <CppMain+0x188>
 800237c:	ee67 5a87 	vmul.f32	s11, s15, s14
 8002380:	4b34      	ldr	r3, [pc, #208]	; (8002454 <CppMain+0x170>)
 8002382:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002386:	eef1 7a67 	vneg.f32	s15, s15
 800238a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800246c <CppMain+0x188>
 800238e:	ee27 6a87 	vmul.f32	s12, s15, s14
		    			 	 	 	 	 	 , 1500, 1500, 1500, 1500, 2000
											 , mpu.p*DEG2RAD, -mpu.q*DEG2RAD, -mpu.r*DEG2RAD};
 8002392:	4b30      	ldr	r3, [pc, #192]	; (8002454 <CppMain+0x170>)
 8002394:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002398:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800246c <CppMain+0x188>
 800239c:	ee67 6a87 	vmul.f32	s13, s15, s14
 80023a0:	4b2c      	ldr	r3, [pc, #176]	; (8002454 <CppMain+0x170>)
 80023a2:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80023a6:	eef1 7a67 	vneg.f32	s15, s15
 80023aa:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800246c <CppMain+0x188>
 80023ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80023b2:	4b28      	ldr	r3, [pc, #160]	; (8002454 <CppMain+0x170>)
 80023b4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80023b8:	eef1 7a67 	vneg.f32	s15, s15
 80023bc:	ed9f 5a2b 	vldr	s10, [pc, #172]	; 800246c <CppMain+0x188>
 80023c0:	ee67 7a85 	vmul.f32	s15, s15, s10
		    	px4demo_attitude_control_U = {mpu.roll*DEG2RAD, -mpu.pitch*DEG2RAD
 80023c4:	4b2a      	ldr	r3, [pc, #168]	; (8002470 <CppMain+0x18c>)
 80023c6:	edc3 5a00 	vstr	s11, [r3]
 80023ca:	4b29      	ldr	r3, [pc, #164]	; (8002470 <CppMain+0x18c>)
 80023cc:	ed83 6a01 	vstr	s12, [r3, #4]
 80023d0:	4b27      	ldr	r3, [pc, #156]	; (8002470 <CppMain+0x18c>)
 80023d2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80023d6:	811a      	strh	r2, [r3, #8]
 80023d8:	4b25      	ldr	r3, [pc, #148]	; (8002470 <CppMain+0x18c>)
 80023da:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80023de:	815a      	strh	r2, [r3, #10]
 80023e0:	4b23      	ldr	r3, [pc, #140]	; (8002470 <CppMain+0x18c>)
 80023e2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80023e6:	819a      	strh	r2, [r3, #12]
 80023e8:	4b21      	ldr	r3, [pc, #132]	; (8002470 <CppMain+0x18c>)
 80023ea:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80023ee:	81da      	strh	r2, [r3, #14]
 80023f0:	4b1f      	ldr	r3, [pc, #124]	; (8002470 <CppMain+0x18c>)
 80023f2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80023f6:	821a      	strh	r2, [r3, #16]
 80023f8:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <CppMain+0x18c>)
 80023fa:	edc3 6a05 	vstr	s13, [r3, #20]
 80023fe:	4b1c      	ldr	r3, [pc, #112]	; (8002470 <CppMain+0x18c>)
 8002400:	ed83 7a06 	vstr	s14, [r3, #24]
 8002404:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <CppMain+0x18c>)
 8002406:	edc3 7a07 	vstr	s15, [r3, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800240a:	b672      	cpsid	i

//		    		    	printIn(&px4demo_attitude_control_U);
		        __disable_irq();
		        rt_OneStep();
 800240c:	f7ff ff20 	bl	8002250 <_Z10rt_OneStepv>
  __ASM volatile ("cpsie i" : : : "memory");
 8002410:	b662      	cpsie	i

		  	    __enable_irq();
		  	    printOut(&px4demo_attitude_control_Y);
 8002412:	4818      	ldr	r0, [pc, #96]	; (8002474 <CppMain+0x190>)
 8002414:	f7ff ff42 	bl	800229c <_Z8printOutP31ExtY_px4demo_attitude_control_T>
		  	    stopRequested = !(
		  	                      rtmGetErrorStatus(px4demo_attitude_control_M) == (NULL));
 8002418:	4b11      	ldr	r3, [pc, #68]	; (8002460 <CppMain+0x17c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
		  	    stopRequested = !(
 800241e:	2b00      	cmp	r3, #0
 8002420:	bf14      	ite	ne
 8002422:	2301      	movne	r3, #1
 8002424:	2300      	moveq	r3, #0
 8002426:	b2db      	uxtb	r3, r3
 8002428:	461a      	mov	r2, r3
 800242a:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <CppMain+0x174>)
 800242c:	701a      	strb	r2, [r3, #0]
		  	    runModel = !(stopRequested);
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <CppMain+0x174>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b00      	cmp	r3, #0
 8002436:	bf0c      	ite	eq
 8002438:	2301      	moveq	r3, #1
 800243a:	2300      	movne	r3, #0
 800243c:	b2db      	uxtb	r3, r3
 800243e:	461a      	mov	r2, r3
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <CppMain+0x178>)
 8002442:	701a      	strb	r2, [r3, #0]
//		  	    flagControl = RESET;
			}
			cnt=1;
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <CppMain+0x184>)
 8002446:	2201      	movs	r2, #1
 8002448:	701a      	strb	r2, [r3, #0]
//	  	    stopRequested = !(
//	  	                      rtmGetErrorStatus(px4demo_attitude_control_M) == (NULL));
//	  	    runModel = !(stopRequested);
//	  	    flagControl = RESET;
//	    }
	}
 800244a:	e76d      	b.n	8002328 <CppMain+0x44>
 800244c:	0800c7e0 	.word	0x0800c7e0
 8002450:	2000053c 	.word	0x2000053c
 8002454:	200002f4 	.word	0x200002f4
 8002458:	20000361 	.word	0x20000361
 800245c:	20000362 	.word	0x20000362
 8002460:	0800c7e8 	.word	0x0800c7e8
 8002464:	20000358 	.word	0x20000358
 8002468:	20000363 	.word	0x20000363
 800246c:	3c8efa03 	.word	0x3c8efa03
 8002470:	20000378 	.word	0x20000378
 8002474:	200003d0 	.word	0x200003d0

08002478 <HAL_I2C_MemRxCpltCallback>:
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == I2C1){
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a07      	ldr	r2, [pc, #28]	; (80024a4 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d107      	bne.n	800249a <HAL_I2C_MemRxCpltCallback+0x22>
		flagMpu = SET;
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <HAL_I2C_MemRxCpltCallback+0x30>)
 800248c:	2201      	movs	r2, #1
 800248e:	701a      	strb	r2, [r3, #0]
		HAL_DMA_Abort_IT(hi2c->hdmatx);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002494:	4618      	mov	r0, r3
 8002496:	f001 fcf6 	bl	8003e86 <HAL_DMA_Abort_IT>
	}
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40005400 	.word	0x40005400
 80024a8:	20000358 	.word	0x20000358

080024ac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM11){ // 1000hz
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a11      	ldr	r2, [pc, #68]	; (8002500 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d11c      	bne.n	80024f8 <HAL_TIM_PeriodElapsedCallback+0x4c>
		static uint8_t imuTime = 0;
		imuTime++;
 80024be:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	3301      	adds	r3, #1
 80024c4:	b2da      	uxtb	r2, r3
 80024c6:	4b0f      	ldr	r3, [pc, #60]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80024c8:	701a      	strb	r2, [r3, #0]
		if(imuTime>16 && flagMpu == RESET){// 58.8hz
 80024ca:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b10      	cmp	r3, #16
 80024d0:	d906      	bls.n	80024e0 <HAL_TIM_PeriodElapsedCallback+0x34>
 80024d2:	4b0d      	ldr	r3, [pc, #52]	; (8002508 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <HAL_TIM_PeriodElapsedCallback+0x34>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <HAL_TIM_PeriodElapsedCallback+0x36>
 80024e0:	2300      	movs	r3, #0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d008      	beq.n	80024f8 <HAL_TIM_PeriodElapsedCallback+0x4c>
			mpu.getMotionIT();
 80024e6:	4809      	ldr	r0, [pc, #36]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x60>)
 80024e8:	f7ff fc7a 	bl	8001de0 <_ZN7MPU605011getMotionITEv>
			imuTime = 0;
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
			flagControl = SET;
 80024f2:	4b07      	ldr	r3, [pc, #28]	; (8002510 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40014800 	.word	0x40014800
 8002504:	20000364 	.word	0x20000364
 8002508:	20000358 	.word	0x20000358
 800250c:	200002f4 	.word	0x200002f4
 8002510:	20000359 	.word	0x20000359

08002514 <_Z41__static_initialization_and_destruction_0ii>:
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d139      	bne.n	8002598 <_Z41__static_initialization_and_destruction_0ii+0x84>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800252a:	4293      	cmp	r3, r2
 800252c:	d134      	bne.n	8002598 <_Z41__static_initialization_and_destruction_0ii+0x84>
int delt_t = 0; // used to control display output rate
int count = 0;  // used to control display output rate

// parameters for 6 DoF sensor fusion calculations
float PI = 3.14159265358979323846f;
float GyroMeasError = PI * (60.0f / 180.0f);     // gyroscope measurement error in rads/s (start at 60 deg/s), then reduce after ~10 s to 3
 800252e:	4b1c      	ldr	r3, [pc, #112]	; (80025a0 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002530:	edd3 7a00 	vldr	s15, [r3]
 8002534:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80025a4 <_Z41__static_initialization_and_destruction_0ii+0x90>
 8002538:	ee67 7a87 	vmul.f32	s15, s15, s14
 800253c:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800253e:	edc3 7a00 	vstr	s15, [r3]
float beta = sqrt(3.0f / 4.0f) * GyroMeasError;  // compute beta
 8002542:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8002546:	f7ff fc3b 	bl	8001dc0 <_ZSt4sqrtf>
 800254a:	eeb0 7a40 	vmov.f32	s14, s0
 800254e:	4b16      	ldr	r3, [pc, #88]	; (80025a8 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800255a:	edc3 7a00 	vstr	s15, [r3]
float GyroMeasDrift = PI * (1.0f / 180.0f);      // gyroscope measurement drift in rad/s/s (start at 0.0 deg/s/s)
 800255e:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002560:	edd3 7a00 	vldr	s15, [r3]
 8002564:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80025b0 <_Z41__static_initialization_and_destruction_0ii+0x9c>
 8002568:	ee67 7a87 	vmul.f32	s15, s15, s14
 800256c:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800256e:	edc3 7a00 	vstr	s15, [r3]
float zeta = sqrt(3.0f / 4.0f) * GyroMeasDrift;  // compute zeta, the other free parameter in the Madgwick scheme usually set to a small or zero value
 8002572:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8002576:	f7ff fc23 	bl	8001dc0 <_ZSt4sqrtf>
 800257a:	eeb0 7a40 	vmov.f32	s14, s0
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8002580:	edd3 7a00 	vldr	s15, [r3]
 8002584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800258a:	edc3 7a00 	vstr	s15, [r3]
MPU6050 mpu(&hi2c1);
 800258e:	2268      	movs	r2, #104	; 0x68
 8002590:	490a      	ldr	r1, [pc, #40]	; (80025bc <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8002592:	480b      	ldr	r0, [pc, #44]	; (80025c0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8002594:	f000 f81e 	bl	80025d4 <_ZN7MPU6050C1EP19__I2C_HandleTypeDefh>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	200000e0 	.word	0x200000e0
 80025a4:	3eaaaaab 	.word	0x3eaaaaab
 80025a8:	200002e4 	.word	0x200002e4
 80025ac:	200002e8 	.word	0x200002e8
 80025b0:	3bb60b61 	.word	0x3bb60b61
 80025b4:	200002ec 	.word	0x200002ec
 80025b8:	200002f0 	.word	0x200002f0
 80025bc:	20000428 	.word	0x20000428
 80025c0:	200002f4 	.word	0x200002f4

080025c4 <_GLOBAL__sub_I_stm_millis>:
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80025cc:	2001      	movs	r0, #1
 80025ce:	f7ff ffa1 	bl	8002514 <_Z41__static_initialization_and_destruction_0ii>
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <_ZN7MPU6050C1EP19__I2C_HandleTypeDefh>:
//	y = *(float*)&i;
//	y = y * (1.5f - (halfx * y * y));
//	return y;
//}

MPU6050::MPU6050(I2C_HandleTypeDef *I2Cx, uint8_t address)
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	4613      	mov	r3, r2
 80025e0:	71fb      	strb	r3, [r7, #7]
: i2c(I2Cx)
, devAddr(address)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff fa8a 	bl	8001b00 <_ZN6I2CdevC1EP19__I2C_HandleTypeDef>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4a05      	ldr	r2, [pc, #20]	; (8002604 <_ZN7MPU6050C1EP19__I2C_HandleTypeDefh+0x30>)
 80025f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	79fa      	ldrb	r2, [r7, #7]
 80025f6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
{
}
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	3f75c28f 	.word	0x3f75c28f

08002608 <_ZN7MPU605010initializeEv>:

void MPU6050::initialize(){
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
    setClockSource(MPU6050_CLOCK_PLL_XGYRO);
 8002610:	2101      	movs	r1, #1
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 f87f 	bl	8002716 <_ZN7MPU605014setClockSourceEh>
    setFullScaleGyroRange(MPU6050_GYRO_FS_250);
 8002618:	2100      	movs	r1, #0
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f891 	bl	8002742 <_ZN7MPU605021setFullScaleGyroRangeEh>
    setFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 8002620:	2100      	movs	r1, #0
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f8a3 	bl	800276e <_ZN7MPU605022setFullScaleAccelRangeEh>
    setSleepEnabled(false); // thanks to Jack Elston for pointing this one out!
 8002628:	2100      	movs	r1, #0
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 f8b5 	bl	800279a <_ZN7MPU605015setSleepEnabledEb>
    setDLPFMode(2);
 8002630:	2102      	movs	r1, #2
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f996 	bl	8002964 <_ZN7MPU605011setDLPFModeEh>
    setRate(2);
 8002638:	2102      	movs	r1, #2
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f9a8 	bl	8002990 <_ZN7MPU60507setRateEh>
	CalibAccelGyro();
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f8bf 	bl	80027c4 <_ZN7MPU605014CalibAccelGyroEv>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <_ZN7MPU605015updateRawMotionEv>:
bool MPU6050::testConnection(){
	return getDeviceID() == 0x34;
}
void MPU6050::updateRawMotion(){
 800264e:	b580      	push	{r7, lr}
 8002650:	b084      	sub	sp, #16
 8002652:	af02      	add	r7, sp, #8
 8002654:	6078      	str	r0, [r7, #4]
    i2c.readBytes(devAddr, MPU6050_RA_ACCEL_XOUT_H, 14, buffer);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3349      	adds	r3, #73	; 0x49
 8002662:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002666:	9201      	str	r2, [sp, #4]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	230e      	movs	r3, #14
 800266c:	223b      	movs	r2, #59	; 0x3b
 800266e:	f7ff fa6e 	bl	8001b4e <_ZN6I2Cdev9readBytesEhhhPht>
    rawAx = (((int16_t)buffer[0]) << 8) | buffer[1];
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8002678:	021b      	lsls	r3, r3, #8
 800267a:	b21a      	sxth	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8002682:	b21b      	sxth	r3, r3
 8002684:	4313      	orrs	r3, r2
 8002686:	b21a      	sxth	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	839a      	strh	r2, [r3, #28]
    rawAy = (((int16_t)buffer[2]) << 8) | buffer[3];
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800269c:	b21b      	sxth	r3, r3
 800269e:	4313      	orrs	r3, r2
 80026a0:	b21a      	sxth	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	83da      	strh	r2, [r3, #30]
    rawAz = (((int16_t)buffer[4]) << 8) | buffer[5];
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80026ac:	021b      	lsls	r3, r3, #8
 80026ae:	b21a      	sxth	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80026b6:	b21b      	sxth	r3, r3
 80026b8:	4313      	orrs	r3, r2
 80026ba:	b21a      	sxth	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	841a      	strh	r2, [r3, #32]
    rawGx = (((int16_t)buffer[8]) << 8) | buffer[9];
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	b21a      	sxth	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80026d0:	b21b      	sxth	r3, r3
 80026d2:	4313      	orrs	r3, r2
 80026d4:	b21a      	sxth	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	845a      	strh	r2, [r3, #34]	; 0x22
    rawGy = (((int16_t)buffer[10]) << 8) | buffer[11];
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80026e0:	021b      	lsls	r3, r3, #8
 80026e2:	b21a      	sxth	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80026ea:	b21b      	sxth	r3, r3
 80026ec:	4313      	orrs	r3, r2
 80026ee:	b21a      	sxth	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	849a      	strh	r2, [r3, #36]	; 0x24
    rawGz = (((int16_t)buffer[12]) << 8) | buffer[13];
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80026fa:	021b      	lsls	r3, r3, #8
 80026fc:	b21a      	sxth	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8002704:	b21b      	sxth	r3, r3
 8002706:	4313      	orrs	r3, r2
 8002708:	b21a      	sxth	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	84da      	strh	r2, [r3, #38]	; 0x26
}
 800270e:	bf00      	nop
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_ZN7MPU605014setClockSourceEh>:

// initialize function
void MPU6050::setClockSource(uint8_t source) {
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af02      	add	r7, sp, #8
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	70fb      	strb	r3, [r7, #3]
    i2c.writeBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	9301      	str	r3, [sp, #4]
 800272e:	2303      	movs	r3, #3
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	2302      	movs	r3, #2
 8002734:	226b      	movs	r2, #107	; 0x6b
 8002736:	f7ff fa86 	bl	8001c46 <_ZN6I2Cdev9writeBitsEhhhhh>
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <_ZN7MPU605021setFullScaleGyroRangeEh>:
void MPU6050::setFullScaleGyroRange(uint8_t range) {
 8002742:	b580      	push	{r7, lr}
 8002744:	b084      	sub	sp, #16
 8002746:	af02      	add	r7, sp, #8
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	460b      	mov	r3, r1
 800274c:	70fb      	strb	r3, [r7, #3]
    i2c.writeBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	9301      	str	r3, [sp, #4]
 800275a:	2302      	movs	r3, #2
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	2304      	movs	r3, #4
 8002760:	221b      	movs	r2, #27
 8002762:	f7ff fa70 	bl	8001c46 <_ZN6I2Cdev9writeBitsEhhhhh>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <_ZN7MPU605022setFullScaleAccelRangeEh>:
void MPU6050::setFullScaleAccelRange(uint8_t range) {
 800276e:	b580      	push	{r7, lr}
 8002770:	b084      	sub	sp, #16
 8002772:	af02      	add	r7, sp, #8
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	460b      	mov	r3, r1
 8002778:	70fb      	strb	r3, [r7, #3]
    i2c.writeBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 8002782:	78fb      	ldrb	r3, [r7, #3]
 8002784:	9301      	str	r3, [sp, #4]
 8002786:	2302      	movs	r3, #2
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	2304      	movs	r3, #4
 800278c:	221c      	movs	r2, #28
 800278e:	f7ff fa5a 	bl	8001c46 <_ZN6I2Cdev9writeBitsEhhhhh>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <_ZN7MPU605015setSleepEnabledEb>:
void MPU6050::setSleepEnabled(bool enabled) {
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af02      	add	r7, sp, #8
 80027a0:	6078      	str	r0, [r7, #4]
 80027a2:	460b      	mov	r3, r1
 80027a4:	70fb      	strb	r3, [r7, #3]
    i2c.writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 80027ae:	78fb      	ldrb	r3, [r7, #3]
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2306      	movs	r3, #6
 80027b4:	226b      	movs	r2, #107	; 0x6b
 80027b6:	f7ff fa08 	bl	8001bca <_ZN6I2Cdev8writeBitEhhhh>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <_ZN7MPU605014CalibAccelGyroEv>:

// calibration
void MPU6050::CalibAccelGyro(){
 80027c4:	b590      	push	{r4, r7, lr}
 80027c6:	b08b      	sub	sp, #44	; 0x2c
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
	int32_t sumAcX = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t sumAcY = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	623b      	str	r3, [r7, #32]
	int32_t sumAcZ = 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61fb      	str	r3, [r7, #28]
	int32_t sumGyX = 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	61bb      	str	r3, [r7, #24]
	int32_t sumGyY = 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
	int32_t sumGyZ = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
    for(int i=0; i<10; i++)
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2b09      	cmp	r3, #9
 80027ec:	dc09      	bgt.n	8002802 <_ZN7MPU605014CalibAccelGyroEv+0x3e>
	{
		 updateRawMotion();
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff ff2d 	bl	800264e <_ZN7MPU605015updateRawMotionEv>
		 HAL_Delay(100);
 80027f4:	2064      	movs	r0, #100	; 0x64
 80027f6:	f001 fa13 	bl	8003c20 <HAL_Delay>
    for(int i=0; i<10; i++)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	3301      	adds	r3, #1
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	e7f2      	b.n	80027e8 <_ZN7MPU605014CalibAccelGyroEv+0x24>
	}
//	printf("raw : \r\n", baseGyX, baseGyY, baseGyZ);
    for(int i=0; i<10; i++)
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	2b09      	cmp	r3, #9
 800280a:	dc33      	bgt.n	8002874 <_ZN7MPU605014CalibAccelGyroEv+0xb0>
	{
//    	printf("%d, %d, %d\r\n", rawGx, rawGy, rawGz);
		 updateRawMotion();
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff ff1e 	bl	800264e <_ZN7MPU605015updateRawMotionEv>
		 sumAcX += rawAx;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8002818:	461a      	mov	r2, r3
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	4413      	add	r3, r2
 800281e:	627b      	str	r3, [r7, #36]	; 0x24
		 sumAcY += rawAy;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002826:	461a      	mov	r2, r3
 8002828:	6a3b      	ldr	r3, [r7, #32]
 800282a:	4413      	add	r3, r2
 800282c:	623b      	str	r3, [r7, #32]
		 sumAcZ += rawAz;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002834:	461a      	mov	r2, r3
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	4413      	add	r3, r2
 800283a:	61fb      	str	r3, [r7, #28]
		 sumGyX += rawGx;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002842:	461a      	mov	r2, r3
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	4413      	add	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
		 sumGyY += rawGy;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8002850:	461a      	mov	r2, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	4413      	add	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
		 sumGyZ += rawGz;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800285e:	461a      	mov	r2, r3
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4413      	add	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
//		printf("%d\r\n", rawAz);
		 HAL_Delay(100);
 8002866:	2064      	movs	r0, #100	; 0x64
 8002868:	f001 f9da 	bl	8003c20 <HAL_Delay>
    for(int i=0; i<10; i++)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	3301      	adds	r3, #1
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	e7c8      	b.n	8002806 <_ZN7MPU605014CalibAccelGyroEv+0x42>
	}
	baseAcX = sumAcX / 10.0;
 8002874:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002876:	f7fd fe65 	bl	8000544 <__aeabi_i2d>
 800287a:	f04f 0200 	mov.w	r2, #0
 800287e:	4b38      	ldr	r3, [pc, #224]	; (8002960 <_ZN7MPU605014CalibAccelGyroEv+0x19c>)
 8002880:	f7fd fff4 	bl	800086c <__aeabi_ddiv>
 8002884:	4603      	mov	r3, r0
 8002886:	460c      	mov	r4, r1
 8002888:	4618      	mov	r0, r3
 800288a:	4621      	mov	r1, r4
 800288c:	f7fe f974 	bl	8000b78 <__aeabi_d2iz>
 8002890:	4603      	mov	r3, r0
 8002892:	b21a      	sxth	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	baseAcY = sumAcY / 10.0;
 800289a:	6a38      	ldr	r0, [r7, #32]
 800289c:	f7fd fe52 	bl	8000544 <__aeabi_i2d>
 80028a0:	f04f 0200 	mov.w	r2, #0
 80028a4:	4b2e      	ldr	r3, [pc, #184]	; (8002960 <_ZN7MPU605014CalibAccelGyroEv+0x19c>)
 80028a6:	f7fd ffe1 	bl	800086c <__aeabi_ddiv>
 80028aa:	4603      	mov	r3, r0
 80028ac:	460c      	mov	r4, r1
 80028ae:	4618      	mov	r0, r3
 80028b0:	4621      	mov	r1, r4
 80028b2:	f7fe f961 	bl	8000b78 <__aeabi_d2iz>
 80028b6:	4603      	mov	r3, r0
 80028b8:	b21a      	sxth	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	baseAcZ = sumAcZ / 10.0;
 80028c0:	69f8      	ldr	r0, [r7, #28]
 80028c2:	f7fd fe3f 	bl	8000544 <__aeabi_i2d>
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	4b25      	ldr	r3, [pc, #148]	; (8002960 <_ZN7MPU605014CalibAccelGyroEv+0x19c>)
 80028cc:	f7fd ffce 	bl	800086c <__aeabi_ddiv>
 80028d0:	4603      	mov	r3, r0
 80028d2:	460c      	mov	r4, r1
 80028d4:	4618      	mov	r0, r3
 80028d6:	4621      	mov	r1, r4
 80028d8:	f7fe f94e 	bl	8000b78 <__aeabi_d2iz>
 80028dc:	4603      	mov	r3, r0
 80028de:	b21a      	sxth	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	baseGyX = sumGyX / 10.0;
 80028e6:	69b8      	ldr	r0, [r7, #24]
 80028e8:	f7fd fe2c 	bl	8000544 <__aeabi_i2d>
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	4b1b      	ldr	r3, [pc, #108]	; (8002960 <_ZN7MPU605014CalibAccelGyroEv+0x19c>)
 80028f2:	f7fd ffbb 	bl	800086c <__aeabi_ddiv>
 80028f6:	4603      	mov	r3, r0
 80028f8:	460c      	mov	r4, r1
 80028fa:	4618      	mov	r0, r3
 80028fc:	4621      	mov	r1, r4
 80028fe:	f7fe f93b 	bl	8000b78 <__aeabi_d2iz>
 8002902:	4603      	mov	r3, r0
 8002904:	b21a      	sxth	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	baseGyY = sumGyY / 10.0;
 800290c:	6978      	ldr	r0, [r7, #20]
 800290e:	f7fd fe19 	bl	8000544 <__aeabi_i2d>
 8002912:	f04f 0200 	mov.w	r2, #0
 8002916:	4b12      	ldr	r3, [pc, #72]	; (8002960 <_ZN7MPU605014CalibAccelGyroEv+0x19c>)
 8002918:	f7fd ffa8 	bl	800086c <__aeabi_ddiv>
 800291c:	4603      	mov	r3, r0
 800291e:	460c      	mov	r4, r1
 8002920:	4618      	mov	r0, r3
 8002922:	4621      	mov	r1, r4
 8002924:	f7fe f928 	bl	8000b78 <__aeabi_d2iz>
 8002928:	4603      	mov	r3, r0
 800292a:	b21a      	sxth	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	baseGyZ = sumGyZ / 10.0;
 8002932:	6938      	ldr	r0, [r7, #16]
 8002934:	f7fd fe06 	bl	8000544 <__aeabi_i2d>
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	4b08      	ldr	r3, [pc, #32]	; (8002960 <_ZN7MPU605014CalibAccelGyroEv+0x19c>)
 800293e:	f7fd ff95 	bl	800086c <__aeabi_ddiv>
 8002942:	4603      	mov	r3, r0
 8002944:	460c      	mov	r4, r1
 8002946:	4618      	mov	r0, r3
 8002948:	4621      	mov	r1, r4
 800294a:	f7fe f915 	bl	8000b78 <__aeabi_d2iz>
 800294e:	4603      	mov	r3, r0
 8002950:	b21a      	sxth	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
//	printf("%d\r\n", baseAcZ);
}
 8002958:	bf00      	nop
 800295a:	372c      	adds	r7, #44	; 0x2c
 800295c:	46bd      	mov	sp, r7
 800295e:	bd90      	pop	{r4, r7, pc}
 8002960:	40240000 	.word	0x40240000

08002964 <_ZN7MPU605011setDLPFModeEh>:
uint8_t MPU6050::getDLPFMode() {
    i2c.readBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, buffer);
    return buffer[0];
}

void MPU6050::setDLPFMode(uint8_t mode) {
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af02      	add	r7, sp, #8
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	70fb      	strb	r3, [r7, #3]
    i2c.writeBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, mode);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 8002978:	78fb      	ldrb	r3, [r7, #3]
 800297a:	9301      	str	r3, [sp, #4]
 800297c:	2303      	movs	r3, #3
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2302      	movs	r3, #2
 8002982:	221a      	movs	r2, #26
 8002984:	f7ff f95f 	bl	8001c46 <_ZN6I2Cdev9writeBitsEhhhhh>
}
 8002988:	bf00      	nop
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <_ZN7MPU60507setRateEh>:

void MPU6050::setRate(uint8_t rate) {
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	70fb      	strb	r3, [r7, #3]
    i2c.writeByte(devAddr, MPU6050_RA_SMPLRT_DIV, rate);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	2219      	movs	r2, #25
 80029a8:	f7ff f9a1 	bl	8001cee <_ZN6I2Cdev9writeByteEhhh>
}
 80029ac:	bf00      	nop
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0

  heth.Instance = ETH;
 80029b8:	4b1c      	ldr	r3, [pc, #112]	; (8002a2c <MX_ETH_Init+0x78>)
 80029ba:	4a1d      	ldr	r2, [pc, #116]	; (8002a30 <MX_ETH_Init+0x7c>)
 80029bc:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80029be:	4b1b      	ldr	r3, [pc, #108]	; (8002a2c <MX_ETH_Init+0x78>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80029c4:	4b19      	ldr	r3, [pc, #100]	; (8002a2c <MX_ETH_Init+0x78>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	821a      	strh	r2, [r3, #16]
  heth.Init.MACAddr[0] =   0x00;
 80029ca:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <MX_ETH_Init+0x78>)
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	2200      	movs	r2, #0
 80029d0:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 80029d2:	4b16      	ldr	r3, [pc, #88]	; (8002a2c <MX_ETH_Init+0x78>)
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	3301      	adds	r3, #1
 80029d8:	2280      	movs	r2, #128	; 0x80
 80029da:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 80029dc:	4b13      	ldr	r3, [pc, #76]	; (8002a2c <MX_ETH_Init+0x78>)
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	3302      	adds	r3, #2
 80029e2:	22e1      	movs	r2, #225	; 0xe1
 80029e4:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 80029e6:	4b11      	ldr	r3, [pc, #68]	; (8002a2c <MX_ETH_Init+0x78>)
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	3303      	adds	r3, #3
 80029ec:	2200      	movs	r2, #0
 80029ee:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 80029f0:	4b0e      	ldr	r3, [pc, #56]	; (8002a2c <MX_ETH_Init+0x78>)
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	3304      	adds	r3, #4
 80029f6:	2200      	movs	r2, #0
 80029f8:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 80029fa:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <MX_ETH_Init+0x78>)
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	3305      	adds	r3, #5
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8002a04:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <MX_ETH_Init+0x78>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8002a0a:	4b08      	ldr	r3, [pc, #32]	; (8002a2c <MX_ETH_Init+0x78>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8002a10:	4b06      	ldr	r3, [pc, #24]	; (8002a2c <MX_ETH_Init+0x78>)
 8002a12:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a16:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002a18:	4804      	ldr	r0, [pc, #16]	; (8002a2c <MX_ETH_Init+0x78>)
 8002a1a:	f001 fa65 	bl	8003ee8 <HAL_ETH_Init>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <MX_ETH_Init+0x74>
  {
    Error_Handler();
 8002a24:	f000 fadc 	bl	8002fe0 <Error_Handler>
  }

}
 8002a28:	bf00      	nop
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	200003e0 	.word	0x200003e0
 8002a30:	40028000 	.word	0x40028000

08002a34 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08e      	sub	sp, #56	; 0x38
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a55      	ldr	r2, [pc, #340]	; (8002ba8 <HAL_ETH_MspInit+0x174>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	f040 80a4 	bne.w	8002ba0 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002a58:	2300      	movs	r3, #0
 8002a5a:	623b      	str	r3, [r7, #32]
 8002a5c:	4b53      	ldr	r3, [pc, #332]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a60:	4a52      	ldr	r2, [pc, #328]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a62:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a66:	6313      	str	r3, [r2, #48]	; 0x30
 8002a68:	4b50      	ldr	r3, [pc, #320]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a70:	623b      	str	r3, [r7, #32]
 8002a72:	6a3b      	ldr	r3, [r7, #32]
 8002a74:	2300      	movs	r3, #0
 8002a76:	61fb      	str	r3, [r7, #28]
 8002a78:	4b4c      	ldr	r3, [pc, #304]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7c:	4a4b      	ldr	r2, [pc, #300]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a82:	6313      	str	r3, [r2, #48]	; 0x30
 8002a84:	4b49      	ldr	r3, [pc, #292]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a8c:	61fb      	str	r3, [r7, #28]
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	2300      	movs	r3, #0
 8002a92:	61bb      	str	r3, [r7, #24]
 8002a94:	4b45      	ldr	r3, [pc, #276]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a98:	4a44      	ldr	r2, [pc, #272]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002a9a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa0:	4b42      	ldr	r3, [pc, #264]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aa8:	61bb      	str	r3, [r7, #24]
 8002aaa:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	4b3e      	ldr	r3, [pc, #248]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab4:	4a3d      	ldr	r2, [pc, #244]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002ab6:	f043 0304 	orr.w	r3, r3, #4
 8002aba:	6313      	str	r3, [r2, #48]	; 0x30
 8002abc:	4b3b      	ldr	r3, [pc, #236]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac8:	2300      	movs	r3, #0
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	4b37      	ldr	r3, [pc, #220]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	4a36      	ldr	r2, [pc, #216]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002ad2:	f043 0301 	orr.w	r3, r3, #1
 8002ad6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad8:	4b34      	ldr	r3, [pc, #208]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	4b30      	ldr	r3, [pc, #192]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	4a2f      	ldr	r2, [pc, #188]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002aee:	f043 0302 	orr.w	r3, r3, #2
 8002af2:	6313      	str	r3, [r2, #48]	; 0x30
 8002af4:	4b2d      	ldr	r3, [pc, #180]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b00:	2300      	movs	r3, #0
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	4b29      	ldr	r3, [pc, #164]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b08:	4a28      	ldr	r2, [pc, #160]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b0e:	6313      	str	r3, [r2, #48]	; 0x30
 8002b10:	4b26      	ldr	r3, [pc, #152]	; (8002bac <HAL_ETH_MspInit+0x178>)
 8002b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002b1c:	2332      	movs	r3, #50	; 0x32
 8002b1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b20:	2302      	movs	r3, #2
 8002b22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b2c:	230b      	movs	r3, #11
 8002b2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b34:	4619      	mov	r1, r3
 8002b36:	481e      	ldr	r0, [pc, #120]	; (8002bb0 <HAL_ETH_MspInit+0x17c>)
 8002b38:	f001 fe44 	bl	80047c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002b3c:	2386      	movs	r3, #134	; 0x86
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b40:	2302      	movs	r3, #2
 8002b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b4c:	230b      	movs	r3, #11
 8002b4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b54:	4619      	mov	r1, r3
 8002b56:	4817      	ldr	r0, [pc, #92]	; (8002bb4 <HAL_ETH_MspInit+0x180>)
 8002b58:	f001 fe34 	bl	80047c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002b5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b62:	2302      	movs	r3, #2
 8002b64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b6e:	230b      	movs	r3, #11
 8002b70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b76:	4619      	mov	r1, r3
 8002b78:	480f      	ldr	r0, [pc, #60]	; (8002bb8 <HAL_ETH_MspInit+0x184>)
 8002b7a:	f001 fe23 	bl	80047c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002b7e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002b82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b84:	2302      	movs	r3, #2
 8002b86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b90:	230b      	movs	r3, #11
 8002b92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4808      	ldr	r0, [pc, #32]	; (8002bbc <HAL_ETH_MspInit+0x188>)
 8002b9c:	f001 fe12 	bl	80047c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	3738      	adds	r7, #56	; 0x38
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40028000 	.word	0x40028000
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40020800 	.word	0x40020800
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	40020400 	.word	0x40020400
 8002bbc:	40021800 	.word	0x40021800

08002bc0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08e      	sub	sp, #56	; 0x38
 8002bc4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
 8002bd2:	60da      	str	r2, [r3, #12]
 8002bd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	623b      	str	r3, [r7, #32]
 8002bda:	4b59      	ldr	r3, [pc, #356]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	4a58      	ldr	r2, [pc, #352]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002be0:	f043 0304 	orr.w	r3, r3, #4
 8002be4:	6313      	str	r3, [r2, #48]	; 0x30
 8002be6:	4b56      	ldr	r3, [pc, #344]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	f003 0304 	and.w	r3, r3, #4
 8002bee:	623b      	str	r3, [r7, #32]
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61fb      	str	r3, [r7, #28]
 8002bf6:	4b52      	ldr	r3, [pc, #328]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	4a51      	ldr	r2, [pc, #324]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002bfc:	f043 0320 	orr.w	r3, r3, #32
 8002c00:	6313      	str	r3, [r2, #48]	; 0x30
 8002c02:	4b4f      	ldr	r3, [pc, #316]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	f003 0320 	and.w	r3, r3, #32
 8002c0a:	61fb      	str	r3, [r7, #28]
 8002c0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61bb      	str	r3, [r7, #24]
 8002c12:	4b4b      	ldr	r3, [pc, #300]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a4a      	ldr	r2, [pc, #296]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b48      	ldr	r3, [pc, #288]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c26:	61bb      	str	r3, [r7, #24]
 8002c28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	4b44      	ldr	r3, [pc, #272]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	4a43      	ldr	r2, [pc, #268]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	6313      	str	r3, [r2, #48]	; 0x30
 8002c3a:	4b41      	ldr	r3, [pc, #260]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	4b3d      	ldr	r3, [pc, #244]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4a3c      	ldr	r2, [pc, #240]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	; 0x30
 8002c56:	4b3a      	ldr	r3, [pc, #232]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b36      	ldr	r3, [pc, #216]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	4a35      	ldr	r2, [pc, #212]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c6c:	f043 0310 	orr.w	r3, r3, #16
 8002c70:	6313      	str	r3, [r2, #48]	; 0x30
 8002c72:	4b33      	ldr	r3, [pc, #204]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	f003 0310 	and.w	r3, r3, #16
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60bb      	str	r3, [r7, #8]
 8002c82:	4b2f      	ldr	r3, [pc, #188]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	4a2e      	ldr	r2, [pc, #184]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c88:	f043 0308 	orr.w	r3, r3, #8
 8002c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8e:	4b2c      	ldr	r3, [pc, #176]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	60bb      	str	r3, [r7, #8]
 8002c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	607b      	str	r3, [r7, #4]
 8002c9e:	4b28      	ldr	r3, [pc, #160]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	4a27      	ldr	r2, [pc, #156]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8002caa:	4b25      	ldr	r3, [pc, #148]	; (8002d40 <MX_GPIO_Init+0x180>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f244 0181 	movw	r1, #16513	; 0x4081
 8002cbc:	4821      	ldr	r0, [pc, #132]	; (8002d44 <MX_GPIO_Init+0x184>)
 8002cbe:	f001 ff2b 	bl	8004b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2140      	movs	r1, #64	; 0x40
 8002cc6:	4820      	ldr	r0, [pc, #128]	; (8002d48 <MX_GPIO_Init+0x188>)
 8002cc8:	f001 ff26 	bl	8004b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002cd2:	4b1e      	ldr	r3, [pc, #120]	; (8002d4c <MX_GPIO_Init+0x18c>)
 8002cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002cda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cde:	4619      	mov	r1, r3
 8002ce0:	481b      	ldr	r0, [pc, #108]	; (8002d50 <MX_GPIO_Init+0x190>)
 8002ce2:	f001 fd6f 	bl	80047c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002ce6:	f244 0381 	movw	r3, #16513	; 0x4081
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cec:	2301      	movs	r3, #1
 8002cee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4811      	ldr	r0, [pc, #68]	; (8002d44 <MX_GPIO_Init+0x184>)
 8002d00:	f001 fd60 	bl	80047c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002d04:	2340      	movs	r3, #64	; 0x40
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d10:	2300      	movs	r3, #0
 8002d12:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002d14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d18:	4619      	mov	r1, r3
 8002d1a:	480b      	ldr	r0, [pc, #44]	; (8002d48 <MX_GPIO_Init+0x188>)
 8002d1c:	f001 fd52 	bl	80047c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d24:	2300      	movs	r3, #0
 8002d26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d30:	4619      	mov	r1, r3
 8002d32:	4805      	ldr	r0, [pc, #20]	; (8002d48 <MX_GPIO_Init+0x188>)
 8002d34:	f001 fd46 	bl	80047c4 <HAL_GPIO_Init>

}
 8002d38:	bf00      	nop
 8002d3a:	3738      	adds	r7, #56	; 0x38
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40020400 	.word	0x40020400
 8002d48:	40021800 	.word	0x40021800
 8002d4c:	10110000 	.word	0x10110000
 8002d50:	40020800 	.word	0x40020800

08002d54 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d5a:	4a1c      	ldr	r2, [pc, #112]	; (8002dcc <MX_I2C1_Init+0x78>)
 8002d5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d60:	4a1b      	ldr	r2, [pc, #108]	; (8002dd0 <MX_I2C1_Init+0x7c>)
 8002d62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d64:	4b18      	ldr	r3, [pc, #96]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d6a:	4b17      	ldr	r3, [pc, #92]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d70:	4b15      	ldr	r3, [pc, #84]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d78:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d7e:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d84:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d8a:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d90:	480d      	ldr	r0, [pc, #52]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002d92:	f001 fedb 	bl	8004b4c <HAL_I2C_Init>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002d9c:	f000 f920 	bl	8002fe0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002da0:	2100      	movs	r1, #0
 8002da2:	4809      	ldr	r0, [pc, #36]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002da4:	f004 fb1d 	bl	80073e2 <HAL_I2CEx_ConfigAnalogFilter>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002dae:	f000 f917 	bl	8002fe0 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002db2:	2100      	movs	r1, #0
 8002db4:	4804      	ldr	r0, [pc, #16]	; (8002dc8 <MX_I2C1_Init+0x74>)
 8002db6:	f004 fb50 	bl	800745a <HAL_I2CEx_ConfigDigitalFilter>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002dc0:	f000 f90e 	bl	8002fe0 <Error_Handler>
  }

}
 8002dc4:	bf00      	nop
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000428 	.word	0x20000428
 8002dcc:	40005400 	.word	0x40005400
 8002dd0:	00061a80 	.word	0x00061a80

08002dd4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08a      	sub	sp, #40	; 0x28
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ddc:	f107 0314 	add.w	r3, r7, #20
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
 8002dea:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a19      	ldr	r2, [pc, #100]	; (8002e58 <HAL_I2C_MspInit+0x84>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d12c      	bne.n	8002e50 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	4b18      	ldr	r3, [pc, #96]	; (8002e5c <HAL_I2C_MspInit+0x88>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	4a17      	ldr	r2, [pc, #92]	; (8002e5c <HAL_I2C_MspInit+0x88>)
 8002e00:	f043 0302 	orr.w	r3, r3, #2
 8002e04:	6313      	str	r3, [r2, #48]	; 0x30
 8002e06:	4b15      	ldr	r3, [pc, #84]	; (8002e5c <HAL_I2C_MspInit+0x88>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002e12:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002e16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e18:	2312      	movs	r3, #18
 8002e1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e20:	2303      	movs	r3, #3
 8002e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e24:	2304      	movs	r3, #4
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e28:	f107 0314 	add.w	r3, r7, #20
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	480c      	ldr	r0, [pc, #48]	; (8002e60 <HAL_I2C_MspInit+0x8c>)
 8002e30:	f001 fcc8 	bl	80047c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e34:	2300      	movs	r3, #0
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <HAL_I2C_MspInit+0x88>)
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	4a07      	ldr	r2, [pc, #28]	; (8002e5c <HAL_I2C_MspInit+0x88>)
 8002e3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e42:	6413      	str	r3, [r2, #64]	; 0x40
 8002e44:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <HAL_I2C_MspInit+0x88>)
 8002e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002e50:	bf00      	nop
 8002e52:	3728      	adds	r7, #40	; 0x28
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40005400 	.word	0x40005400
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	40020400 	.word	0x40020400

08002e64 <_write>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, unsigned char* p, int len)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	230a      	movs	r3, #10
 8002e76:	68b9      	ldr	r1, [r7, #8]
 8002e78:	4803      	ldr	r0, [pc, #12]	; (8002e88 <_write+0x24>)
 8002e7a:	f005 ffa6 	bl	8008dca <HAL_UART_Transmit>
	return len;
 8002e7e:	687b      	ldr	r3, [r7, #4]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	200005bc 	.word	0x200005bc

08002e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e90:	f000 fe54 	bl	8003b3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e94:	f000 f826 	bl	8002ee4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e98:	f7ff fe92 	bl	8002bc0 <MX_GPIO_Init>
  MX_ETH_Init();
 8002e9c:	f7ff fd8a 	bl	80029b4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8002ea0:	f000 fc9c 	bl	80037dc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002ea4:	f000 fd98 	bl	80039d8 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8002ea8:	f7ff ff54 	bl	8002d54 <MX_I2C1_Init>
  MX_TIM10_Init();
 8002eac:	f000 fabe 	bl	800342c <MX_TIM10_Init>
  MX_TIM11_Init();
 8002eb0:	f000 fb08 	bl	80034c4 <MX_TIM11_Init>
  MX_TIM3_Init();
 8002eb4:	f000 f9a4 	bl	8003200 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002eb8:	f000 fa22 	bl	8003300 <MX_TIM4_Init>
  MX_UART7_Init();
 8002ebc:	f000 fc3a 	bl	8003734 <MX_UART7_Init>
  MX_USART2_UART_Init();
 8002ec0:	f000 fc62 	bl	8003788 <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002ec4:	f000 f878 	bl	8002fb8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  setvbuf(stdout, NULL, _IONBF, 0);
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <main+0x54>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6898      	ldr	r0, [r3, #8]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	f007 fdbc 	bl	800aa50 <setvbuf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	CppMain();
 8002ed8:	f7ff fa04 	bl	80022e4 <CppMain>
 8002edc:	e7fc      	b.n	8002ed8 <main+0x4c>
 8002ede:	bf00      	nop
 8002ee0:	200000f0 	.word	0x200000f0

08002ee4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b094      	sub	sp, #80	; 0x50
 8002ee8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eea:	f107 0320 	add.w	r3, r7, #32
 8002eee:	2230      	movs	r2, #48	; 0x30
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f007 f813 	bl	8009f1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ef8:	f107 030c 	add.w	r3, r7, #12
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	60da      	str	r2, [r3, #12]
 8002f06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60bb      	str	r3, [r7, #8]
 8002f0c:	4b28      	ldr	r3, [pc, #160]	; (8002fb0 <SystemClock_Config+0xcc>)
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	4a27      	ldr	r2, [pc, #156]	; (8002fb0 <SystemClock_Config+0xcc>)
 8002f12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f16:	6413      	str	r3, [r2, #64]	; 0x40
 8002f18:	4b25      	ldr	r3, [pc, #148]	; (8002fb0 <SystemClock_Config+0xcc>)
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f24:	2300      	movs	r3, #0
 8002f26:	607b      	str	r3, [r7, #4]
 8002f28:	4b22      	ldr	r3, [pc, #136]	; (8002fb4 <SystemClock_Config+0xd0>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a21      	ldr	r2, [pc, #132]	; (8002fb4 <SystemClock_Config+0xd0>)
 8002f2e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	4b1f      	ldr	r3, [pc, #124]	; (8002fb4 <SystemClock_Config+0xd0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f3c:	607b      	str	r3, [r7, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f40:	2301      	movs	r3, #1
 8002f42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f48:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f54:	2308      	movs	r3, #8
 8002f56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002f58:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002f5c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f5e:	2302      	movs	r3, #2
 8002f60:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002f62:	2307      	movs	r3, #7
 8002f64:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f66:	f107 0320 	add.w	r3, r7, #32
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f004 fbd2 	bl	8007714 <HAL_RCC_OscConfig>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002f76:	f000 f833 	bl	8002fe0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f7a:	230f      	movs	r3, #15
 8002f7c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f7e:	2302      	movs	r3, #2
 8002f80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f86:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f8a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f92:	f107 030c 	add.w	r3, r7, #12
 8002f96:	2105      	movs	r1, #5
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f004 fe2b 	bl	8007bf4 <HAL_RCC_ClockConfig>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002fa4:	f000 f81c 	bl	8002fe0 <Error_Handler>
  }
}
 8002fa8:	bf00      	nop
 8002faa:	3750      	adds	r7, #80	; 0x50
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40023800 	.word	0x40023800
 8002fb4:	40007000 	.word	0x40007000

08002fb8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	201f      	movs	r0, #31
 8002fc2:	f000 ff2a 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002fc6:	201f      	movs	r0, #31
 8002fc8:	f000 ff43 	bl	8003e52 <HAL_NVIC_EnableIRQ>
  /* I2C1_ER_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2100      	movs	r1, #0
 8002fd0:	2020      	movs	r0, #32
 8002fd2:	f000 ff22 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002fd6:	2020      	movs	r0, #32
 8002fd8:	f000 ff3b 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
	...

08002ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	607b      	str	r3, [r7, #4]
 8002ffa:	4b10      	ldr	r3, [pc, #64]	; (800303c <HAL_MspInit+0x4c>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffe:	4a0f      	ldr	r2, [pc, #60]	; (800303c <HAL_MspInit+0x4c>)
 8003000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003004:	6453      	str	r3, [r2, #68]	; 0x44
 8003006:	4b0d      	ldr	r3, [pc, #52]	; (800303c <HAL_MspInit+0x4c>)
 8003008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800300e:	607b      	str	r3, [r7, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	603b      	str	r3, [r7, #0]
 8003016:	4b09      	ldr	r3, [pc, #36]	; (800303c <HAL_MspInit+0x4c>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	4a08      	ldr	r2, [pc, #32]	; (800303c <HAL_MspInit+0x4c>)
 800301c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003020:	6413      	str	r3, [r2, #64]	; 0x40
 8003022:	4b06      	ldr	r3, [pc, #24]	; (800303c <HAL_MspInit+0x4c>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800302a:	603b      	str	r3, [r7, #0]
 800302c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800

08003040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003044:	bf00      	nop
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800304e:	b480      	push	{r7}
 8003050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003052:	e7fe      	b.n	8003052 <HardFault_Handler+0x4>

08003054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003058:	e7fe      	b.n	8003058 <MemManage_Handler+0x4>

0800305a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800305a:	b480      	push	{r7}
 800305c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800305e:	e7fe      	b.n	800305e <BusFault_Handler+0x4>

08003060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003064:	e7fe      	b.n	8003064 <UsageFault_Handler+0x4>

08003066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003066:	b480      	push	{r7}
 8003068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003078:	bf00      	nop
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr

08003082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003094:	f000 fda4 	bl	8003be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003098:	bf00      	nop
 800309a:	bd80      	pop	{r7, pc}

0800309c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80030a0:	4802      	ldr	r0, [pc, #8]	; (80030ac <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80030a2:	f005 f81d 	bl	80080e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	2000053c 	.word	0x2000053c

080030b0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80030b4:	4802      	ldr	r0, [pc, #8]	; (80030c0 <I2C1_EV_IRQHandler+0x10>)
 80030b6:	f002 fa63 	bl	8005580 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000428 	.word	0x20000428

080030c4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80030c8:	4802      	ldr	r0, [pc, #8]	; (80030d4 <I2C1_ER_IRQHandler+0x10>)
 80030ca:	f002 fbbf 	bl	800584c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	20000428 	.word	0x20000428

080030d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	e00a      	b.n	8003100 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030ea:	f3af 8000 	nop.w
 80030ee:	4601      	mov	r1, r0
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	60ba      	str	r2, [r7, #8]
 80030f6:	b2ca      	uxtb	r2, r1
 80030f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	3301      	adds	r3, #1
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	429a      	cmp	r2, r3
 8003106:	dbf0      	blt.n	80030ea <_read+0x12>
	}

return len;
 8003108:	687b      	ldr	r3, [r7, #4]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3718      	adds	r7, #24
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003112:	b480      	push	{r7}
 8003114:	b083      	sub	sp, #12
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
	return -1;
 800311a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800313a:	605a      	str	r2, [r3, #4]
	return 0;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <_isatty>:

int _isatty(int file)
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
	return 1;
 8003152:	2301      	movs	r3, #1
}
 8003154:	4618      	mov	r0, r3
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
	return 0;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
	...

0800317c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003184:	4b11      	ldr	r3, [pc, #68]	; (80031cc <_sbrk+0x50>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d102      	bne.n	8003192 <_sbrk+0x16>
		heap_end = &end;
 800318c:	4b0f      	ldr	r3, [pc, #60]	; (80031cc <_sbrk+0x50>)
 800318e:	4a10      	ldr	r2, [pc, #64]	; (80031d0 <_sbrk+0x54>)
 8003190:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003192:	4b0e      	ldr	r3, [pc, #56]	; (80031cc <_sbrk+0x50>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003198:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <_sbrk+0x50>)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4413      	add	r3, r2
 80031a0:	466a      	mov	r2, sp
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d907      	bls.n	80031b6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80031a6:	f006 fe75 	bl	8009e94 <__errno>
 80031aa:	4602      	mov	r2, r0
 80031ac:	230c      	movs	r3, #12
 80031ae:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80031b0:	f04f 33ff 	mov.w	r3, #4294967295
 80031b4:	e006      	b.n	80031c4 <_sbrk+0x48>
	}

	heap_end += incr;
 80031b6:	4b05      	ldr	r3, [pc, #20]	; (80031cc <_sbrk+0x50>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4413      	add	r3, r2
 80031be:	4a03      	ldr	r2, [pc, #12]	; (80031cc <_sbrk+0x50>)
 80031c0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80031c2:	68fb      	ldr	r3, [r7, #12]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	20000368 	.word	0x20000368
 80031d0:	20000a50 	.word	0x20000a50

080031d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031d8:	4b08      	ldr	r3, [pc, #32]	; (80031fc <SystemInit+0x28>)
 80031da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031de:	4a07      	ldr	r2, [pc, #28]	; (80031fc <SystemInit+0x28>)
 80031e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80031e8:	4b04      	ldr	r3, [pc, #16]	; (80031fc <SystemInit+0x28>)
 80031ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031ee:	609a      	str	r2, [r3, #8]
#endif
}
 80031f0:	bf00      	nop
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	e000ed00 	.word	0xe000ed00

08003200 <MX_TIM3_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08e      	sub	sp, #56	; 0x38
 8003204:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003206:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	605a      	str	r2, [r3, #4]
 8003210:	609a      	str	r2, [r3, #8]
 8003212:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003214:	f107 0320 	add.w	r3, r7, #32
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800321e:	1d3b      	adds	r3, r7, #4
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	605a      	str	r2, [r3, #4]
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	60da      	str	r2, [r3, #12]
 800322a:	611a      	str	r2, [r3, #16]
 800322c:	615a      	str	r2, [r3, #20]
 800322e:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8003230:	4b31      	ldr	r3, [pc, #196]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003232:	4a32      	ldr	r2, [pc, #200]	; (80032fc <MX_TIM3_Init+0xfc>)
 8003234:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003236:	4b30      	ldr	r3, [pc, #192]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003238:	2200      	movs	r2, #0
 800323a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800323c:	4b2e      	ldr	r3, [pc, #184]	; (80032f8 <MX_TIM3_Init+0xf8>)
 800323e:	2200      	movs	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8003242:	4b2d      	ldr	r3, [pc, #180]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003244:	2200      	movs	r2, #0
 8003246:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003248:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <MX_TIM3_Init+0xf8>)
 800324a:	2200      	movs	r2, #0
 800324c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800324e:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003250:	2200      	movs	r2, #0
 8003252:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003254:	4828      	ldr	r0, [pc, #160]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003256:	f004 febf 	bl	8007fd8 <HAL_TIM_Base_Init>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8003260:	f7ff febe 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003268:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800326a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800326e:	4619      	mov	r1, r3
 8003270:	4821      	ldr	r0, [pc, #132]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003272:	f005 f903 	bl	800847c <HAL_TIM_ConfigClockSource>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800327c:	f7ff feb0 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003280:	481d      	ldr	r0, [pc, #116]	; (80032f8 <MX_TIM3_Init+0xf8>)
 8003282:	f004 fef8 	bl	8008076 <HAL_TIM_PWM_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800328c:	f7ff fea8 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003290:	2300      	movs	r3, #0
 8003292:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003294:	2300      	movs	r3, #0
 8003296:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003298:	f107 0320 	add.w	r3, r7, #32
 800329c:	4619      	mov	r1, r3
 800329e:	4816      	ldr	r0, [pc, #88]	; (80032f8 <MX_TIM3_Init+0xf8>)
 80032a0:	f005 fcb6 	bl	8008c10 <HAL_TIMEx_MasterConfigSynchronization>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80032aa:	f7ff fe99 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032ae:	2360      	movs	r3, #96	; 0x60
 80032b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032b6:	2300      	movs	r3, #0
 80032b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	2200      	movs	r2, #0
 80032c2:	4619      	mov	r1, r3
 80032c4:	480c      	ldr	r0, [pc, #48]	; (80032f8 <MX_TIM3_Init+0xf8>)
 80032c6:	f005 f813 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80032d0:	f7ff fe86 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032d4:	1d3b      	adds	r3, r7, #4
 80032d6:	2204      	movs	r2, #4
 80032d8:	4619      	mov	r1, r3
 80032da:	4807      	ldr	r0, [pc, #28]	; (80032f8 <MX_TIM3_Init+0xf8>)
 80032dc:	f005 f808 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 80032e6:	f7ff fe7b 	bl	8002fe0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80032ea:	4803      	ldr	r0, [pc, #12]	; (80032f8 <MX_TIM3_Init+0xf8>)
 80032ec:	f000 f978 	bl	80035e0 <HAL_TIM_MspPostInit>

}
 80032f0:	bf00      	nop
 80032f2:	3738      	adds	r7, #56	; 0x38
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	200004fc 	.word	0x200004fc
 80032fc:	40000400 	.word	0x40000400

08003300 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08e      	sub	sp, #56	; 0x38
 8003304:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003306:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	605a      	str	r2, [r3, #4]
 8003310:	609a      	str	r2, [r3, #8]
 8003312:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003314:	f107 0320 	add.w	r3, r7, #32
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	605a      	str	r2, [r3, #4]
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	60da      	str	r2, [r3, #12]
 800332a:	611a      	str	r2, [r3, #16]
 800332c:	615a      	str	r2, [r3, #20]
 800332e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8003330:	4b3c      	ldr	r3, [pc, #240]	; (8003424 <MX_TIM4_Init+0x124>)
 8003332:	4a3d      	ldr	r2, [pc, #244]	; (8003428 <MX_TIM4_Init+0x128>)
 8003334:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003336:	4b3b      	ldr	r3, [pc, #236]	; (8003424 <MX_TIM4_Init+0x124>)
 8003338:	2200      	movs	r2, #0
 800333a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800333c:	4b39      	ldr	r3, [pc, #228]	; (8003424 <MX_TIM4_Init+0x124>)
 800333e:	2200      	movs	r2, #0
 8003340:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8003342:	4b38      	ldr	r3, [pc, #224]	; (8003424 <MX_TIM4_Init+0x124>)
 8003344:	2200      	movs	r2, #0
 8003346:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003348:	4b36      	ldr	r3, [pc, #216]	; (8003424 <MX_TIM4_Init+0x124>)
 800334a:	2200      	movs	r2, #0
 800334c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800334e:	4b35      	ldr	r3, [pc, #212]	; (8003424 <MX_TIM4_Init+0x124>)
 8003350:	2200      	movs	r2, #0
 8003352:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003354:	4833      	ldr	r0, [pc, #204]	; (8003424 <MX_TIM4_Init+0x124>)
 8003356:	f004 fe3f 	bl	8007fd8 <HAL_TIM_Base_Init>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8003360:	f7ff fe3e 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003368:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800336a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800336e:	4619      	mov	r1, r3
 8003370:	482c      	ldr	r0, [pc, #176]	; (8003424 <MX_TIM4_Init+0x124>)
 8003372:	f005 f883 	bl	800847c <HAL_TIM_ConfigClockSource>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 800337c:	f7ff fe30 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003380:	4828      	ldr	r0, [pc, #160]	; (8003424 <MX_TIM4_Init+0x124>)
 8003382:	f004 fe78 	bl	8008076 <HAL_TIM_PWM_Init>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 800338c:	f7ff fe28 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003390:	2300      	movs	r3, #0
 8003392:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003394:	2300      	movs	r3, #0
 8003396:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003398:	f107 0320 	add.w	r3, r7, #32
 800339c:	4619      	mov	r1, r3
 800339e:	4821      	ldr	r0, [pc, #132]	; (8003424 <MX_TIM4_Init+0x124>)
 80033a0:	f005 fc36 	bl	8008c10 <HAL_TIMEx_MasterConfigSynchronization>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 80033aa:	f7ff fe19 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ae:	2360      	movs	r3, #96	; 0x60
 80033b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033be:	1d3b      	adds	r3, r7, #4
 80033c0:	2200      	movs	r2, #0
 80033c2:	4619      	mov	r1, r3
 80033c4:	4817      	ldr	r0, [pc, #92]	; (8003424 <MX_TIM4_Init+0x124>)
 80033c6:	f004 ff93 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80033d0:	f7ff fe06 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033d4:	1d3b      	adds	r3, r7, #4
 80033d6:	2204      	movs	r2, #4
 80033d8:	4619      	mov	r1, r3
 80033da:	4812      	ldr	r0, [pc, #72]	; (8003424 <MX_TIM4_Init+0x124>)
 80033dc:	f004 ff88 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 80033e6:	f7ff fdfb 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033ea:	1d3b      	adds	r3, r7, #4
 80033ec:	2208      	movs	r2, #8
 80033ee:	4619      	mov	r1, r3
 80033f0:	480c      	ldr	r0, [pc, #48]	; (8003424 <MX_TIM4_Init+0x124>)
 80033f2:	f004 ff7d 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 80033fc:	f7ff fdf0 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003400:	1d3b      	adds	r3, r7, #4
 8003402:	220c      	movs	r2, #12
 8003404:	4619      	mov	r1, r3
 8003406:	4807      	ldr	r0, [pc, #28]	; (8003424 <MX_TIM4_Init+0x124>)
 8003408:	f004 ff72 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <MX_TIM4_Init+0x116>
  {
    Error_Handler();
 8003412:	f7ff fde5 	bl	8002fe0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8003416:	4803      	ldr	r0, [pc, #12]	; (8003424 <MX_TIM4_Init+0x124>)
 8003418:	f000 f8e2 	bl	80035e0 <HAL_TIM_MspPostInit>

}
 800341c:	bf00      	nop
 800341e:	3738      	adds	r7, #56	; 0x38
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	2000047c 	.word	0x2000047c
 8003428:	40000800 	.word	0x40000800

0800342c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003432:	1d3b      	adds	r3, r7, #4
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	60da      	str	r2, [r3, #12]
 800343e:	611a      	str	r2, [r3, #16]
 8003440:	615a      	str	r2, [r3, #20]
 8003442:	619a      	str	r2, [r3, #24]

  htim10.Instance = TIM10;
 8003444:	4b1d      	ldr	r3, [pc, #116]	; (80034bc <MX_TIM10_Init+0x90>)
 8003446:	4a1e      	ldr	r2, [pc, #120]	; (80034c0 <MX_TIM10_Init+0x94>)
 8003448:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800344a:	4b1c      	ldr	r3, [pc, #112]	; (80034bc <MX_TIM10_Init+0x90>)
 800344c:	2200      	movs	r2, #0
 800344e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003450:	4b1a      	ldr	r3, [pc, #104]	; (80034bc <MX_TIM10_Init+0x90>)
 8003452:	2200      	movs	r2, #0
 8003454:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 0;
 8003456:	4b19      	ldr	r3, [pc, #100]	; (80034bc <MX_TIM10_Init+0x90>)
 8003458:	2200      	movs	r2, #0
 800345a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800345c:	4b17      	ldr	r3, [pc, #92]	; (80034bc <MX_TIM10_Init+0x90>)
 800345e:	2200      	movs	r2, #0
 8003460:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003462:	4b16      	ldr	r3, [pc, #88]	; (80034bc <MX_TIM10_Init+0x90>)
 8003464:	2200      	movs	r2, #0
 8003466:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003468:	4814      	ldr	r0, [pc, #80]	; (80034bc <MX_TIM10_Init+0x90>)
 800346a:	f004 fdb5 	bl	8007fd8 <HAL_TIM_Base_Init>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <MX_TIM10_Init+0x4c>
  {
    Error_Handler();
 8003474:	f7ff fdb4 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8003478:	4810      	ldr	r0, [pc, #64]	; (80034bc <MX_TIM10_Init+0x90>)
 800347a:	f004 fdfc 	bl	8008076 <HAL_TIM_PWM_Init>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <MX_TIM10_Init+0x5c>
  {
    Error_Handler();
 8003484:	f7ff fdac 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003488:	2360      	movs	r3, #96	; 0x60
 800348a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800348c:	2300      	movs	r3, #0
 800348e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003490:	2300      	movs	r3, #0
 8003492:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003498:	1d3b      	adds	r3, r7, #4
 800349a:	2200      	movs	r2, #0
 800349c:	4619      	mov	r1, r3
 800349e:	4807      	ldr	r0, [pc, #28]	; (80034bc <MX_TIM10_Init+0x90>)
 80034a0:	f004 ff26 	bl	80082f0 <HAL_TIM_PWM_ConfigChannel>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <MX_TIM10_Init+0x82>
  {
    Error_Handler();
 80034aa:	f7ff fd99 	bl	8002fe0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim10);
 80034ae:	4803      	ldr	r0, [pc, #12]	; (80034bc <MX_TIM10_Init+0x90>)
 80034b0:	f000 f896 	bl	80035e0 <HAL_TIM_MspPostInit>

}
 80034b4:	bf00      	nop
 80034b6:	3720      	adds	r7, #32
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	200004bc 	.word	0x200004bc
 80034c0:	40014400 	.word	0x40014400

080034c4 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0

  htim11.Instance = TIM11;
 80034c8:	4b0e      	ldr	r3, [pc, #56]	; (8003504 <MX_TIM11_Init+0x40>)
 80034ca:	4a0f      	ldr	r2, [pc, #60]	; (8003508 <MX_TIM11_Init+0x44>)
 80034cc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 80034ce:	4b0d      	ldr	r3, [pc, #52]	; (8003504 <MX_TIM11_Init+0x40>)
 80034d0:	22a7      	movs	r2, #167	; 0xa7
 80034d2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034d4:	4b0b      	ldr	r3, [pc, #44]	; (8003504 <MX_TIM11_Init+0x40>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 80034da:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <MX_TIM11_Init+0x40>)
 80034dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034e0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034e2:	4b08      	ldr	r3, [pc, #32]	; (8003504 <MX_TIM11_Init+0x40>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034e8:	4b06      	ldr	r3, [pc, #24]	; (8003504 <MX_TIM11_Init+0x40>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80034ee:	4805      	ldr	r0, [pc, #20]	; (8003504 <MX_TIM11_Init+0x40>)
 80034f0:	f004 fd72 	bl	8007fd8 <HAL_TIM_Base_Init>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80034fa:	f7ff fd71 	bl	8002fe0 <Error_Handler>
  }

}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	2000053c 	.word	0x2000053c
 8003508:	40014800 	.word	0x40014800

0800350c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a2c      	ldr	r2, [pc, #176]	; (80035cc <HAL_TIM_Base_MspInit+0xc0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d10e      	bne.n	800353c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	617b      	str	r3, [r7, #20]
 8003522:	4b2b      	ldr	r3, [pc, #172]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	4a2a      	ldr	r2, [pc, #168]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003528:	f043 0302 	orr.w	r3, r3, #2
 800352c:	6413      	str	r3, [r2, #64]	; 0x40
 800352e:	4b28      	ldr	r3, [pc, #160]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800353a:	e042      	b.n	80035c2 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM4)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a24      	ldr	r2, [pc, #144]	; (80035d4 <HAL_TIM_Base_MspInit+0xc8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d10e      	bne.n	8003564 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	4b21      	ldr	r3, [pc, #132]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	4a20      	ldr	r2, [pc, #128]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003550:	f043 0304 	orr.w	r3, r3, #4
 8003554:	6413      	str	r3, [r2, #64]	; 0x40
 8003556:	4b1e      	ldr	r3, [pc, #120]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f003 0304 	and.w	r3, r3, #4
 800355e:	613b      	str	r3, [r7, #16]
 8003560:	693b      	ldr	r3, [r7, #16]
}
 8003562:	e02e      	b.n	80035c2 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM10)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a1b      	ldr	r2, [pc, #108]	; (80035d8 <HAL_TIM_Base_MspInit+0xcc>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d10e      	bne.n	800358c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800356e:	2300      	movs	r3, #0
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	4b17      	ldr	r3, [pc, #92]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003576:	4a16      	ldr	r2, [pc, #88]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800357c:	6453      	str	r3, [r2, #68]	; 0x44
 800357e:	4b14      	ldr	r3, [pc, #80]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	68fb      	ldr	r3, [r7, #12]
}
 800358a:	e01a      	b.n	80035c2 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM11)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a12      	ldr	r2, [pc, #72]	; (80035dc <HAL_TIM_Base_MspInit+0xd0>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d115      	bne.n	80035c2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	60bb      	str	r3, [r7, #8]
 800359a:	4b0d      	ldr	r3, [pc, #52]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	4a0c      	ldr	r2, [pc, #48]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 80035a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035a4:	6453      	str	r3, [r2, #68]	; 0x44
 80035a6:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <HAL_TIM_Base_MspInit+0xc4>)
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ae:	60bb      	str	r3, [r7, #8]
 80035b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80035b2:	2200      	movs	r2, #0
 80035b4:	2100      	movs	r1, #0
 80035b6:	201a      	movs	r0, #26
 80035b8:	f000 fc2f 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80035bc:	201a      	movs	r0, #26
 80035be:	f000 fc48 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 80035c2:	bf00      	nop
 80035c4:	3718      	adds	r7, #24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	40000400 	.word	0x40000400
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40000800 	.word	0x40000800
 80035d8:	40014400 	.word	0x40014400
 80035dc:	40014800 	.word	0x40014800

080035e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08c      	sub	sp, #48	; 0x30
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e8:	f107 031c 	add.w	r3, r7, #28
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	605a      	str	r2, [r3, #4]
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	60da      	str	r2, [r3, #12]
 80035f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a45      	ldr	r2, [pc, #276]	; (8003714 <HAL_TIM_MspPostInit+0x134>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d13c      	bne.n	800367c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003602:	2300      	movs	r3, #0
 8003604:	61bb      	str	r3, [r7, #24]
 8003606:	4b44      	ldr	r3, [pc, #272]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	4a43      	ldr	r2, [pc, #268]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 800360c:	f043 0301 	orr.w	r3, r3, #1
 8003610:	6313      	str	r3, [r2, #48]	; 0x30
 8003612:	4b41      	ldr	r3, [pc, #260]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	61bb      	str	r3, [r7, #24]
 800361c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	4b3d      	ldr	r3, [pc, #244]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	4a3c      	ldr	r2, [pc, #240]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003628:	f043 0304 	orr.w	r3, r3, #4
 800362c:	6313      	str	r3, [r2, #48]	; 0x30
 800362e:	4b3a      	ldr	r3, [pc, #232]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800363a:	2340      	movs	r3, #64	; 0x40
 800363c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800363e:	2302      	movs	r3, #2
 8003640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003642:	2300      	movs	r3, #0
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003646:	2300      	movs	r3, #0
 8003648:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800364a:	2302      	movs	r3, #2
 800364c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800364e:	f107 031c 	add.w	r3, r7, #28
 8003652:	4619      	mov	r1, r3
 8003654:	4831      	ldr	r0, [pc, #196]	; (800371c <HAL_TIM_MspPostInit+0x13c>)
 8003656:	f001 f8b5 	bl	80047c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800365a:	2380      	movs	r3, #128	; 0x80
 800365c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365e:	2302      	movs	r3, #2
 8003660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003662:	2300      	movs	r3, #0
 8003664:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003666:	2300      	movs	r3, #0
 8003668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800366a:	2302      	movs	r3, #2
 800366c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800366e:	f107 031c 	add.w	r3, r7, #28
 8003672:	4619      	mov	r1, r3
 8003674:	482a      	ldr	r0, [pc, #168]	; (8003720 <HAL_TIM_MspPostInit+0x140>)
 8003676:	f001 f8a5 	bl	80047c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800367a:	e047      	b.n	800370c <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM4)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a28      	ldr	r2, [pc, #160]	; (8003724 <HAL_TIM_MspPostInit+0x144>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d11f      	bne.n	80036c6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003686:	2300      	movs	r3, #0
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	4b23      	ldr	r3, [pc, #140]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	4a22      	ldr	r2, [pc, #136]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003690:	f043 0308 	orr.w	r3, r3, #8
 8003694:	6313      	str	r3, [r2, #48]	; 0x30
 8003696:	4b20      	ldr	r3, [pc, #128]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	613b      	str	r3, [r7, #16]
 80036a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80036a2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80036a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a8:	2302      	movs	r3, #2
 80036aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ac:	2300      	movs	r3, #0
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b0:	2300      	movs	r3, #0
 80036b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80036b4:	2302      	movs	r3, #2
 80036b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036b8:	f107 031c 	add.w	r3, r7, #28
 80036bc:	4619      	mov	r1, r3
 80036be:	481a      	ldr	r0, [pc, #104]	; (8003728 <HAL_TIM_MspPostInit+0x148>)
 80036c0:	f001 f880 	bl	80047c4 <HAL_GPIO_Init>
}
 80036c4:	e022      	b.n	800370c <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM10)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a18      	ldr	r2, [pc, #96]	; (800372c <HAL_TIM_MspPostInit+0x14c>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d11d      	bne.n	800370c <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036d0:	2300      	movs	r3, #0
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	4b10      	ldr	r3, [pc, #64]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 80036d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d8:	4a0f      	ldr	r2, [pc, #60]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 80036da:	f043 0320 	orr.w	r3, r3, #32
 80036de:	6313      	str	r3, [r2, #48]	; 0x30
 80036e0:	4b0d      	ldr	r3, [pc, #52]	; (8003718 <HAL_TIM_MspPostInit+0x138>)
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	f003 0320 	and.w	r3, r3, #32
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80036ec:	2340      	movs	r3, #64	; 0x40
 80036ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036f0:	2302      	movs	r3, #2
 80036f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f4:	2300      	movs	r3, #0
 80036f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f8:	2300      	movs	r3, #0
 80036fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80036fc:	2303      	movs	r3, #3
 80036fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003700:	f107 031c 	add.w	r3, r7, #28
 8003704:	4619      	mov	r1, r3
 8003706:	480a      	ldr	r0, [pc, #40]	; (8003730 <HAL_TIM_MspPostInit+0x150>)
 8003708:	f001 f85c 	bl	80047c4 <HAL_GPIO_Init>
}
 800370c:	bf00      	nop
 800370e:	3730      	adds	r7, #48	; 0x30
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40000400 	.word	0x40000400
 8003718:	40023800 	.word	0x40023800
 800371c:	40020000 	.word	0x40020000
 8003720:	40020800 	.word	0x40020800
 8003724:	40000800 	.word	0x40000800
 8003728:	40020c00 	.word	0x40020c00
 800372c:	40014400 	.word	0x40014400
 8003730:	40021400 	.word	0x40021400

08003734 <MX_UART7_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8003738:	4b11      	ldr	r3, [pc, #68]	; (8003780 <MX_UART7_Init+0x4c>)
 800373a:	4a12      	ldr	r2, [pc, #72]	; (8003784 <MX_UART7_Init+0x50>)
 800373c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800373e:	4b10      	ldr	r3, [pc, #64]	; (8003780 <MX_UART7_Init+0x4c>)
 8003740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003744:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8003746:	4b0e      	ldr	r3, [pc, #56]	; (8003780 <MX_UART7_Init+0x4c>)
 8003748:	2200      	movs	r2, #0
 800374a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800374c:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <MX_UART7_Init+0x4c>)
 800374e:	2200      	movs	r2, #0
 8003750:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8003752:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <MX_UART7_Init+0x4c>)
 8003754:	2200      	movs	r2, #0
 8003756:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8003758:	4b09      	ldr	r3, [pc, #36]	; (8003780 <MX_UART7_Init+0x4c>)
 800375a:	220c      	movs	r2, #12
 800375c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800375e:	4b08      	ldr	r3, [pc, #32]	; (8003780 <MX_UART7_Init+0x4c>)
 8003760:	2200      	movs	r2, #0
 8003762:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8003764:	4b06      	ldr	r3, [pc, #24]	; (8003780 <MX_UART7_Init+0x4c>)
 8003766:	2200      	movs	r2, #0
 8003768:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800376a:	4805      	ldr	r0, [pc, #20]	; (8003780 <MX_UART7_Init+0x4c>)
 800376c:	f005 fae0 	bl	8008d30 <HAL_UART_Init>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8003776:	f7ff fc33 	bl	8002fe0 <Error_Handler>
  }

}
 800377a:	bf00      	nop
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	2000057c 	.word	0x2000057c
 8003784:	40007800 	.word	0x40007800

08003788 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800378c:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 800378e:	4a12      	ldr	r2, [pc, #72]	; (80037d8 <MX_USART2_UART_Init+0x50>)
 8003790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003792:	4b10      	ldr	r3, [pc, #64]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 8003794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800379a:	4b0e      	ldr	r3, [pc, #56]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 800379c:	2200      	movs	r2, #0
 800379e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80037a0:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80037a6:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80037ac:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 80037ae:	220c      	movs	r2, #12
 80037b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80037b2:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 80037b4:	f44f 7240 	mov.w	r2, #768	; 0x300
 80037b8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80037ba:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 80037bc:	2200      	movs	r2, #0
 80037be:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80037c0:	4804      	ldr	r0, [pc, #16]	; (80037d4 <MX_USART2_UART_Init+0x4c>)
 80037c2:	f005 fab5 	bl	8008d30 <HAL_UART_Init>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80037cc:	f7ff fc08 	bl	8002fe0 <Error_Handler>
  }

}
 80037d0:	bf00      	nop
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	200005fc 	.word	0x200005fc
 80037d8:	40004400 	.word	0x40004400

080037dc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80037e0:	4b11      	ldr	r3, [pc, #68]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 80037e2:	4a12      	ldr	r2, [pc, #72]	; (800382c <MX_USART3_UART_Init+0x50>)
 80037e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80037e6:	4b10      	ldr	r3, [pc, #64]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 80037e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80037ee:	4b0e      	ldr	r3, [pc, #56]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003800:	4b09      	ldr	r3, [pc, #36]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 8003802:	220c      	movs	r2, #12
 8003804:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 8003808:	2200      	movs	r2, #0
 800380a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 800380e:	2200      	movs	r2, #0
 8003810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003812:	4805      	ldr	r0, [pc, #20]	; (8003828 <MX_USART3_UART_Init+0x4c>)
 8003814:	f005 fa8c 	bl	8008d30 <HAL_UART_Init>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800381e:	f7ff fbdf 	bl	8002fe0 <Error_Handler>
  }

}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	200005bc 	.word	0x200005bc
 800382c:	40004800 	.word	0x40004800

08003830 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08e      	sub	sp, #56	; 0x38
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003838:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	609a      	str	r2, [r3, #8]
 8003844:	60da      	str	r2, [r3, #12]
 8003846:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a5b      	ldr	r2, [pc, #364]	; (80039bc <HAL_UART_MspInit+0x18c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d12d      	bne.n	80038ae <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	623b      	str	r3, [r7, #32]
 8003856:	4b5a      	ldr	r3, [pc, #360]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	4a59      	ldr	r2, [pc, #356]	; (80039c0 <HAL_UART_MspInit+0x190>)
 800385c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003860:	6413      	str	r3, [r2, #64]	; 0x40
 8003862:	4b57      	ldr	r3, [pc, #348]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800386a:	623b      	str	r3, [r7, #32]
 800386c:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800386e:	2300      	movs	r3, #0
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	4b53      	ldr	r3, [pc, #332]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003876:	4a52      	ldr	r2, [pc, #328]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003878:	f043 0310 	orr.w	r3, r3, #16
 800387c:	6313      	str	r3, [r2, #48]	; 0x30
 800387e:	4b50      	ldr	r3, [pc, #320]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	61fb      	str	r3, [r7, #28]
 8003888:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration    
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800388a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003890:	2302      	movs	r3, #2
 8003892:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003894:	2301      	movs	r3, #1
 8003896:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003898:	2303      	movs	r3, #3
 800389a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800389c:	2308      	movs	r3, #8
 800389e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038a4:	4619      	mov	r1, r3
 80038a6:	4847      	ldr	r0, [pc, #284]	; (80039c4 <HAL_UART_MspInit+0x194>)
 80038a8:	f000 ff8c 	bl	80047c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80038ac:	e081      	b.n	80039b2 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART2)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a45      	ldr	r2, [pc, #276]	; (80039c8 <HAL_UART_MspInit+0x198>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d14a      	bne.n	800394e <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80038b8:	2300      	movs	r3, #0
 80038ba:	61bb      	str	r3, [r7, #24]
 80038bc:	4b40      	ldr	r3, [pc, #256]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c0:	4a3f      	ldr	r2, [pc, #252]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038c6:	6413      	str	r3, [r2, #64]	; 0x40
 80038c8:	4b3d      	ldr	r3, [pc, #244]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d0:	61bb      	str	r3, [r7, #24]
 80038d2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	4b39      	ldr	r3, [pc, #228]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038dc:	4a38      	ldr	r2, [pc, #224]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	6313      	str	r3, [r2, #48]	; 0x30
 80038e4:	4b36      	ldr	r3, [pc, #216]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038f0:	2300      	movs	r3, #0
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	4b32      	ldr	r3, [pc, #200]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f8:	4a31      	ldr	r2, [pc, #196]	; (80039c0 <HAL_UART_MspInit+0x190>)
 80038fa:	f043 0308 	orr.w	r3, r3, #8
 80038fe:	6313      	str	r3, [r2, #48]	; 0x30
 8003900:	4b2f      	ldr	r3, [pc, #188]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003904:	f003 0308 	and.w	r3, r3, #8
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800390c:	2301      	movs	r3, #1
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003910:	2302      	movs	r3, #2
 8003912:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003914:	2300      	movs	r3, #0
 8003916:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003918:	2303      	movs	r3, #3
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800391c:	2307      	movs	r3, #7
 800391e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003924:	4619      	mov	r1, r3
 8003926:	4829      	ldr	r0, [pc, #164]	; (80039cc <HAL_UART_MspInit+0x19c>)
 8003928:	f000 ff4c 	bl	80047c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800392c:	2370      	movs	r3, #112	; 0x70
 800392e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003930:	2302      	movs	r3, #2
 8003932:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003934:	2300      	movs	r3, #0
 8003936:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003938:	2303      	movs	r3, #3
 800393a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800393c:	2307      	movs	r3, #7
 800393e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003944:	4619      	mov	r1, r3
 8003946:	4822      	ldr	r0, [pc, #136]	; (80039d0 <HAL_UART_MspInit+0x1a0>)
 8003948:	f000 ff3c 	bl	80047c4 <HAL_GPIO_Init>
}
 800394c:	e031      	b.n	80039b2 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART3)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a20      	ldr	r2, [pc, #128]	; (80039d4 <HAL_UART_MspInit+0x1a4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d12c      	bne.n	80039b2 <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	4b18      	ldr	r3, [pc, #96]	; (80039c0 <HAL_UART_MspInit+0x190>)
 800395e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003960:	4a17      	ldr	r2, [pc, #92]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003962:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003966:	6413      	str	r3, [r2, #64]	; 0x40
 8003968:	4b15      	ldr	r3, [pc, #84]	; (80039c0 <HAL_UART_MspInit+0x190>)
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003974:	2300      	movs	r3, #0
 8003976:	60bb      	str	r3, [r7, #8]
 8003978:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <HAL_UART_MspInit+0x190>)
 800397a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397c:	4a10      	ldr	r2, [pc, #64]	; (80039c0 <HAL_UART_MspInit+0x190>)
 800397e:	f043 0308 	orr.w	r3, r3, #8
 8003982:	6313      	str	r3, [r2, #48]	; 0x30
 8003984:	4b0e      	ldr	r3, [pc, #56]	; (80039c0 <HAL_UART_MspInit+0x190>)
 8003986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003990:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003996:	2302      	movs	r3, #2
 8003998:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399a:	2300      	movs	r3, #0
 800399c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800399e:	2303      	movs	r3, #3
 80039a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80039a2:	2307      	movs	r3, #7
 80039a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039aa:	4619      	mov	r1, r3
 80039ac:	4808      	ldr	r0, [pc, #32]	; (80039d0 <HAL_UART_MspInit+0x1a0>)
 80039ae:	f000 ff09 	bl	80047c4 <HAL_GPIO_Init>
}
 80039b2:	bf00      	nop
 80039b4:	3738      	adds	r7, #56	; 0x38
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40007800 	.word	0x40007800
 80039c0:	40023800 	.word	0x40023800
 80039c4:	40021000 	.word	0x40021000
 80039c8:	40004400 	.word	0x40004400
 80039cc:	40020000 	.word	0x40020000
 80039d0:	40020c00 	.word	0x40020c00
 80039d4:	40004800 	.word	0x40004800

080039d8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80039dc:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80039de:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80039e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80039e4:	4b12      	ldr	r3, [pc, #72]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80039e6:	2204      	movs	r2, #4
 80039e8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80039ea:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80039ec:	2202      	movs	r2, #2
 80039ee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80039f0:	4b0f      	ldr	r3, [pc, #60]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80039f6:	4b0e      	ldr	r3, [pc, #56]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80039f8:	2202      	movs	r2, #2
 80039fa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80039fc:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003a08:	4b09      	ldr	r3, [pc, #36]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003a0e:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003a10:	2201      	movs	r2, #1
 8003a12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003a14:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003a1a:	4805      	ldr	r0, [pc, #20]	; (8003a30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003a1c:	f003 fd5c 	bl	80074d8 <HAL_PCD_Init>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003a26:	f7ff fadb 	bl	8002fe0 <Error_Handler>
  }

}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	2000063c 	.word	0x2000063c

08003a34 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08a      	sub	sp, #40	; 0x28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3c:	f107 0314 	add.w	r3, r7, #20
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	609a      	str	r2, [r3, #8]
 8003a48:	60da      	str	r2, [r3, #12]
 8003a4a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a54:	d13f      	bne.n	8003ad6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a56:	2300      	movs	r3, #0
 8003a58:	613b      	str	r3, [r7, #16]
 8003a5a:	4b21      	ldr	r3, [pc, #132]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	4a20      	ldr	r2, [pc, #128]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003a60:	f043 0301 	orr.w	r3, r3, #1
 8003a64:	6313      	str	r3, [r2, #48]	; 0x30
 8003a66:	4b1e      	ldr	r3, [pc, #120]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003a72:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8003a76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a78:	2302      	movs	r3, #2
 8003a7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a80:	2303      	movs	r3, #3
 8003a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003a84:	230a      	movs	r3, #10
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a88:	f107 0314 	add.w	r3, r7, #20
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4815      	ldr	r0, [pc, #84]	; (8003ae4 <HAL_PCD_MspInit+0xb0>)
 8003a90:	f000 fe98 	bl	80047c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003a94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003aa2:	f107 0314 	add.w	r3, r7, #20
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	480e      	ldr	r0, [pc, #56]	; (8003ae4 <HAL_PCD_MspInit+0xb0>)
 8003aaa:	f000 fe8b 	bl	80047c4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003aae:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab2:	4a0b      	ldr	r2, [pc, #44]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ab8:	6353      	str	r3, [r2, #52]	; 0x34
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	4b08      	ldr	r3, [pc, #32]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac2:	4a07      	ldr	r2, [pc, #28]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003ac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ac8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aca:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <HAL_PCD_MspInit+0xac>)
 8003acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ace:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003ad6:	bf00      	nop
 8003ad8:	3728      	adds	r7, #40	; 0x28
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40020000 	.word	0x40020000

08003ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b20 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003aec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003aee:	e003      	b.n	8003af8 <LoopCopyDataInit>

08003af0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003af0:	4b0c      	ldr	r3, [pc, #48]	; (8003b24 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003af2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003af4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003af6:	3104      	adds	r1, #4

08003af8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003af8:	480b      	ldr	r0, [pc, #44]	; (8003b28 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003afa:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003afc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003afe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b00:	d3f6      	bcc.n	8003af0 <CopyDataInit>
  ldr  r2, =_sbss
 8003b02:	4a0b      	ldr	r2, [pc, #44]	; (8003b30 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b04:	e002      	b.n	8003b0c <LoopFillZerobss>

08003b06 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b06:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b08:	f842 3b04 	str.w	r3, [r2], #4

08003b0c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b0c:	4b09      	ldr	r3, [pc, #36]	; (8003b34 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b0e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b10:	d3f9      	bcc.n	8003b06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003b12:	f7ff fb5f 	bl	80031d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b16:	f006 f9c3 	bl	8009ea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b1a:	f7ff f9b7 	bl	8002e8c <main>
  bx  lr    
 8003b1e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003b20:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003b24:	0800cb04 	.word	0x0800cb04
  ldr  r0, =_sdata
 8003b28:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b2c:	200002c0 	.word	0x200002c0
  ldr  r2, =_sbss
 8003b30:	200002c0 	.word	0x200002c0
  ldr  r3, = _ebss
 8003b34:	20000a4c 	.word	0x20000a4c

08003b38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b38:	e7fe      	b.n	8003b38 <ADC_IRQHandler>
	...

08003b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b40:	4b0e      	ldr	r3, [pc, #56]	; (8003b7c <HAL_Init+0x40>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a0d      	ldr	r2, [pc, #52]	; (8003b7c <HAL_Init+0x40>)
 8003b46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	; (8003b7c <HAL_Init+0x40>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a0a      	ldr	r2, [pc, #40]	; (8003b7c <HAL_Init+0x40>)
 8003b52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b58:	4b08      	ldr	r3, [pc, #32]	; (8003b7c <HAL_Init+0x40>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a07      	ldr	r2, [pc, #28]	; (8003b7c <HAL_Init+0x40>)
 8003b5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b64:	2003      	movs	r0, #3
 8003b66:	f000 f94d 	bl	8003e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f000 f808 	bl	8003b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b70:	f7ff fa3e 	bl	8002ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40023c00 	.word	0x40023c00

08003b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b88:	4b12      	ldr	r3, [pc, #72]	; (8003bd4 <HAL_InitTick+0x54>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	4b12      	ldr	r3, [pc, #72]	; (8003bd8 <HAL_InitTick+0x58>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	4619      	mov	r1, r3
 8003b92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 f965 	bl	8003e6e <HAL_SYSTICK_Config>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e00e      	b.n	8003bcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b0f      	cmp	r3, #15
 8003bb2:	d80a      	bhi.n	8003bca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bbc:	f000 f92d 	bl	8003e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bc0:	4a06      	ldr	r2, [pc, #24]	; (8003bdc <HAL_InitTick+0x5c>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	e000      	b.n	8003bcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	200000e4 	.word	0x200000e4
 8003bd8:	200000ec 	.word	0x200000ec
 8003bdc:	200000e8 	.word	0x200000e8

08003be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003be0:	b480      	push	{r7}
 8003be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003be4:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <HAL_IncTick+0x20>)
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	4b06      	ldr	r3, [pc, #24]	; (8003c04 <HAL_IncTick+0x24>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4413      	add	r3, r2
 8003bf0:	4a04      	ldr	r2, [pc, #16]	; (8003c04 <HAL_IncTick+0x24>)
 8003bf2:	6013      	str	r3, [r2, #0]
}
 8003bf4:	bf00      	nop
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	200000ec 	.word	0x200000ec
 8003c04:	20000a44 	.word	0x20000a44

08003c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c0c:	4b03      	ldr	r3, [pc, #12]	; (8003c1c <HAL_GetTick+0x14>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	20000a44 	.word	0x20000a44

08003c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c28:	f7ff ffee 	bl	8003c08 <HAL_GetTick>
 8003c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c38:	d005      	beq.n	8003c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c3a:	4b09      	ldr	r3, [pc, #36]	; (8003c60 <HAL_Delay+0x40>)
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4413      	add	r3, r2
 8003c44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c46:	bf00      	nop
 8003c48:	f7ff ffde 	bl	8003c08 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d8f7      	bhi.n	8003c48 <HAL_Delay+0x28>
  {
  }
}
 8003c58:	bf00      	nop
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	200000ec 	.word	0x200000ec

08003c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c74:	4b0c      	ldr	r3, [pc, #48]	; (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c80:	4013      	ands	r3, r2
 8003c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c96:	4a04      	ldr	r2, [pc, #16]	; (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	60d3      	str	r3, [r2, #12]
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cb0:	4b04      	ldr	r3, [pc, #16]	; (8003cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 0307 	and.w	r3, r3, #7
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000ed00 	.word	0xe000ed00

08003cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	4603      	mov	r3, r0
 8003cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	db0b      	blt.n	8003cf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	f003 021f 	and.w	r2, r3, #31
 8003ce0:	4907      	ldr	r1, [pc, #28]	; (8003d00 <__NVIC_EnableIRQ+0x38>)
 8003ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	2001      	movs	r0, #1
 8003cea:	fa00 f202 	lsl.w	r2, r0, r2
 8003cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	e000e100 	.word	0xe000e100

08003d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6039      	str	r1, [r7, #0]
 8003d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	db0a      	blt.n	8003d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	490c      	ldr	r1, [pc, #48]	; (8003d50 <__NVIC_SetPriority+0x4c>)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	b2d2      	uxtb	r2, r2
 8003d26:	440b      	add	r3, r1
 8003d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d2c:	e00a      	b.n	8003d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	4908      	ldr	r1, [pc, #32]	; (8003d54 <__NVIC_SetPriority+0x50>)
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	3b04      	subs	r3, #4
 8003d3c:	0112      	lsls	r2, r2, #4
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	440b      	add	r3, r1
 8003d42:	761a      	strb	r2, [r3, #24]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	e000e100 	.word	0xe000e100
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b089      	sub	sp, #36	; 0x24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f1c3 0307 	rsb	r3, r3, #7
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	bf28      	it	cs
 8003d76:	2304      	movcs	r3, #4
 8003d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2b06      	cmp	r3, #6
 8003d80:	d902      	bls.n	8003d88 <NVIC_EncodePriority+0x30>
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3b03      	subs	r3, #3
 8003d86:	e000      	b.n	8003d8a <NVIC_EncodePriority+0x32>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003da0:	f04f 31ff 	mov.w	r1, #4294967295
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	fa01 f303 	lsl.w	r3, r1, r3
 8003daa:	43d9      	mvns	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db0:	4313      	orrs	r3, r2
         );
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3724      	adds	r7, #36	; 0x24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dd0:	d301      	bcc.n	8003dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e00f      	b.n	8003df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dd6:	4a0a      	ldr	r2, [pc, #40]	; (8003e00 <SysTick_Config+0x40>)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dde:	210f      	movs	r1, #15
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295
 8003de4:	f7ff ff8e 	bl	8003d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003de8:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <SysTick_Config+0x40>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dee:	4b04      	ldr	r3, [pc, #16]	; (8003e00 <SysTick_Config+0x40>)
 8003df0:	2207      	movs	r2, #7
 8003df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	e000e010 	.word	0xe000e010

08003e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff ff29 	bl	8003c64 <__NVIC_SetPriorityGrouping>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b086      	sub	sp, #24
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	4603      	mov	r3, r0
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	607a      	str	r2, [r7, #4]
 8003e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e2c:	f7ff ff3e 	bl	8003cac <__NVIC_GetPriorityGrouping>
 8003e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	6978      	ldr	r0, [r7, #20]
 8003e38:	f7ff ff8e 	bl	8003d58 <NVIC_EncodePriority>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e42:	4611      	mov	r1, r2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff ff5d 	bl	8003d04 <__NVIC_SetPriority>
}
 8003e4a:	bf00      	nop
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	4603      	mov	r3, r0
 8003e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff ff31 	bl	8003cc8 <__NVIC_EnableIRQ>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b082      	sub	sp, #8
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff ffa2 	bl	8003dc0 <SysTick_Config>
 8003e7c:	4603      	mov	r3, r0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d004      	beq.n	8003ea4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2280      	movs	r2, #128	; 0x80
 8003e9e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e00c      	b.n	8003ebe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2205      	movs	r2, #5
 8003ea8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f022 0201 	bic.w	r2, r2, #1
 8003eba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ed8:	b2db      	uxtb	r3, r3
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
	...

08003ee8 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b088      	sub	sp, #32
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	61fb      	str	r3, [r7, #28]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8003ef8:	4baa      	ldr	r3, [pc, #680]	; (80041a4 <HAL_ETH_Init+0x2bc>)
 8003efa:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003f00:	2300      	movs	r3, #0
 8003f02:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e185      	b.n	800421a <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d106      	bne.n	8003f28 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7fe fd86 	bl	8002a34 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f28:	2300      	movs	r3, #0
 8003f2a:	60bb      	str	r3, [r7, #8]
 8003f2c:	4b9e      	ldr	r3, [pc, #632]	; (80041a8 <HAL_ETH_Init+0x2c0>)
 8003f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f30:	4a9d      	ldr	r2, [pc, #628]	; (80041a8 <HAL_ETH_Init+0x2c0>)
 8003f32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f36:	6453      	str	r3, [r2, #68]	; 0x44
 8003f38:	4b9b      	ldr	r3, [pc, #620]	; (80041a8 <HAL_ETH_Init+0x2c0>)
 8003f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f40:	60bb      	str	r3, [r7, #8]
 8003f42:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003f44:	4b99      	ldr	r3, [pc, #612]	; (80041ac <HAL_ETH_Init+0x2c4>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	4a98      	ldr	r2, [pc, #608]	; (80041ac <HAL_ETH_Init+0x2c4>)
 8003f4a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003f4e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003f50:	4b96      	ldr	r3, [pc, #600]	; (80041ac <HAL_ETH_Init+0x2c4>)
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	4994      	ldr	r1, [pc, #592]	; (80041ac <HAL_ETH_Init+0x2c4>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f042 0201 	orr.w	r2, r2, #1
 8003f70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f74:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003f76:	f7ff fe47 	bl	8003c08 <HAL_GetTick>
 8003f7a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003f7c:	e011      	b.n	8003fa2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8003f7e:	f7ff fe43 	bl	8003c08 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003f8c:	d909      	bls.n	8003fa2 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2203      	movs	r2, #3
 8003f92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e13b      	b.n	800421a <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1e4      	bne.n	8003f7e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f023 031c 	bic.w	r3, r3, #28
 8003fc2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003fc4:	f003 ffd4 	bl	8007f70 <HAL_RCC_GetHCLKFreq>
 8003fc8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	4a78      	ldr	r2, [pc, #480]	; (80041b0 <HAL_ETH_Init+0x2c8>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d908      	bls.n	8003fe4 <HAL_ETH_Init+0xfc>
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	4a77      	ldr	r2, [pc, #476]	; (80041b4 <HAL_ETH_Init+0x2cc>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d804      	bhi.n	8003fe4 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	f043 0308 	orr.w	r3, r3, #8
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	e027      	b.n	8004034 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	4a73      	ldr	r2, [pc, #460]	; (80041b4 <HAL_ETH_Init+0x2cc>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d908      	bls.n	8003ffe <HAL_ETH_Init+0x116>
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	4a72      	ldr	r2, [pc, #456]	; (80041b8 <HAL_ETH_Init+0x2d0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d804      	bhi.n	8003ffe <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f043 030c 	orr.w	r3, r3, #12
 8003ffa:	61fb      	str	r3, [r7, #28]
 8003ffc:	e01a      	b.n	8004034 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	4a6d      	ldr	r2, [pc, #436]	; (80041b8 <HAL_ETH_Init+0x2d0>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d903      	bls.n	800400e <HAL_ETH_Init+0x126>
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	4a6c      	ldr	r2, [pc, #432]	; (80041bc <HAL_ETH_Init+0x2d4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d911      	bls.n	8004032 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	4a6a      	ldr	r2, [pc, #424]	; (80041bc <HAL_ETH_Init+0x2d4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d908      	bls.n	8004028 <HAL_ETH_Init+0x140>
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	4a69      	ldr	r2, [pc, #420]	; (80041c0 <HAL_ETH_Init+0x2d8>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d804      	bhi.n	8004028 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	f043 0304 	orr.w	r3, r3, #4
 8004024:	61fb      	str	r3, [r7, #28]
 8004026:	e005      	b.n	8004034 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f043 0310 	orr.w	r3, r3, #16
 800402e:	61fb      	str	r3, [r7, #28]
 8004030:	e000      	b.n	8004034 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004032:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	69fa      	ldr	r2, [r7, #28]
 800403a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800403c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004040:	2100      	movs	r1, #0
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f956 	bl	80042f4 <HAL_ETH_WritePHYRegister>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00b      	beq.n	8004066 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004052:	6939      	ldr	r1, [r7, #16]
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f9b3 	bl	80043c0 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e0d9      	b.n	800421a <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004066:	20ff      	movs	r0, #255	; 0xff
 8004068:	f7ff fdda 	bl	8003c20 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80a7 	beq.w	80041c4 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004076:	f7ff fdc7 	bl	8003c08 <HAL_GetTick>
 800407a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800407c:	f107 030c 	add.w	r3, r7, #12
 8004080:	461a      	mov	r2, r3
 8004082:	2101      	movs	r1, #1
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 f8cd 	bl	8004224 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800408a:	f7ff fdbd 	bl	8003c08 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	f241 3288 	movw	r2, #5000	; 0x1388
 8004098:	4293      	cmp	r3, r2
 800409a:	d90f      	bls.n	80040bc <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80040a0:	6939      	ldr	r1, [r7, #16]
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f98c 	bl	80043c0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e0ae      	b.n	800421a <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0da      	beq.n	800407c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80040c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040ca:	2100      	movs	r1, #0
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f911 	bl	80042f4 <HAL_ETH_WritePHYRegister>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00b      	beq.n	80040f0 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80040dc:	6939      	ldr	r1, [r7, #16]
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f96e 	bl	80043c0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80040ec:	2301      	movs	r3, #1
 80040ee:	e094      	b.n	800421a <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80040f0:	f7ff fd8a 	bl	8003c08 <HAL_GetTick>
 80040f4:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80040f6:	f107 030c 	add.w	r3, r7, #12
 80040fa:	461a      	mov	r2, r3
 80040fc:	2101      	movs	r1, #1
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f890 	bl	8004224 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004104:	f7ff fd80 	bl	8003c08 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004112:	4293      	cmp	r3, r2
 8004114:	d90f      	bls.n	8004136 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800411a:	6939      	ldr	r1, [r7, #16]
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f94f 	bl	80043c0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e071      	b.n	800421a <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f003 0320 	and.w	r3, r3, #32
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0da      	beq.n	80040f6 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004140:	f107 030c 	add.w	r3, r7, #12
 8004144:	461a      	mov	r2, r3
 8004146:	211f      	movs	r1, #31
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f86b 	bl	8004224 <HAL_ETH_ReadPHYRegister>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004158:	6939      	ldr	r1, [r7, #16]
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f930 	bl	80043c0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004168:	2301      	movs	r3, #1
 800416a:	e056      	b.n	800421a <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f003 0310 	and.w	r3, r3, #16
 8004172:	2b00      	cmp	r3, #0
 8004174:	d004      	beq.n	8004180 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800417c:	60da      	str	r2, [r3, #12]
 800417e:	e002      	b.n	8004186 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0304 	and.w	r3, r3, #4
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	609a      	str	r2, [r3, #8]
 8004196:	e037      	b.n	8004208 <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800419e:	609a      	str	r2, [r3, #8]
 80041a0:	e032      	b.n	8004208 <HAL_ETH_Init+0x320>
 80041a2:	bf00      	nop
 80041a4:	03938700 	.word	0x03938700
 80041a8:	40023800 	.word	0x40023800
 80041ac:	40013800 	.word	0x40013800
 80041b0:	01312cff 	.word	0x01312cff
 80041b4:	02160ebf 	.word	0x02160ebf
 80041b8:	039386ff 	.word	0x039386ff
 80041bc:	05f5e0ff 	.word	0x05f5e0ff
 80041c0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	08db      	lsrs	r3, r3, #3
 80041ca:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	085b      	lsrs	r3, r3, #1
 80041d2:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80041d4:	4313      	orrs	r3, r2
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	461a      	mov	r2, r3
 80041da:	2100      	movs	r1, #0
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f889 	bl	80042f4 <HAL_ETH_WritePHYRegister>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00b      	beq.n	8004200 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80041ec:	6939      	ldr	r1, [r7, #16]
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f8e6 	bl	80043c0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e00c      	b.n	800421a <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004200:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004204:	f7ff fd0c 	bl	8003c20 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004208:	6939      	ldr	r1, [r7, #16]
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f8d8 	bl	80043c0 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3720      	adds	r7, #32
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop

08004224 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	460b      	mov	r3, r1
 800422e:	607a      	str	r2, [r7, #4]
 8004230:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004236:	2300      	movs	r3, #0
 8004238:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b82      	cmp	r3, #130	; 0x82
 8004244:	d101      	bne.n	800424a <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004246:	2302      	movs	r3, #2
 8004248:	e050      	b.n	80042ec <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2282      	movs	r2, #130	; 0x82
 800424e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 031c 	and.w	r3, r3, #28
 8004260:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	8a1b      	ldrh	r3, [r3, #16]
 8004266:	02db      	lsls	r3, r3, #11
 8004268:	b29b      	uxth	r3, r3
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4313      	orrs	r3, r2
 800426e:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004270:	897b      	ldrh	r3, [r7, #10]
 8004272:	019b      	lsls	r3, r3, #6
 8004274:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f023 0302 	bic.w	r3, r3, #2
 8004284:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004296:	f7ff fcb7 	bl	8003c08 <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800429c:	e015      	b.n	80042ca <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800429e:	f7ff fcb3 	bl	8003c08 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ac:	d309      	bcc.n	80042c2 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e014      	b.n	80042ec <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1e4      	bne.n	800429e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	b29b      	uxth	r3, r3
 80042dc:	461a      	mov	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	460b      	mov	r3, r1
 80042fe:	607a      	str	r2, [r7, #4]
 8004300:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004302:	2300      	movs	r3, #0
 8004304:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004306:	2300      	movs	r3, #0
 8004308:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b42      	cmp	r3, #66	; 0x42
 8004314:	d101      	bne.n	800431a <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004316:	2302      	movs	r3, #2
 8004318:	e04e      	b.n	80043b8 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2242      	movs	r2, #66	; 0x42
 800431e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	f003 031c 	and.w	r3, r3, #28
 8004330:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8a1b      	ldrh	r3, [r3, #16]
 8004336:	02db      	lsls	r3, r3, #11
 8004338:	b29b      	uxth	r3, r3
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4313      	orrs	r3, r2
 800433e:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004340:	897b      	ldrh	r3, [r7, #10]
 8004342:	019b      	lsls	r3, r3, #6
 8004344:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4313      	orrs	r3, r2
 800434c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f043 0302 	orr.w	r3, r3, #2
 8004354:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f043 0301 	orr.w	r3, r3, #1
 800435c:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	b29a      	uxth	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004370:	f7ff fc4a 	bl	8003c08 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004376:	e015      	b.n	80043a4 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8004378:	f7ff fc46 	bl	8003c08 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004386:	d309      	bcc.n	800439c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e00d      	b.n	80043b8 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e4      	bne.n	8004378 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b0b0      	sub	sp, #192	; 0xc0
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80043ca:	2300      	movs	r3, #0
 80043cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80043dc:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80043e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80043e6:	2300      	movs	r3, #0
 80043e8:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80043ea:	2300      	movs	r3, #0
 80043ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80043ee:	2300      	movs	r3, #0
 80043f0:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80043f2:	2300      	movs	r3, #0
 80043f4:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80043f6:	2300      	movs	r3, #0
 80043f8:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80043fa:	2300      	movs	r3, #0
 80043fc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d103      	bne.n	800440e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8004406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800440a:	663b      	str	r3, [r7, #96]	; 0x60
 800440c:	e001      	b.n	8004412 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800440e:	2300      	movs	r3, #0
 8004410:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8004412:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004416:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8004418:	2300      	movs	r3, #0
 800441a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800441c:	2300      	movs	r3, #0
 800441e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8004420:	2300      	movs	r3, #0
 8004422:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8004424:	2300      	movs	r3, #0
 8004426:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8004428:	2300      	movs	r3, #0
 800442a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800442c:	2340      	movs	r3, #64	; 0x40
 800442e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8004430:	2300      	movs	r3, #0
 8004432:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8004436:	2300      	movs	r3, #0
 8004438:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800443c:	2300      	movs	r3, #0
 800443e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8004442:	2300      	movs	r3, #0
 8004444:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8004448:	2300      	movs	r3, #0
 800444a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 800444e:	2300      	movs	r3, #0
 8004450:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8004454:	2300      	movs	r3, #0
 8004456:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800445a:	2300      	movs	r3, #0
 800445c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8004460:	2380      	movs	r3, #128	; 0x80
 8004462:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004466:	2300      	movs	r3, #0
 8004468:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800446c:	2300      	movs	r3, #0
 800446e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8004472:	2300      	movs	r3, #0
 8004474:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8004478:	2300      	movs	r3, #0
 800447a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800447e:	2300      	movs	r3, #0
 8004480:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8004484:	2300      	movs	r3, #0
 8004486:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004494:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004498:	4bac      	ldr	r3, [pc, #688]	; (800474c <ETH_MACDMAConfig+0x38c>)
 800449a:	4013      	ands	r3, r2
 800449c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80044a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80044a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80044a4:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80044a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80044a8:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80044aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80044ac:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80044b2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80044b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80044b6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80044b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80044ba:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80044c0:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80044c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80044c4:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80044c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80044c8:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80044ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80044cc:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80044ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80044d0:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80044d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80044d4:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80044d6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80044da:	4313      	orrs	r3, r2
 80044dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80044e8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80044f4:	2001      	movs	r0, #1
 80044f6:	f7ff fb93 	bl	8003c20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004502:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004504:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8004506:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004508:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800450a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800450c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800450e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8004512:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8004514:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8004518:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800451a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800451e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8004520:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8004524:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8004528:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8004530:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004532:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800453e:	2001      	movs	r0, #1
 8004540:	f7ff fb6e 	bl	8003c20 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800454c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004556:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004560:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800456c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004570:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004574:	4013      	ands	r3, r2
 8004576:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800457a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800457e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8004580:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8004584:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8004586:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800458a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800458c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8004590:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8004592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8004596:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8004598:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800459c:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800459e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80045a2:	4313      	orrs	r3, r2
 80045a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80045b0:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80045bc:	2001      	movs	r0, #1
 80045be:	f7ff fb2f 	bl	8003c20 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80045ca:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80045cc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80045d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80045e6:	2001      	movs	r0, #1
 80045e8:	f7ff fb1a 	bl	8003c20 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80045f4:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80045f6:	2300      	movs	r3, #0
 80045f8:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80045fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045fe:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8004600:	2300      	movs	r3, #0
 8004602:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8004604:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004608:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800460a:	2300      	movs	r3, #0
 800460c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800460e:	2300      	movs	r3, #0
 8004610:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8004612:	2300      	movs	r3, #0
 8004614:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004616:	2300      	movs	r3, #0
 8004618:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800461a:	2304      	movs	r3, #4
 800461c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800461e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004622:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8004624:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004628:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800462a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800462e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004630:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004634:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8004636:	2380      	movs	r3, #128	; 0x80
 8004638:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 800463a:	2300      	movs	r3, #0
 800463c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800463e:	2300      	movs	r3, #0
 8004640:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464a:	3318      	adds	r3, #24
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004652:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004656:	4b3e      	ldr	r3, [pc, #248]	; (8004750 <ETH_MACDMAConfig+0x390>)
 8004658:	4013      	ands	r3, r2
 800465a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800465e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8004660:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004662:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8004664:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8004666:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8004668:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800466a:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800466c:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800466e:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8004670:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8004672:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8004674:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8004676:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8004678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800467a:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800467e:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004680:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004692:	3318      	adds	r3, #24
 8004694:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004698:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046a2:	3318      	adds	r3, #24
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80046aa:	2001      	movs	r0, #1
 80046ac:	f7ff fab8 	bl	8003c20 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046b8:	3318      	adds	r3, #24
 80046ba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80046be:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80046c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80046c4:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80046c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80046c8:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80046cc:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80046ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80046d0:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 80046d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046d4:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80046d6:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80046d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 80046da:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80046e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046e8:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80046f8:	2001      	movs	r0, #1
 80046fa:	f7ff fa91 	bl	8003c20 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004706:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800470a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d10f      	bne.n	8004734 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800471c:	331c      	adds	r3, #28
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004728:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800472c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004730:	331c      	adds	r3, #28
 8004732:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	461a      	mov	r2, r3
 800473a:	2100      	movs	r1, #0
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f809 	bl	8004754 <ETH_MACAddressConfig>
}
 8004742:	bf00      	nop
 8004744:	37c0      	adds	r7, #192	; 0xc0
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	ff20810f 	.word	0xff20810f
 8004750:	f8de3f23 	.word	0xf8de3f23

08004754 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	3305      	adds	r3, #5
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	021b      	lsls	r3, r3, #8
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	3204      	adds	r2, #4
 800476c:	7812      	ldrb	r2, [r2, #0]
 800476e:	4313      	orrs	r3, r2
 8004770:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	4b11      	ldr	r3, [pc, #68]	; (80047bc <ETH_MACAddressConfig+0x68>)
 8004776:	4413      	add	r3, r2
 8004778:	461a      	mov	r2, r3
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	3303      	adds	r3, #3
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	061a      	lsls	r2, r3, #24
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3302      	adds	r3, #2
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	041b      	lsls	r3, r3, #16
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	3301      	adds	r3, #1
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	4313      	orrs	r3, r2
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	7812      	ldrb	r2, [r2, #0]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <ETH_MACAddressConfig+0x6c>)
 80047a6:	4413      	add	r3, r2
 80047a8:	461a      	mov	r2, r3
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	6013      	str	r3, [r2, #0]
}
 80047ae:	bf00      	nop
 80047b0:	371c      	adds	r7, #28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	40028040 	.word	0x40028040
 80047c0:	40028044 	.word	0x40028044

080047c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b089      	sub	sp, #36	; 0x24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047ce:	2300      	movs	r3, #0
 80047d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	e177      	b.n	8004ad0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047e0:	2201      	movs	r2, #1
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	fa02 f303 	lsl.w	r3, r2, r3
 80047e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4013      	ands	r3, r2
 80047f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	f040 8166 	bne.w	8004aca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d00b      	beq.n	800481e <HAL_GPIO_Init+0x5a>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d007      	beq.n	800481e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004812:	2b11      	cmp	r3, #17
 8004814:	d003      	beq.n	800481e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2b12      	cmp	r3, #18
 800481c:	d130      	bne.n	8004880 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	2203      	movs	r2, #3
 800482a:	fa02 f303 	lsl.w	r3, r2, r3
 800482e:	43db      	mvns	r3, r3
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	4013      	ands	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	fa02 f303 	lsl.w	r3, r2, r3
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4313      	orrs	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004854:	2201      	movs	r2, #1
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	43db      	mvns	r3, r3
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	4013      	ands	r3, r2
 8004862:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	091b      	lsrs	r3, r3, #4
 800486a:	f003 0201 	and.w	r2, r3, #1
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	fa02 f303 	lsl.w	r3, r2, r3
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	4313      	orrs	r3, r2
 8004878:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	2203      	movs	r2, #3
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	43db      	mvns	r3, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4013      	ands	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d003      	beq.n	80048c0 <HAL_GPIO_Init+0xfc>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b12      	cmp	r3, #18
 80048be:	d123      	bne.n	8004908 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	08da      	lsrs	r2, r3, #3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3208      	adds	r2, #8
 80048c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	220f      	movs	r2, #15
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	43db      	mvns	r3, r3
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4013      	ands	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	691a      	ldr	r2, [r3, #16]
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	08da      	lsrs	r2, r3, #3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	3208      	adds	r2, #8
 8004902:	69b9      	ldr	r1, [r7, #24]
 8004904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	2203      	movs	r2, #3
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43db      	mvns	r3, r3
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	4013      	ands	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f003 0203 	and.w	r2, r3, #3
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4313      	orrs	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 80c0 	beq.w	8004aca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	4b65      	ldr	r3, [pc, #404]	; (8004ae4 <HAL_GPIO_Init+0x320>)
 8004950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004952:	4a64      	ldr	r2, [pc, #400]	; (8004ae4 <HAL_GPIO_Init+0x320>)
 8004954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004958:	6453      	str	r3, [r2, #68]	; 0x44
 800495a:	4b62      	ldr	r3, [pc, #392]	; (8004ae4 <HAL_GPIO_Init+0x320>)
 800495c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004966:	4a60      	ldr	r2, [pc, #384]	; (8004ae8 <HAL_GPIO_Init+0x324>)
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	089b      	lsrs	r3, r3, #2
 800496c:	3302      	adds	r3, #2
 800496e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	220f      	movs	r2, #15
 800497e:	fa02 f303 	lsl.w	r3, r2, r3
 8004982:	43db      	mvns	r3, r3
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4013      	ands	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a57      	ldr	r2, [pc, #348]	; (8004aec <HAL_GPIO_Init+0x328>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d037      	beq.n	8004a02 <HAL_GPIO_Init+0x23e>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a56      	ldr	r2, [pc, #344]	; (8004af0 <HAL_GPIO_Init+0x32c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d031      	beq.n	80049fe <HAL_GPIO_Init+0x23a>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a55      	ldr	r2, [pc, #340]	; (8004af4 <HAL_GPIO_Init+0x330>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d02b      	beq.n	80049fa <HAL_GPIO_Init+0x236>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a54      	ldr	r2, [pc, #336]	; (8004af8 <HAL_GPIO_Init+0x334>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d025      	beq.n	80049f6 <HAL_GPIO_Init+0x232>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a53      	ldr	r2, [pc, #332]	; (8004afc <HAL_GPIO_Init+0x338>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d01f      	beq.n	80049f2 <HAL_GPIO_Init+0x22e>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a52      	ldr	r2, [pc, #328]	; (8004b00 <HAL_GPIO_Init+0x33c>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d019      	beq.n	80049ee <HAL_GPIO_Init+0x22a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a51      	ldr	r2, [pc, #324]	; (8004b04 <HAL_GPIO_Init+0x340>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d013      	beq.n	80049ea <HAL_GPIO_Init+0x226>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a50      	ldr	r2, [pc, #320]	; (8004b08 <HAL_GPIO_Init+0x344>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00d      	beq.n	80049e6 <HAL_GPIO_Init+0x222>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a4f      	ldr	r2, [pc, #316]	; (8004b0c <HAL_GPIO_Init+0x348>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d007      	beq.n	80049e2 <HAL_GPIO_Init+0x21e>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a4e      	ldr	r2, [pc, #312]	; (8004b10 <HAL_GPIO_Init+0x34c>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d101      	bne.n	80049de <HAL_GPIO_Init+0x21a>
 80049da:	2309      	movs	r3, #9
 80049dc:	e012      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049de:	230a      	movs	r3, #10
 80049e0:	e010      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049e2:	2308      	movs	r3, #8
 80049e4:	e00e      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049e6:	2307      	movs	r3, #7
 80049e8:	e00c      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049ea:	2306      	movs	r3, #6
 80049ec:	e00a      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049ee:	2305      	movs	r3, #5
 80049f0:	e008      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049f2:	2304      	movs	r3, #4
 80049f4:	e006      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049f6:	2303      	movs	r3, #3
 80049f8:	e004      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049fa:	2302      	movs	r3, #2
 80049fc:	e002      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 80049fe:	2301      	movs	r3, #1
 8004a00:	e000      	b.n	8004a04 <HAL_GPIO_Init+0x240>
 8004a02:	2300      	movs	r3, #0
 8004a04:	69fa      	ldr	r2, [r7, #28]
 8004a06:	f002 0203 	and.w	r2, r2, #3
 8004a0a:	0092      	lsls	r2, r2, #2
 8004a0c:	4093      	lsls	r3, r2
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a14:	4934      	ldr	r1, [pc, #208]	; (8004ae8 <HAL_GPIO_Init+0x324>)
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	089b      	lsrs	r3, r3, #2
 8004a1a:	3302      	adds	r3, #2
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a22:	4b3c      	ldr	r3, [pc, #240]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	43db      	mvns	r3, r3
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004a3e:	69ba      	ldr	r2, [r7, #24]
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a46:	4a33      	ldr	r2, [pc, #204]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004a4c:	4b31      	ldr	r3, [pc, #196]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	43db      	mvns	r3, r3
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	4013      	ands	r3, r2
 8004a5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d003      	beq.n	8004a70 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a70:	4a28      	ldr	r2, [pc, #160]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a76:	4b27      	ldr	r3, [pc, #156]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	43db      	mvns	r3, r3
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	4013      	ands	r3, r2
 8004a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a9a:	4a1e      	ldr	r2, [pc, #120]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004aa0:	4b1c      	ldr	r3, [pc, #112]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	69ba      	ldr	r2, [r7, #24]
 8004aac:	4013      	ands	r3, r2
 8004aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004abc:	69ba      	ldr	r2, [r7, #24]
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ac4:	4a13      	ldr	r2, [pc, #76]	; (8004b14 <HAL_GPIO_Init+0x350>)
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	3301      	adds	r3, #1
 8004ace:	61fb      	str	r3, [r7, #28]
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	2b0f      	cmp	r3, #15
 8004ad4:	f67f ae84 	bls.w	80047e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ad8:	bf00      	nop
 8004ada:	3724      	adds	r7, #36	; 0x24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	40013800 	.word	0x40013800
 8004aec:	40020000 	.word	0x40020000
 8004af0:	40020400 	.word	0x40020400
 8004af4:	40020800 	.word	0x40020800
 8004af8:	40020c00 	.word	0x40020c00
 8004afc:	40021000 	.word	0x40021000
 8004b00:	40021400 	.word	0x40021400
 8004b04:	40021800 	.word	0x40021800
 8004b08:	40021c00 	.word	0x40021c00
 8004b0c:	40022000 	.word	0x40022000
 8004b10:	40022400 	.word	0x40022400
 8004b14:	40013c00 	.word	0x40013c00

08004b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	807b      	strh	r3, [r7, #2]
 8004b24:	4613      	mov	r3, r2
 8004b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b28:	787b      	ldrb	r3, [r7, #1]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b2e:	887a      	ldrh	r2, [r7, #2]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b34:	e003      	b.n	8004b3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b36:	887b      	ldrh	r3, [r7, #2]
 8004b38:	041a      	lsls	r2, r3, #16
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	619a      	str	r2, [r3, #24]
}
 8004b3e:	bf00      	nop
 8004b40:	370c      	adds	r7, #12
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
	...

08004b4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e11f      	b.n	8004d9e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d106      	bne.n	8004b78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fe f92e 	bl	8002dd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2224      	movs	r2, #36	; 0x24
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 0201 	bic.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004bb0:	f003 f9ea 	bl	8007f88 <HAL_RCC_GetPCLK1Freq>
 8004bb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	4a7b      	ldr	r2, [pc, #492]	; (8004da8 <HAL_I2C_Init+0x25c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d807      	bhi.n	8004bd0 <HAL_I2C_Init+0x84>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4a7a      	ldr	r2, [pc, #488]	; (8004dac <HAL_I2C_Init+0x260>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	bf94      	ite	ls
 8004bc8:	2301      	movls	r3, #1
 8004bca:	2300      	movhi	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	e006      	b.n	8004bde <HAL_I2C_Init+0x92>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	4a77      	ldr	r2, [pc, #476]	; (8004db0 <HAL_I2C_Init+0x264>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	bf94      	ite	ls
 8004bd8:	2301      	movls	r3, #1
 8004bda:	2300      	movhi	r3, #0
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e0db      	b.n	8004d9e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4a72      	ldr	r2, [pc, #456]	; (8004db4 <HAL_I2C_Init+0x268>)
 8004bea:	fba2 2303 	umull	r2, r3, r2, r3
 8004bee:	0c9b      	lsrs	r3, r3, #18
 8004bf0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	4a64      	ldr	r2, [pc, #400]	; (8004da8 <HAL_I2C_Init+0x25c>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d802      	bhi.n	8004c20 <HAL_I2C_Init+0xd4>
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	e009      	b.n	8004c34 <HAL_I2C_Init+0xe8>
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	4a63      	ldr	r2, [pc, #396]	; (8004db8 <HAL_I2C_Init+0x26c>)
 8004c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c30:	099b      	lsrs	r3, r3, #6
 8004c32:	3301      	adds	r3, #1
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	430b      	orrs	r3, r1
 8004c3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c46:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	4956      	ldr	r1, [pc, #344]	; (8004da8 <HAL_I2C_Init+0x25c>)
 8004c50:	428b      	cmp	r3, r1
 8004c52:	d80d      	bhi.n	8004c70 <HAL_I2C_Init+0x124>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	1e59      	subs	r1, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c62:	3301      	adds	r3, #1
 8004c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c68:	2b04      	cmp	r3, #4
 8004c6a:	bf38      	it	cc
 8004c6c:	2304      	movcc	r3, #4
 8004c6e:	e04f      	b.n	8004d10 <HAL_I2C_Init+0x1c4>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d111      	bne.n	8004c9c <HAL_I2C_Init+0x150>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	1e58      	subs	r0, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6859      	ldr	r1, [r3, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	440b      	add	r3, r1
 8004c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	e012      	b.n	8004cc2 <HAL_I2C_Init+0x176>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	1e58      	subs	r0, r3, #1
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6859      	ldr	r1, [r3, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	0099      	lsls	r1, r3, #2
 8004cac:	440b      	add	r3, r1
 8004cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <HAL_I2C_Init+0x17e>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e022      	b.n	8004d10 <HAL_I2C_Init+0x1c4>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10e      	bne.n	8004cf0 <HAL_I2C_Init+0x1a4>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	1e58      	subs	r0, r3, #1
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	460b      	mov	r3, r1
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	440b      	add	r3, r1
 8004ce0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cee:	e00f      	b.n	8004d10 <HAL_I2C_Init+0x1c4>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	1e58      	subs	r0, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6859      	ldr	r1, [r3, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	0099      	lsls	r1, r3, #2
 8004d00:	440b      	add	r3, r1
 8004d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d06:	3301      	adds	r3, #1
 8004d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d10:	6879      	ldr	r1, [r7, #4]
 8004d12:	6809      	ldr	r1, [r1, #0]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69da      	ldr	r2, [r3, #28]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6911      	ldr	r1, [r2, #16]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68d2      	ldr	r2, [r2, #12]
 8004d4a:	4311      	orrs	r1, r2
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	430b      	orrs	r3, r1
 8004d52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	695a      	ldr	r2, [r3, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	000186a0 	.word	0x000186a0
 8004dac:	001e847f 	.word	0x001e847f
 8004db0:	003d08ff 	.word	0x003d08ff
 8004db4:	431bde83 	.word	0x431bde83
 8004db8:	10624dd3 	.word	0x10624dd3

08004dbc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af02      	add	r7, sp, #8
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	460b      	mov	r3, r1
 8004dca:	817b      	strh	r3, [r7, #10]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dd0:	f7fe ff1a 	bl	8003c08 <HAL_GetTick>
 8004dd4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b20      	cmp	r3, #32
 8004de0:	f040 80e0 	bne.w	8004fa4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	2319      	movs	r3, #25
 8004dea:	2201      	movs	r2, #1
 8004dec:	4970      	ldr	r1, [pc, #448]	; (8004fb0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f002 f8ff 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e0d3      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_I2C_Master_Transmit+0x50>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e0cc      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x1ea>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d007      	beq.n	8004e32 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f042 0201 	orr.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2221      	movs	r2, #33	; 0x21
 8004e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	893a      	ldrh	r2, [r7, #8]
 8004e62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	4a50      	ldr	r2, [pc, #320]	; (8004fb4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e74:	8979      	ldrh	r1, [r7, #10]
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	6a3a      	ldr	r2, [r7, #32]
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f001 feec 	bl	8006c58 <I2C_MasterRequestWrite>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e08d      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	613b      	str	r3, [r7, #16]
 8004e9e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ea0:	e066      	b.n	8004f70 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	6a39      	ldr	r1, [r7, #32]
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f002 f979 	bl	800719e <I2C_WaitOnTXEFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00d      	beq.n	8004ece <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	2b04      	cmp	r3, #4
 8004eb8:	d107      	bne.n	8004eca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ec8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e06b      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed2:	781a      	ldrb	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ede:	1c5a      	adds	r2, r3, #1
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d11b      	bne.n	8004f44 <HAL_I2C_Master_Transmit+0x188>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d017      	beq.n	8004f44 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f18:	781a      	ldrb	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	6a39      	ldr	r1, [r7, #32]
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f002 f969 	bl	8007220 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00d      	beq.n	8004f70 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d107      	bne.n	8004f6c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f6a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e01a      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d194      	bne.n	8004ea2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	e000      	b.n	8004fa6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004fa4:	2302      	movs	r3, #2
  }
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	00100002 	.word	0x00100002
 8004fb4:	ffff0000 	.word	0xffff0000

08004fb8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08c      	sub	sp, #48	; 0x30
 8004fbc:	af02      	add	r7, sp, #8
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	607a      	str	r2, [r7, #4]
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	817b      	strh	r3, [r7, #10]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fcc:	f7fe fe1c 	bl	8003c08 <HAL_GetTick>
 8004fd0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b20      	cmp	r3, #32
 8004fdc:	f040 820b 	bne.w	80053f6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	2319      	movs	r3, #25
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	497c      	ldr	r1, [pc, #496]	; (80051dc <HAL_I2C_Master_Receive+0x224>)
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f002 f801 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	e1fe      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_I2C_Master_Receive+0x50>
 8005004:	2302      	movs	r3, #2
 8005006:	e1f7      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b01      	cmp	r3, #1
 800501c:	d007      	beq.n	800502e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f042 0201 	orr.w	r2, r2, #1
 800502c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800503c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2222      	movs	r2, #34	; 0x22
 8005042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2210      	movs	r2, #16
 800504a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	893a      	ldrh	r2, [r7, #8]
 800505e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4a5c      	ldr	r2, [pc, #368]	; (80051e0 <HAL_I2C_Master_Receive+0x228>)
 800506e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005070:	8979      	ldrh	r1, [r7, #10]
 8005072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f001 fe70 	bl	8006d5c <I2C_MasterRequestRead>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e1b8      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508a:	2b00      	cmp	r3, #0
 800508c:	d113      	bne.n	80050b6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800508e:	2300      	movs	r3, #0
 8005090:	623b      	str	r3, [r7, #32]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	623b      	str	r3, [r7, #32]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	623b      	str	r3, [r7, #32]
 80050a2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	e18c      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d11b      	bne.n	80050f6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ce:	2300      	movs	r3, #0
 80050d0:	61fb      	str	r3, [r7, #28]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	61fb      	str	r3, [r7, #28]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	61fb      	str	r3, [r7, #28]
 80050e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	e16c      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d11b      	bne.n	8005136 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800510c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800511c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800511e:	2300      	movs	r3, #0
 8005120:	61bb      	str	r3, [r7, #24]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	61bb      	str	r3, [r7, #24]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	61bb      	str	r3, [r7, #24]
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	e14c      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005144:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005146:	2300      	movs	r3, #0
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	617b      	str	r3, [r7, #20]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	617b      	str	r3, [r7, #20]
 800515a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800515c:	e138      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005162:	2b03      	cmp	r3, #3
 8005164:	f200 80f1 	bhi.w	800534a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516c:	2b01      	cmp	r3, #1
 800516e:	d123      	bne.n	80051b8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005172:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f002 f894 	bl	80072a2 <I2C_WaitOnRXNEFlagUntilTimeout>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e139      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	691a      	ldr	r2, [r3, #16]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051b6:	e10b      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d14e      	bne.n	800525e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c6:	2200      	movs	r2, #0
 80051c8:	4906      	ldr	r1, [pc, #24]	; (80051e4 <HAL_I2C_Master_Receive+0x22c>)
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f001 ff11 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d008      	beq.n	80051e8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e10e      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
 80051da:	bf00      	nop
 80051dc:	00100002 	.word	0x00100002
 80051e0:	ffff0000 	.word	0xffff0000
 80051e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	691a      	ldr	r2, [r3, #16]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005234:	b2d2      	uxtb	r2, r2
 8005236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523c:	1c5a      	adds	r2, r3, #1
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005252:	b29b      	uxth	r3, r3
 8005254:	3b01      	subs	r3, #1
 8005256:	b29a      	uxth	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800525c:	e0b8      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005264:	2200      	movs	r2, #0
 8005266:	4966      	ldr	r1, [pc, #408]	; (8005400 <HAL_I2C_Master_Receive+0x448>)
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f001 fec2 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e0bf      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005286:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	691a      	ldr	r2, [r3, #16]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005292:	b2d2      	uxtb	r2, r2
 8005294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	1c5a      	adds	r2, r3, #1
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a4:	3b01      	subs	r3, #1
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c0:	2200      	movs	r2, #0
 80052c2:	494f      	ldr	r1, [pc, #316]	; (8005400 <HAL_I2C_Master_Receive+0x448>)
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f001 fe94 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e091      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	691a      	ldr	r2, [r3, #16]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005300:	3b01      	subs	r3, #1
 8005302:	b29a      	uxth	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530c:	b29b      	uxth	r3, r3
 800530e:	3b01      	subs	r3, #1
 8005310:	b29a      	uxth	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	691a      	ldr	r2, [r3, #16]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005320:	b2d2      	uxtb	r2, r2
 8005322:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005328:	1c5a      	adds	r2, r3, #1
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005332:	3b01      	subs	r3, #1
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533e:	b29b      	uxth	r3, r3
 8005340:	3b01      	subs	r3, #1
 8005342:	b29a      	uxth	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005348:	e042      	b.n	80053d0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800534a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800534c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f001 ffa7 	bl	80072a2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e04c      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	691a      	ldr	r2, [r3, #16]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005368:	b2d2      	uxtb	r2, r2
 800536a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b04      	cmp	r3, #4
 800539c:	d118      	bne.n	80053d0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f47f aec2 	bne.w	800515e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2220      	movs	r2, #32
 80053de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80053f2:	2300      	movs	r3, #0
 80053f4:	e000      	b.n	80053f8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80053f6:	2302      	movs	r3, #2
  }
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3728      	adds	r7, #40	; 0x28
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	00010004 	.word	0x00010004

08005404 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005404:	b480      	push	{r7}
 8005406:	b087      	sub	sp, #28
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	4608      	mov	r0, r1
 800540e:	4611      	mov	r1, r2
 8005410:	461a      	mov	r2, r3
 8005412:	4603      	mov	r3, r0
 8005414:	817b      	strh	r3, [r7, #10]
 8005416:	460b      	mov	r3, r1
 8005418:	813b      	strh	r3, [r7, #8]
 800541a:	4613      	mov	r3, r2
 800541c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b20      	cmp	r3, #32
 800542c:	f040 809a 	bne.w	8005564 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005430:	4b50      	ldr	r3, [pc, #320]	; (8005574 <HAL_I2C_Mem_Read_IT+0x170>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	08db      	lsrs	r3, r3, #3
 8005436:	4a50      	ldr	r2, [pc, #320]	; (8005578 <HAL_I2C_Mem_Read_IT+0x174>)
 8005438:	fba2 2303 	umull	r2, r3, r2, r3
 800543c:	0a1a      	lsrs	r2, r3, #8
 800543e:	4613      	mov	r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4413      	add	r3, r2
 8005444:	009a      	lsls	r2, r3, #2
 8005446:	4413      	add	r3, r2
 8005448:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	3b01      	subs	r3, #1
 800544e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d116      	bne.n	8005484 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2220      	movs	r2, #32
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005470:	f043 0220 	orr.w	r2, r3, #32
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e070      	b.n	8005566 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b02      	cmp	r3, #2
 8005490:	d0db      	beq.n	800544a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d101      	bne.n	80054a0 <HAL_I2C_Mem_Read_IT+0x9c>
 800549c:	2302      	movs	r3, #2
 800549e:	e062      	b.n	8005566 <HAL_I2C_Mem_Read_IT+0x162>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d007      	beq.n	80054c6 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f042 0201 	orr.w	r2, r2, #1
 80054c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054d4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2222      	movs	r2, #34	; 0x22
 80054da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2240      	movs	r2, #64	; 0x40
 80054e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a3a      	ldr	r2, [r7, #32]
 80054f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80054f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4a1d      	ldr	r2, [pc, #116]	; (800557c <HAL_I2C_Mem_Read_IT+0x178>)
 8005506:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005508:	897a      	ldrh	r2, [r7, #10]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800550e:	893a      	ldrh	r2, [r7, #8]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005514:	88fa      	ldrh	r2, [r7, #6]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800552e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800553e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800554c:	2b00      	cmp	r3, #0
 800554e:	d007      	beq.n	8005560 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800555e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8005560:	2300      	movs	r3, #0
 8005562:	e000      	b.n	8005566 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8005564:	2302      	movs	r3, #2
  }
}
 8005566:	4618      	mov	r0, r3
 8005568:	371c      	adds	r7, #28
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	200000e4 	.word	0x200000e4
 8005578:	14f8b589 	.word	0x14f8b589
 800557c:	ffff0000 	.word	0xffff0000

08005580 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b088      	sub	sp, #32
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005588:	2300      	movs	r3, #0
 800558a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005598:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055a0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80055aa:	7bfb      	ldrb	r3, [r7, #15]
 80055ac:	2b10      	cmp	r3, #16
 80055ae:	d003      	beq.n	80055b8 <HAL_I2C_EV_IRQHandler+0x38>
 80055b0:	7bfb      	ldrb	r3, [r7, #15]
 80055b2:	2b40      	cmp	r3, #64	; 0x40
 80055b4:	f040 80b6 	bne.w	8005724 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	699b      	ldr	r3, [r3, #24]
 80055be:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10d      	bne.n	80055ee <HAL_I2C_EV_IRQHandler+0x6e>
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80055d8:	d003      	beq.n	80055e2 <HAL_I2C_EV_IRQHandler+0x62>
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80055e0:	d101      	bne.n	80055e6 <HAL_I2C_EV_IRQHandler+0x66>
 80055e2:	2301      	movs	r3, #1
 80055e4:	e000      	b.n	80055e8 <HAL_I2C_EV_IRQHandler+0x68>
 80055e6:	2300      	movs	r3, #0
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	f000 8127 	beq.w	800583c <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00c      	beq.n	8005612 <HAL_I2C_EV_IRQHandler+0x92>
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	0a5b      	lsrs	r3, r3, #9
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	d006      	beq.n	8005612 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f001 fed1 	bl	80073ac <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fd12 	bl	8006034 <I2C_Master_SB>
 8005610:	e087      	b.n	8005722 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	08db      	lsrs	r3, r3, #3
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b00      	cmp	r3, #0
 800561c:	d009      	beq.n	8005632 <HAL_I2C_EV_IRQHandler+0xb2>
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	0a5b      	lsrs	r3, r3, #9
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 fd88 	bl	8006140 <I2C_Master_ADD10>
 8005630:	e077      	b.n	8005722 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	085b      	lsrs	r3, r3, #1
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d009      	beq.n	8005652 <HAL_I2C_EV_IRQHandler+0xd2>
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	0a5b      	lsrs	r3, r3, #9
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fda2 	bl	8006194 <I2C_Master_ADDR>
 8005650:	e067      	b.n	8005722 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	089b      	lsrs	r3, r3, #2
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d030      	beq.n	80056c0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005668:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800566c:	f000 80e8 	beq.w	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	09db      	lsrs	r3, r3, #7
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00f      	beq.n	800569c <HAL_I2C_EV_IRQHandler+0x11c>
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	0a9b      	lsrs	r3, r3, #10
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b00      	cmp	r3, #0
 8005686:	d009      	beq.n	800569c <HAL_I2C_EV_IRQHandler+0x11c>
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	089b      	lsrs	r3, r3, #2
 800568c:	f003 0301 	and.w	r3, r3, #1
 8005690:	2b00      	cmp	r3, #0
 8005692:	d103      	bne.n	800569c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f9de 	bl	8005a56 <I2C_MasterTransmit_TXE>
 800569a:	e042      	b.n	8005722 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	089b      	lsrs	r3, r3, #2
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 80cb 	beq.w	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	0a5b      	lsrs	r3, r3, #9
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 80c4 	beq.w	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 fa68 	bl	8005b8e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056be:	e0bf      	b.n	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ce:	f000 80b7 	beq.w	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	099b      	lsrs	r3, r3, #6
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00f      	beq.n	80056fe <HAL_I2C_EV_IRQHandler+0x17e>
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	0a9b      	lsrs	r3, r3, #10
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d009      	beq.n	80056fe <HAL_I2C_EV_IRQHandler+0x17e>
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	089b      	lsrs	r3, r3, #2
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d103      	bne.n	80056fe <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 fb30 	bl	8005d5c <I2C_MasterReceive_RXNE>
 80056fc:	e011      	b.n	8005722 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	089b      	lsrs	r3, r3, #2
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	2b00      	cmp	r3, #0
 8005708:	f000 809a 	beq.w	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	0a5b      	lsrs	r3, r3, #9
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	2b00      	cmp	r3, #0
 8005716:	f000 8093 	beq.w	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 fba0 	bl	8005e60 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005720:	e08e      	b.n	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
 8005722:	e08d      	b.n	8005840 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005728:	2b00      	cmp	r3, #0
 800572a:	d004      	beq.n	8005736 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	61fb      	str	r3, [r7, #28]
 8005734:	e007      	b.n	8005746 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	085b      	lsrs	r3, r3, #1
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d012      	beq.n	8005778 <HAL_I2C_EV_IRQHandler+0x1f8>
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	0a5b      	lsrs	r3, r3, #9
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00c      	beq.n	8005778 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800576e:	69b9      	ldr	r1, [r7, #24]
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 ff5e 	bl	8006632 <I2C_Slave_ADDR>
 8005776:	e066      	b.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	091b      	lsrs	r3, r3, #4
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	d009      	beq.n	8005798 <HAL_I2C_EV_IRQHandler+0x218>
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	0a5b      	lsrs	r3, r3, #9
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	d003      	beq.n	8005798 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 ff93 	bl	80066bc <I2C_Slave_STOPF>
 8005796:	e056      	b.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005798:	7bbb      	ldrb	r3, [r7, #14]
 800579a:	2b21      	cmp	r3, #33	; 0x21
 800579c:	d002      	beq.n	80057a4 <HAL_I2C_EV_IRQHandler+0x224>
 800579e:	7bbb      	ldrb	r3, [r7, #14]
 80057a0:	2b29      	cmp	r3, #41	; 0x29
 80057a2:	d125      	bne.n	80057f0 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	09db      	lsrs	r3, r3, #7
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00f      	beq.n	80057d0 <HAL_I2C_EV_IRQHandler+0x250>
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	0a9b      	lsrs	r3, r3, #10
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d009      	beq.n	80057d0 <HAL_I2C_EV_IRQHandler+0x250>
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	089b      	lsrs	r3, r3, #2
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d103      	bne.n	80057d0 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fe74 	bl	80064b6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057ce:	e039      	b.n	8005844 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	089b      	lsrs	r3, r3, #2
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d033      	beq.n	8005844 <HAL_I2C_EV_IRQHandler+0x2c4>
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	0a5b      	lsrs	r3, r3, #9
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d02d      	beq.n	8005844 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fea1 	bl	8006530 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057ee:	e029      	b.n	8005844 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00f      	beq.n	800581c <HAL_I2C_EV_IRQHandler+0x29c>
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	0a9b      	lsrs	r3, r3, #10
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	d009      	beq.n	800581c <HAL_I2C_EV_IRQHandler+0x29c>
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	089b      	lsrs	r3, r3, #2
 800580c:	f003 0301 	and.w	r3, r3, #1
 8005810:	2b00      	cmp	r3, #0
 8005812:	d103      	bne.n	800581c <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 feac 	bl	8006572 <I2C_SlaveReceive_RXNE>
 800581a:	e014      	b.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	089b      	lsrs	r3, r3, #2
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00e      	beq.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	0a5b      	lsrs	r3, r3, #9
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d008      	beq.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 feda 	bl	80065ee <I2C_SlaveReceive_BTF>
 800583a:	e004      	b.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 800583c:	bf00      	nop
 800583e:	e002      	b.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005840:	bf00      	nop
 8005842:	e000      	b.n	8005846 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005844:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005846:	3720      	adds	r7, #32
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b08a      	sub	sp, #40	; 0x28
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005864:	2300      	movs	r3, #0
 8005866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800586e:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005870:	6a3b      	ldr	r3, [r7, #32]
 8005872:	0a1b      	lsrs	r3, r3, #8
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00e      	beq.n	800589a <HAL_I2C_ER_IRQHandler+0x4e>
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	0a1b      	lsrs	r3, r3, #8
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	2b00      	cmp	r3, #0
 8005886:	d008      	beq.n	800589a <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588a:	f043 0301 	orr.w	r3, r3, #1
 800588e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005898:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	0a5b      	lsrs	r3, r3, #9
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00e      	beq.n	80058c4 <HAL_I2C_ER_IRQHandler+0x78>
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	0a1b      	lsrs	r3, r3, #8
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d008      	beq.n	80058c4 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	f043 0302 	orr.w	r3, r3, #2
 80058b8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80058c2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	0a9b      	lsrs	r3, r3, #10
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d03f      	beq.n	8005950 <HAL_I2C_ER_IRQHandler+0x104>
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	0a1b      	lsrs	r3, r3, #8
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d039      	beq.n	8005950 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80058dc:	7efb      	ldrb	r3, [r7, #27]
 80058de:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ee:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f4:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80058f6:	7ebb      	ldrb	r3, [r7, #26]
 80058f8:	2b20      	cmp	r3, #32
 80058fa:	d112      	bne.n	8005922 <HAL_I2C_ER_IRQHandler+0xd6>
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10f      	bne.n	8005922 <HAL_I2C_ER_IRQHandler+0xd6>
 8005902:	7cfb      	ldrb	r3, [r7, #19]
 8005904:	2b21      	cmp	r3, #33	; 0x21
 8005906:	d008      	beq.n	800591a <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005908:	7cfb      	ldrb	r3, [r7, #19]
 800590a:	2b29      	cmp	r3, #41	; 0x29
 800590c:	d005      	beq.n	800591a <HAL_I2C_ER_IRQHandler+0xce>
 800590e:	7cfb      	ldrb	r3, [r7, #19]
 8005910:	2b28      	cmp	r3, #40	; 0x28
 8005912:	d106      	bne.n	8005922 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2b21      	cmp	r3, #33	; 0x21
 8005918:	d103      	bne.n	8005922 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 fffe 	bl	800691c <I2C_Slave_AF>
 8005920:	e016      	b.n	8005950 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800592a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800592c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592e:	f043 0304 	orr.w	r3, r3, #4
 8005932:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005934:	7efb      	ldrb	r3, [r7, #27]
 8005936:	2b10      	cmp	r3, #16
 8005938:	d002      	beq.n	8005940 <HAL_I2C_ER_IRQHandler+0xf4>
 800593a:	7efb      	ldrb	r3, [r7, #27]
 800593c:	2b40      	cmp	r3, #64	; 0x40
 800593e:	d107      	bne.n	8005950 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800594e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	0adb      	lsrs	r3, r3, #11
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00e      	beq.n	800597a <HAL_I2C_ER_IRQHandler+0x12e>
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	0a1b      	lsrs	r3, r3, #8
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b00      	cmp	r3, #0
 8005966:	d008      	beq.n	800597a <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596a:	f043 0308 	orr.w	r3, r3, #8
 800596e:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005978:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	2b00      	cmp	r3, #0
 800597e:	d008      	beq.n	8005992 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f001 f835 	bl	80069fc <I2C_ITError>
  }
}
 8005992:	bf00      	nop
 8005994:	3728      	adds	r7, #40	; 0x28
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800599a:	b480      	push	{r7}
 800599c:	b083      	sub	sp, #12
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80059a2:	bf00      	nop
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b083      	sub	sp, #12
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80059b6:	bf00      	nop
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80059ca:	bf00      	nop
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b083      	sub	sp, #12
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b083      	sub	sp, #12
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
 80059f2:	460b      	mov	r3, r1
 80059f4:	70fb      	strb	r3, [r7, #3]
 80059f6:	4613      	mov	r3, r2
 80059f8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80059fa:	bf00      	nop
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b083      	sub	sp, #12
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005a0e:	bf00      	nop
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005a22:	bf00      	nop
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a36:	bf00      	nop
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b084      	sub	sp, #16
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a64:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a6c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d150      	bne.n	8005b1e <I2C_MasterTransmit_TXE+0xc8>
 8005a7c:	7bfb      	ldrb	r3, [r7, #15]
 8005a7e:	2b21      	cmp	r3, #33	; 0x21
 8005a80:	d14d      	bne.n	8005b1e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	d01d      	beq.n	8005ac4 <I2C_MasterTransmit_TXE+0x6e>
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d01a      	beq.n	8005ac4 <I2C_MasterTransmit_TXE+0x6e>
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a94:	d016      	beq.n	8005ac4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005aa4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2211      	movs	r2, #17
 8005aaa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f7ff ff6c 	bl	800599a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ac2:	e060      	b.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ad2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ae2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2220      	movs	r2, #32
 8005aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b40      	cmp	r3, #64	; 0x40
 8005afc:	d107      	bne.n	8005b0e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7ff ff87 	bl	8005a1a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b0c:	e03b      	b.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7ff ff3f 	bl	800599a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b1c:	e033      	b.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005b1e:	7bfb      	ldrb	r3, [r7, #15]
 8005b20:	2b21      	cmp	r3, #33	; 0x21
 8005b22:	d005      	beq.n	8005b30 <I2C_MasterTransmit_TXE+0xda>
 8005b24:	7bbb      	ldrb	r3, [r7, #14]
 8005b26:	2b40      	cmp	r3, #64	; 0x40
 8005b28:	d12d      	bne.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005b2a:	7bfb      	ldrb	r3, [r7, #15]
 8005b2c:	2b22      	cmp	r3, #34	; 0x22
 8005b2e:	d12a      	bne.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d108      	bne.n	8005b4c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	685a      	ldr	r2, [r3, #4]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b48:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005b4a:	e01c      	b.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b40      	cmp	r3, #64	; 0x40
 8005b56:	d103      	bne.n	8005b60 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f898 	bl	8005c8e <I2C_MemoryTransmit_TXE_BTF>
}
 8005b5e:	e012      	b.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b64:	781a      	ldrb	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005b84:	e7ff      	b.n	8005b86 <I2C_MasterTransmit_TXE+0x130>
 8005b86:	bf00      	nop
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b084      	sub	sp, #16
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b9a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b21      	cmp	r3, #33	; 0x21
 8005ba6:	d165      	bne.n	8005c74 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d012      	beq.n	8005bd8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb6:	781a      	ldrb	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc2:	1c5a      	adds	r2, r3, #1
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005bd6:	e056      	b.n	8005c86 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2b08      	cmp	r3, #8
 8005bdc:	d01d      	beq.n	8005c1a <I2C_MasterTransmit_BTF+0x8c>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d01a      	beq.n	8005c1a <I2C_MasterTransmit_BTF+0x8c>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005bea:	d016      	beq.n	8005c1a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005bfa:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2211      	movs	r2, #17
 8005c00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f7ff fec1 	bl	800599a <HAL_I2C_MasterTxCpltCallback>
}
 8005c18:	e035      	b.n	8005c86 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c28:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c38:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2220      	movs	r2, #32
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b40      	cmp	r3, #64	; 0x40
 8005c52:	d107      	bne.n	8005c64 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f7ff fedc 	bl	8005a1a <HAL_I2C_MemTxCpltCallback>
}
 8005c62:	e010      	b.n	8005c86 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7ff fe94 	bl	800599a <HAL_I2C_MasterTxCpltCallback>
}
 8005c72:	e008      	b.n	8005c86 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b40      	cmp	r3, #64	; 0x40
 8005c7e:	d102      	bne.n	8005c86 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f804 	bl	8005c8e <I2C_MemoryTransmit_TXE_BTF>
}
 8005c86:	bf00      	nop
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	b083      	sub	sp, #12
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d11d      	bne.n	8005cda <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d10b      	bne.n	8005cbe <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005caa:	b2da      	uxtb	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cb6:	1c9a      	adds	r2, r3, #2
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005cbc:	e048      	b.n	8005d50 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	121b      	asrs	r3, r3, #8
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005cd8:	e03a      	b.n	8005d50 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d10b      	bne.n	8005cfa <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ce6:	b2da      	uxtb	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf2:	1c5a      	adds	r2, r3, #1
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005cf8:	e02a      	b.n	8005d50 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d126      	bne.n	8005d50 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b22      	cmp	r3, #34	; 0x22
 8005d0c:	d108      	bne.n	8005d20 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d1c:	601a      	str	r2, [r3, #0]
}
 8005d1e:	e017      	b.n	8005d50 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b21      	cmp	r3, #33	; 0x21
 8005d2a:	d111      	bne.n	8005d50 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	781a      	ldrb	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3c:	1c5a      	adds	r2, r3, #1
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b22      	cmp	r3, #34	; 0x22
 8005d6e:	d173      	bne.n	8005e58 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2b03      	cmp	r3, #3
 8005d7c:	d920      	bls.n	8005dc0 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	691a      	ldr	r2, [r3, #16]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d88:	b2d2      	uxtb	r2, r2
 8005d8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d90:	1c5a      	adds	r2, r3, #1
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	2b03      	cmp	r3, #3
 8005dac:	d154      	bne.n	8005e58 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dbc:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005dbe:	e04b      	b.n	8005e58 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d047      	beq.n	8005e58 <I2C_MasterReceive_RXNE+0xfc>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d002      	beq.n	8005dd4 <I2C_MasterReceive_RXNE+0x78>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d141      	bne.n	8005e58 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005de2:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005df2:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	691a      	ldr	r2, [r3, #16]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	1c5a      	adds	r2, r3, #1
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	3b01      	subs	r3, #1
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b40      	cmp	r3, #64	; 0x40
 8005e2c:	d10a      	bne.n	8005e44 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7fc fb1b 	bl	8002478 <HAL_I2C_MemRxCpltCallback>
}
 8005e42:	e009      	b.n	8005e58 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2212      	movs	r2, #18
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7ff fdab 	bl	80059ae <HAL_I2C_MasterRxCpltCallback>
}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e6c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2b04      	cmp	r3, #4
 8005e76:	d11b      	bne.n	8005eb0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e86:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	691a      	ldr	r2, [r3, #16]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9a:	1c5a      	adds	r2, r3, #1
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005eae:	e0bd      	b.n	800602c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	2b03      	cmp	r3, #3
 8005eb8:	d129      	bne.n	8005f0e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ec8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d00a      	beq.n	8005ee6 <I2C_MasterReceive_BTF+0x86>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d007      	beq.n	8005ee6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ee4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef0:	b2d2      	uxtb	r2, r2
 8005ef2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef8:	1c5a      	adds	r2, r3, #1
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	3b01      	subs	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005f0c:	e08e      	b.n	800602c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d176      	bne.n	8006006 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d002      	beq.n	8005f24 <I2C_MasterReceive_BTF+0xc4>
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b10      	cmp	r3, #16
 8005f22:	d108      	bne.n	8005f36 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	e019      	b.n	8005f6a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2b04      	cmp	r3, #4
 8005f3a:	d002      	beq.n	8005f42 <I2C_MasterReceive_BTF+0xe2>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d108      	bne.n	8005f54 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	e00a      	b.n	8005f6a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2b10      	cmp	r3, #16
 8005f58:	d007      	beq.n	8005f6a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f68:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	691a      	ldr	r2, [r3, #16]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9a:	b2d2      	uxtb	r2, r2
 8005f9c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005fc4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b40      	cmp	r3, #64	; 0x40
 8005fd8:	d10a      	bne.n	8005ff0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f7fc fa45 	bl	8002478 <HAL_I2C_MemRxCpltCallback>
}
 8005fee:	e01d      	b.n	800602c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2212      	movs	r2, #18
 8005ffc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f7ff fcd5 	bl	80059ae <HAL_I2C_MasterRxCpltCallback>
}
 8006004:	e012      	b.n	800602c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006010:	b2d2      	uxtb	r2, r2
 8006012:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006022:	b29b      	uxth	r3, r3
 8006024:	3b01      	subs	r3, #1
 8006026:	b29a      	uxth	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800602c:	bf00      	nop
 800602e:	3710      	adds	r7, #16
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006042:	b2db      	uxtb	r3, r3
 8006044:	2b40      	cmp	r3, #64	; 0x40
 8006046:	d117      	bne.n	8006078 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800604c:	2b00      	cmp	r3, #0
 800604e:	d109      	bne.n	8006064 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006054:	b2db      	uxtb	r3, r3
 8006056:	461a      	mov	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006060:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006062:	e067      	b.n	8006134 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006068:	b2db      	uxtb	r3, r3
 800606a:	f043 0301 	orr.w	r3, r3, #1
 800606e:	b2da      	uxtb	r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	611a      	str	r2, [r3, #16]
}
 8006076:	e05d      	b.n	8006134 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006080:	d133      	bne.n	80060ea <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b21      	cmp	r3, #33	; 0x21
 800608c:	d109      	bne.n	80060a2 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006092:	b2db      	uxtb	r3, r3
 8006094:	461a      	mov	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800609e:	611a      	str	r2, [r3, #16]
 80060a0:	e008      	b.n	80060b4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	f043 0301 	orr.w	r3, r3, #1
 80060ac:	b2da      	uxtb	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d004      	beq.n	80060c6 <I2C_Master_SB+0x92>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d108      	bne.n	80060d8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d032      	beq.n	8006134 <I2C_Master_SB+0x100>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d02d      	beq.n	8006134 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060e6:	605a      	str	r2, [r3, #4]
}
 80060e8:	e024      	b.n	8006134 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d10e      	bne.n	8006110 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	11db      	asrs	r3, r3, #7
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	f003 0306 	and.w	r3, r3, #6
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f063 030f 	orn	r3, r3, #15
 8006106:	b2da      	uxtb	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	611a      	str	r2, [r3, #16]
}
 800610e:	e011      	b.n	8006134 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006114:	2b01      	cmp	r3, #1
 8006116:	d10d      	bne.n	8006134 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611c:	b29b      	uxth	r3, r3
 800611e:	11db      	asrs	r3, r3, #7
 8006120:	b2db      	uxtb	r3, r3
 8006122:	f003 0306 	and.w	r3, r3, #6
 8006126:	b2db      	uxtb	r3, r3
 8006128:	f063 030e 	orn	r3, r3, #14
 800612c:	b2da      	uxtb	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	611a      	str	r2, [r3, #16]
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800614c:	b2da      	uxtb	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006158:	2b00      	cmp	r3, #0
 800615a:	d103      	bne.n	8006164 <I2C_Master_ADD10+0x24>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	2b00      	cmp	r3, #0
 8006162:	d011      	beq.n	8006188 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	2b00      	cmp	r3, #0
 800616c:	d104      	bne.n	8006178 <I2C_Master_ADD10+0x38>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006174:	2b00      	cmp	r3, #0
 8006176:	d007      	beq.n	8006188 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006186:	605a      	str	r2, [r3, #4]
    }
  }
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006194:	b480      	push	{r7}
 8006196:	b091      	sub	sp, #68	; 0x44
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061aa:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b0:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b22      	cmp	r3, #34	; 0x22
 80061bc:	f040 8169 	bne.w	8006492 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10f      	bne.n	80061e8 <I2C_Master_ADDR+0x54>
 80061c8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80061cc:	2b40      	cmp	r3, #64	; 0x40
 80061ce:	d10b      	bne.n	80061e8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061d0:	2300      	movs	r3, #0
 80061d2:	633b      	str	r3, [r7, #48]	; 0x30
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	633b      	str	r3, [r7, #48]	; 0x30
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	633b      	str	r3, [r7, #48]	; 0x30
 80061e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e6:	e160      	b.n	80064aa <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d11d      	bne.n	800622c <I2C_Master_ADDR+0x98>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80061f8:	d118      	bne.n	800622c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061fa:	2300      	movs	r3, #0
 80061fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800620e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800621e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006224:	1c5a      	adds	r2, r3, #1
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	651a      	str	r2, [r3, #80]	; 0x50
 800622a:	e13e      	b.n	80064aa <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006230:	b29b      	uxth	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d113      	bne.n	800625e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006236:	2300      	movs	r3, #0
 8006238:	62bb      	str	r3, [r7, #40]	; 0x28
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	62bb      	str	r3, [r7, #40]	; 0x28
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	62bb      	str	r3, [r7, #40]	; 0x28
 800624a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	e115      	b.n	800648a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	2b01      	cmp	r3, #1
 8006266:	f040 808a 	bne.w	800637e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800626a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800626c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006270:	d137      	bne.n	80062e2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006280:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800628c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006290:	d113      	bne.n	80062ba <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062a0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062a2:	2300      	movs	r3, #0
 80062a4:	627b      	str	r3, [r7, #36]	; 0x24
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	627b      	str	r3, [r7, #36]	; 0x24
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	627b      	str	r3, [r7, #36]	; 0x24
 80062b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b8:	e0e7      	b.n	800648a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ba:	2300      	movs	r3, #0
 80062bc:	623b      	str	r3, [r7, #32]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	623b      	str	r3, [r7, #32]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	623b      	str	r3, [r7, #32]
 80062ce:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062de:	601a      	str	r2, [r3, #0]
 80062e0:	e0d3      	b.n	800648a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80062e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d02e      	beq.n	8006346 <I2C_Master_ADDR+0x1b2>
 80062e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062ea:	2b20      	cmp	r3, #32
 80062ec:	d02b      	beq.n	8006346 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80062ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f0:	2b12      	cmp	r3, #18
 80062f2:	d102      	bne.n	80062fa <I2C_Master_ADDR+0x166>
 80062f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d125      	bne.n	8006346 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80062fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fc:	2b04      	cmp	r3, #4
 80062fe:	d00e      	beq.n	800631e <I2C_Master_ADDR+0x18a>
 8006300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006302:	2b02      	cmp	r3, #2
 8006304:	d00b      	beq.n	800631e <I2C_Master_ADDR+0x18a>
 8006306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006308:	2b10      	cmp	r3, #16
 800630a:	d008      	beq.n	800631e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800631a:	601a      	str	r2, [r3, #0]
 800631c:	e007      	b.n	800632e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800632c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800632e:	2300      	movs	r3, #0
 8006330:	61fb      	str	r3, [r7, #28]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	61fb      	str	r3, [r7, #28]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	61fb      	str	r3, [r7, #28]
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	e0a1      	b.n	800648a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006354:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006356:	2300      	movs	r3, #0
 8006358:	61bb      	str	r3, [r7, #24]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	61bb      	str	r3, [r7, #24]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	61bb      	str	r3, [r7, #24]
 800636a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800637a:	601a      	str	r2, [r3, #0]
 800637c:	e085      	b.n	800648a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006382:	b29b      	uxth	r3, r3
 8006384:	2b02      	cmp	r3, #2
 8006386:	d14d      	bne.n	8006424 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638a:	2b04      	cmp	r3, #4
 800638c:	d016      	beq.n	80063bc <I2C_Master_ADDR+0x228>
 800638e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006390:	2b02      	cmp	r3, #2
 8006392:	d013      	beq.n	80063bc <I2C_Master_ADDR+0x228>
 8006394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006396:	2b10      	cmp	r3, #16
 8006398:	d010      	beq.n	80063bc <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063a8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	e007      	b.n	80063cc <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063ca:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063da:	d117      	bne.n	800640c <I2C_Master_ADDR+0x278>
 80063dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063e2:	d00b      	beq.n	80063fc <I2C_Master_ADDR+0x268>
 80063e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d008      	beq.n	80063fc <I2C_Master_ADDR+0x268>
 80063ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d005      	beq.n	80063fc <I2C_Master_ADDR+0x268>
 80063f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f2:	2b10      	cmp	r3, #16
 80063f4:	d002      	beq.n	80063fc <I2C_Master_ADDR+0x268>
 80063f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f8:	2b20      	cmp	r3, #32
 80063fa:	d107      	bne.n	800640c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685a      	ldr	r2, [r3, #4]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800640a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800640c:	2300      	movs	r3, #0
 800640e:	617b      	str	r3, [r7, #20]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	617b      	str	r3, [r7, #20]
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	e032      	b.n	800648a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006432:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800643e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006442:	d117      	bne.n	8006474 <I2C_Master_ADDR+0x2e0>
 8006444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006446:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800644a:	d00b      	beq.n	8006464 <I2C_Master_ADDR+0x2d0>
 800644c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644e:	2b01      	cmp	r3, #1
 8006450:	d008      	beq.n	8006464 <I2C_Master_ADDR+0x2d0>
 8006452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006454:	2b08      	cmp	r3, #8
 8006456:	d005      	beq.n	8006464 <I2C_Master_ADDR+0x2d0>
 8006458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645a:	2b10      	cmp	r3, #16
 800645c:	d002      	beq.n	8006464 <I2C_Master_ADDR+0x2d0>
 800645e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006460:	2b20      	cmp	r3, #32
 8006462:	d107      	bne.n	8006474 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685a      	ldr	r2, [r3, #4]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006472:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006474:	2300      	movs	r3, #0
 8006476:	613b      	str	r3, [r7, #16]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	613b      	str	r3, [r7, #16]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	613b      	str	r3, [r7, #16]
 8006488:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006490:	e00b      	b.n	80064aa <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006492:	2300      	movs	r3, #0
 8006494:	60fb      	str	r3, [r7, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	60fb      	str	r3, [r7, #12]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	699b      	ldr	r3, [r3, #24]
 80064a4:	60fb      	str	r3, [r7, #12]
 80064a6:	68fb      	ldr	r3, [r7, #12]
}
 80064a8:	e7ff      	b.n	80064aa <I2C_Master_ADDR+0x316>
 80064aa:	bf00      	nop
 80064ac:	3744      	adds	r7, #68	; 0x44
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b084      	sub	sp, #16
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d02b      	beq.n	8006528 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d4:	781a      	ldrb	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e0:	1c5a      	adds	r2, r3, #1
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	3b01      	subs	r3, #1
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d114      	bne.n	8006528 <I2C_SlaveTransmit_TXE+0x72>
 80064fe:	7bfb      	ldrb	r3, [r7, #15]
 8006500:	2b29      	cmp	r3, #41	; 0x29
 8006502:	d111      	bne.n	8006528 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006512:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2221      	movs	r2, #33	; 0x21
 8006518:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2228      	movs	r2, #40	; 0x28
 800651e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7ff fa4d 	bl	80059c2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800653c:	b29b      	uxth	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d011      	beq.n	8006566 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006546:	781a      	ldrb	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800655c:	b29b      	uxth	r3, r3
 800655e:	3b01      	subs	r3, #1
 8006560:	b29a      	uxth	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b084      	sub	sp, #16
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006580:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006586:	b29b      	uxth	r3, r3
 8006588:	2b00      	cmp	r3, #0
 800658a:	d02c      	beq.n	80065e6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	691a      	ldr	r2, [r3, #16]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006596:	b2d2      	uxtb	r2, r2
 8006598:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	1c5a      	adds	r2, r3, #1
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	3b01      	subs	r3, #1
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d114      	bne.n	80065e6 <I2C_SlaveReceive_RXNE+0x74>
 80065bc:	7bfb      	ldrb	r3, [r7, #15]
 80065be:	2b2a      	cmp	r3, #42	; 0x2a
 80065c0:	d111      	bne.n	80065e6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065d0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2222      	movs	r2, #34	; 0x22
 80065d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2228      	movs	r2, #40	; 0x28
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7ff f9f8 	bl	80059d6 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80065e6:	bf00      	nop
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d012      	beq.n	8006626 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	691a      	ldr	r2, [r3, #16]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660a:	b2d2      	uxtb	r2, r2
 800660c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006612:	1c5a      	adds	r2, r3, #1
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661c:	b29b      	uxth	r3, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b084      	sub	sp, #16
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800663c:	2300      	movs	r3, #0
 800663e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006646:	b2db      	uxtb	r3, r3
 8006648:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800664c:	2b28      	cmp	r3, #40	; 0x28
 800664e:	d127      	bne.n	80066a0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800665e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	089b      	lsrs	r3, r3, #2
 8006664:	f003 0301 	and.w	r3, r3, #1
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800666c:	2301      	movs	r3, #1
 800666e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	09db      	lsrs	r3, r3, #7
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d103      	bne.n	8006684 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	81bb      	strh	r3, [r7, #12]
 8006682:	e002      	b.n	800668a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006692:	89ba      	ldrh	r2, [r7, #12]
 8006694:	7bfb      	ldrb	r3, [r7, #15]
 8006696:	4619      	mov	r1, r3
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f7ff f9a6 	bl	80059ea <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800669e:	e008      	b.n	80066b2 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0202 	mvn.w	r2, #2
 80066a8:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80066b2:	bf00      	nop
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
	...

080066bc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066ca:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80066da:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80066dc:	2300      	movs	r3, #0
 80066de:	60bb      	str	r3, [r7, #8]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	60bb      	str	r3, [r7, #8]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 0201 	orr.w	r2, r2, #1
 80066f6:	601a      	str	r2, [r3, #0]
 80066f8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006708:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006718:	d172      	bne.n	8006800 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800671a:	7bfb      	ldrb	r3, [r7, #15]
 800671c:	2b22      	cmp	r3, #34	; 0x22
 800671e:	d002      	beq.n	8006726 <I2C_Slave_STOPF+0x6a>
 8006720:	7bfb      	ldrb	r3, [r7, #15]
 8006722:	2b2a      	cmp	r3, #42	; 0x2a
 8006724:	d135      	bne.n	8006792 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	b29a      	uxth	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006738:	b29b      	uxth	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d005      	beq.n	800674a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	f043 0204 	orr.w	r2, r3, #4
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006758:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800675e:	4618      	mov	r0, r3
 8006760:	f7fd fbb3 	bl	8003eca <HAL_DMA_GetState>
 8006764:	4603      	mov	r3, r0
 8006766:	2b01      	cmp	r3, #1
 8006768:	d049      	beq.n	80067fe <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676e:	4a69      	ldr	r2, [pc, #420]	; (8006914 <I2C_Slave_STOPF+0x258>)
 8006770:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006776:	4618      	mov	r0, r3
 8006778:	f7fd fb85 	bl	8003e86 <HAL_DMA_Abort_IT>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d03d      	beq.n	80067fe <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006786:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800678c:	4610      	mov	r0, r2
 800678e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006790:	e035      	b.n	80067fe <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	b29a      	uxth	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d005      	beq.n	80067b6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ae:	f043 0204 	orr.w	r2, r3, #4
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	685a      	ldr	r2, [r3, #4]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fd fb7d 	bl	8003eca <HAL_DMA_GetState>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d014      	beq.n	8006800 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067da:	4a4e      	ldr	r2, [pc, #312]	; (8006914 <I2C_Slave_STOPF+0x258>)
 80067dc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fd fb4f 	bl	8003e86 <HAL_DMA_Abort_IT>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d008      	beq.n	8006800 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067f8:	4610      	mov	r0, r2
 80067fa:	4798      	blx	r3
 80067fc:	e000      	b.n	8006800 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067fe:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d03e      	beq.n	8006888 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	f003 0304 	and.w	r3, r3, #4
 8006814:	2b04      	cmp	r3, #4
 8006816:	d112      	bne.n	800683e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	691a      	ldr	r2, [r3, #16]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682a:	1c5a      	adds	r2, r3, #1
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006834:	b29b      	uxth	r3, r3
 8006836:	3b01      	subs	r3, #1
 8006838:	b29a      	uxth	r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006848:	2b40      	cmp	r3, #64	; 0x40
 800684a:	d112      	bne.n	8006872 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	691a      	ldr	r2, [r3, #16]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	b2d2      	uxtb	r2, r2
 8006858:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006868:	b29b      	uxth	r3, r3
 800686a:	3b01      	subs	r3, #1
 800686c:	b29a      	uxth	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006876:	b29b      	uxth	r3, r3
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006880:	f043 0204 	orr.w	r2, r3, #4
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688c:	2b00      	cmp	r3, #0
 800688e:	d003      	beq.n	8006898 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f8b3 	bl	80069fc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006896:	e039      	b.n	800690c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	2b2a      	cmp	r3, #42	; 0x2a
 800689c:	d109      	bne.n	80068b2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2228      	movs	r2, #40	; 0x28
 80068a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f7ff f892 	bl	80059d6 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b28      	cmp	r3, #40	; 0x28
 80068bc:	d111      	bne.n	80068e2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a15      	ldr	r2, [pc, #84]	; (8006918 <I2C_Slave_STOPF+0x25c>)
 80068c2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2220      	movs	r2, #32
 80068ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f7ff f893 	bl	8005a06 <HAL_I2C_ListenCpltCallback>
}
 80068e0:	e014      	b.n	800690c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e6:	2b22      	cmp	r3, #34	; 0x22
 80068e8:	d002      	beq.n	80068f0 <I2C_Slave_STOPF+0x234>
 80068ea:	7bfb      	ldrb	r3, [r7, #15]
 80068ec:	2b22      	cmp	r3, #34	; 0x22
 80068ee:	d10d      	bne.n	800690c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2220      	movs	r2, #32
 80068fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7ff f865 	bl	80059d6 <HAL_I2C_SlaveRxCpltCallback>
}
 800690c:	bf00      	nop
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	08006ef5 	.word	0x08006ef5
 8006918:	ffff0000 	.word	0xffff0000

0800691c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800692a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006930:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	2b08      	cmp	r3, #8
 8006936:	d002      	beq.n	800693e <I2C_Slave_AF+0x22>
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	2b20      	cmp	r3, #32
 800693c:	d129      	bne.n	8006992 <I2C_Slave_AF+0x76>
 800693e:	7bfb      	ldrb	r3, [r7, #15]
 8006940:	2b28      	cmp	r3, #40	; 0x28
 8006942:	d126      	bne.n	8006992 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a2c      	ldr	r2, [pc, #176]	; (80069f8 <I2C_Slave_AF+0xdc>)
 8006948:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006958:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006962:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006972:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2220      	movs	r2, #32
 800697e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7ff f83b 	bl	8005a06 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006990:	e02e      	b.n	80069f0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006992:	7bfb      	ldrb	r3, [r7, #15]
 8006994:	2b21      	cmp	r3, #33	; 0x21
 8006996:	d126      	bne.n	80069e6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a17      	ldr	r2, [pc, #92]	; (80069f8 <I2C_Slave_AF+0xdc>)
 800699c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2221      	movs	r2, #33	; 0x21
 80069a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2220      	movs	r2, #32
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80069c2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80069cc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069dc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f7fe ffef 	bl	80059c2 <HAL_I2C_SlaveTxCpltCallback>
}
 80069e4:	e004      	b.n	80069f0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80069ee:	615a      	str	r2, [r3, #20]
}
 80069f0:	bf00      	nop
 80069f2:	3710      	adds	r7, #16
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	ffff0000 	.word	0xffff0000

080069fc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b10      	cmp	r3, #16
 8006a16:	d10a      	bne.n	8006a2e <I2C_ITError+0x32>
 8006a18:	7bfb      	ldrb	r3, [r7, #15]
 8006a1a:	2b22      	cmp	r3, #34	; 0x22
 8006a1c:	d107      	bne.n	8006a2e <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a2c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a2e:	7bfb      	ldrb	r3, [r7, #15]
 8006a30:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006a34:	2b28      	cmp	r3, #40	; 0x28
 8006a36:	d107      	bne.n	8006a48 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2228      	movs	r2, #40	; 0x28
 8006a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006a46:	e015      	b.n	8006a74 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a56:	d006      	beq.n	8006a66 <I2C_ITError+0x6a>
 8006a58:	7bfb      	ldrb	r3, [r7, #15]
 8006a5a:	2b60      	cmp	r3, #96	; 0x60
 8006a5c:	d003      	beq.n	8006a66 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2220      	movs	r2, #32
 8006a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a82:	d162      	bne.n	8006b4a <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a92:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d020      	beq.n	8006ae4 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa6:	4a6a      	ldr	r2, [pc, #424]	; (8006c50 <I2C_ITError+0x254>)
 8006aa8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f7fd f9e9 	bl	8003e86 <HAL_DMA_Abort_IT>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	f000 8089 	beq.w	8006bce <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0201 	bic.w	r2, r2, #1
 8006aca:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006ade:	4610      	mov	r0, r2
 8006ae0:	4798      	blx	r3
 8006ae2:	e074      	b.n	8006bce <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae8:	4a59      	ldr	r2, [pc, #356]	; (8006c50 <I2C_ITError+0x254>)
 8006aea:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7fd f9c8 	bl	8003e86 <HAL_DMA_Abort_IT>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d068      	beq.n	8006bce <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b06:	2b40      	cmp	r3, #64	; 0x40
 8006b08:	d10b      	bne.n	8006b22 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	691a      	ldr	r2, [r3, #16]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	b2d2      	uxtb	r2, r2
 8006b16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0201 	bic.w	r2, r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b44:	4610      	mov	r0, r2
 8006b46:	4798      	blx	r3
 8006b48:	e041      	b.n	8006bce <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b60      	cmp	r3, #96	; 0x60
 8006b54:	d125      	bne.n	8006ba2 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b6e:	2b40      	cmp	r3, #64	; 0x40
 8006b70:	d10b      	bne.n	8006b8a <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	691a      	ldr	r2, [r3, #16]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7c:	b2d2      	uxtb	r2, r2
 8006b7e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0201 	bic.w	r2, r2, #1
 8006b98:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fe ff51 	bl	8005a42 <HAL_I2C_AbortCpltCallback>
 8006ba0:	e015      	b.n	8006bce <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bac:	2b40      	cmp	r3, #64	; 0x40
 8006bae:	d10b      	bne.n	8006bc8 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	691a      	ldr	r2, [r3, #16]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	b2d2      	uxtb	r2, r2
 8006bbc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f7fe ff30 	bl	8005a2e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10e      	bne.n	8006bfc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d109      	bne.n	8006bfc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d104      	bne.n	8006bfc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c0a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c12:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c18:	f003 0304 	and.w	r3, r3, #4
 8006c1c:	2b04      	cmp	r3, #4
 8006c1e:	d113      	bne.n	8006c48 <I2C_ITError+0x24c>
 8006c20:	7bfb      	ldrb	r3, [r7, #15]
 8006c22:	2b28      	cmp	r3, #40	; 0x28
 8006c24:	d110      	bne.n	8006c48 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a0a      	ldr	r2, [pc, #40]	; (8006c54 <I2C_ITError+0x258>)
 8006c2a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f7fe fedf 	bl	8005a06 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006c48:	bf00      	nop
 8006c4a:	3710      	adds	r7, #16
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	08006ef5 	.word	0x08006ef5
 8006c54:	ffff0000 	.word	0xffff0000

08006c58 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b088      	sub	sp, #32
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	607a      	str	r2, [r7, #4]
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	460b      	mov	r3, r1
 8006c66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c6c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b08      	cmp	r3, #8
 8006c72:	d006      	beq.n	8006c82 <I2C_MasterRequestWrite+0x2a>
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d003      	beq.n	8006c82 <I2C_MasterRequestWrite+0x2a>
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c80:	d108      	bne.n	8006c94 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c90:	601a      	str	r2, [r3, #0]
 8006c92:	e00b      	b.n	8006cac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c98:	2b12      	cmp	r3, #18
 8006c9a:	d107      	bne.n	8006cac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006caa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 f99a 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00c      	beq.n	8006cde <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e035      	b.n	8006d4a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ce6:	d108      	bne.n	8006cfa <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ce8:	897b      	ldrh	r3, [r7, #10]
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	461a      	mov	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006cf6:	611a      	str	r2, [r3, #16]
 8006cf8:	e01b      	b.n	8006d32 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006cfa:	897b      	ldrh	r3, [r7, #10]
 8006cfc:	11db      	asrs	r3, r3, #7
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	f003 0306 	and.w	r3, r3, #6
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	f063 030f 	orn	r3, r3, #15
 8006d0a:	b2da      	uxtb	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	490f      	ldr	r1, [pc, #60]	; (8006d54 <I2C_MasterRequestWrite+0xfc>)
 8006d18:	68f8      	ldr	r0, [r7, #12]
 8006d1a:	f000 f9c1 	bl	80070a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d001      	beq.n	8006d28 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e010      	b.n	8006d4a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d28:	897b      	ldrh	r3, [r7, #10]
 8006d2a:	b2da      	uxtb	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	4908      	ldr	r1, [pc, #32]	; (8006d58 <I2C_MasterRequestWrite+0x100>)
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 f9b1 	bl	80070a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d001      	beq.n	8006d48 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e000      	b.n	8006d4a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3718      	adds	r7, #24
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	00010008 	.word	0x00010008
 8006d58:	00010002 	.word	0x00010002

08006d5c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b088      	sub	sp, #32
 8006d60:	af02      	add	r7, sp, #8
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	607a      	str	r2, [r7, #4]
 8006d66:	603b      	str	r3, [r7, #0]
 8006d68:	460b      	mov	r3, r1
 8006d6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d70:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d80:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	2b08      	cmp	r3, #8
 8006d86:	d006      	beq.n	8006d96 <I2C_MasterRequestRead+0x3a>
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d003      	beq.n	8006d96 <I2C_MasterRequestRead+0x3a>
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d94:	d108      	bne.n	8006da8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006da4:	601a      	str	r2, [r3, #0]
 8006da6:	e00b      	b.n	8006dc0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dac:	2b11      	cmp	r3, #17
 8006dae:	d107      	bne.n	8006dc0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f000 f910 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00c      	beq.n	8006df2 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e078      	b.n	8006ee4 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006dfa:	d108      	bne.n	8006e0e <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006dfc:	897b      	ldrh	r3, [r7, #10]
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	f043 0301 	orr.w	r3, r3, #1
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	611a      	str	r2, [r3, #16]
 8006e0c:	e05e      	b.n	8006ecc <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e0e:	897b      	ldrh	r3, [r7, #10]
 8006e10:	11db      	asrs	r3, r3, #7
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	f003 0306 	and.w	r3, r3, #6
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	f063 030f 	orn	r3, r3, #15
 8006e1e:	b2da      	uxtb	r2, r3
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	4930      	ldr	r1, [pc, #192]	; (8006eec <I2C_MasterRequestRead+0x190>)
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 f937 	bl	80070a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e053      	b.n	8006ee4 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006e3c:	897b      	ldrh	r3, [r7, #10]
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	4929      	ldr	r1, [pc, #164]	; (8006ef0 <I2C_MasterRequestRead+0x194>)
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 f927 	bl	80070a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e043      	b.n	8006ee4 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	613b      	str	r3, [r7, #16]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	613b      	str	r3, [r7, #16]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e80:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f000 f8af 	bl	8006ff2 <I2C_WaitOnFlagUntilTimeout>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00c      	beq.n	8006eb4 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d003      	beq.n	8006eb0 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006eae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e017      	b.n	8006ee4 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006eb4:	897b      	ldrh	r3, [r7, #10]
 8006eb6:	11db      	asrs	r3, r3, #7
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	f003 0306 	and.w	r3, r3, #6
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	f063 030e 	orn	r3, r3, #14
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	4907      	ldr	r1, [pc, #28]	; (8006ef0 <I2C_MasterRequestRead+0x194>)
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 f8e4 	bl	80070a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e000      	b.n	8006ee4 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3718      	adds	r7, #24
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	00010008 	.word	0x00010008
 8006ef0:	00010002 	.word	0x00010002

08006ef4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f00:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f08:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f16:	2200      	movs	r2, #0
 8006f18:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f26:	2200      	movs	r2, #0
 8006f28:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f38:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d003      	beq.n	8006f50 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f022 0201 	bic.w	r2, r2, #1
 8006f6e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b60      	cmp	r3, #96	; 0x60
 8006f7a:	d10e      	bne.n	8006f9a <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	f7fe fd55 	bl	8005a42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006f98:	e027      	b.n	8006fea <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f9a:	7afb      	ldrb	r3, [r7, #11]
 8006f9c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006fa0:	2b28      	cmp	r3, #40	; 0x28
 8006fa2:	d117      	bne.n	8006fd4 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0201 	orr.w	r2, r2, #1
 8006fb2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006fc2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2228      	movs	r2, #40	; 0x28
 8006fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006fd2:	e007      	b.n	8006fe4 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2220      	movs	r2, #32
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f7fe fd22 	bl	8005a2e <HAL_I2C_ErrorCallback>
}
 8006fea:	bf00      	nop
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	60f8      	str	r0, [r7, #12]
 8006ffa:	60b9      	str	r1, [r7, #8]
 8006ffc:	603b      	str	r3, [r7, #0]
 8006ffe:	4613      	mov	r3, r2
 8007000:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007002:	e025      	b.n	8007050 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800700a:	d021      	beq.n	8007050 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800700c:	f7fc fdfc 	bl	8003c08 <HAL_GetTick>
 8007010:	4602      	mov	r2, r0
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	1ad3      	subs	r3, r2, r3
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	429a      	cmp	r2, r3
 800701a:	d302      	bcc.n	8007022 <I2C_WaitOnFlagUntilTimeout+0x30>
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d116      	bne.n	8007050 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2220      	movs	r2, #32
 800702c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800703c:	f043 0220 	orr.w	r2, r3, #32
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e023      	b.n	8007098 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	0c1b      	lsrs	r3, r3, #16
 8007054:	b2db      	uxtb	r3, r3
 8007056:	2b01      	cmp	r3, #1
 8007058:	d10d      	bne.n	8007076 <I2C_WaitOnFlagUntilTimeout+0x84>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	43da      	mvns	r2, r3
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	4013      	ands	r3, r2
 8007066:	b29b      	uxth	r3, r3
 8007068:	2b00      	cmp	r3, #0
 800706a:	bf0c      	ite	eq
 800706c:	2301      	moveq	r3, #1
 800706e:	2300      	movne	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	461a      	mov	r2, r3
 8007074:	e00c      	b.n	8007090 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	43da      	mvns	r2, r3
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	4013      	ands	r3, r2
 8007082:	b29b      	uxth	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	bf0c      	ite	eq
 8007088:	2301      	moveq	r3, #1
 800708a:	2300      	movne	r3, #0
 800708c:	b2db      	uxtb	r3, r3
 800708e:	461a      	mov	r2, r3
 8007090:	79fb      	ldrb	r3, [r7, #7]
 8007092:	429a      	cmp	r2, r3
 8007094:	d0b6      	beq.n	8007004 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
 80070ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80070ae:	e051      	b.n	8007154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070be:	d123      	bne.n	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2220      	movs	r2, #32
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f4:	f043 0204 	orr.w	r2, r3, #4
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e046      	b.n	8007196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800710e:	d021      	beq.n	8007154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007110:	f7fc fd7a 	bl	8003c08 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	429a      	cmp	r2, r3
 800711e:	d302      	bcc.n	8007126 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d116      	bne.n	8007154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2220      	movs	r2, #32
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007140:	f043 0220 	orr.w	r2, r3, #32
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e020      	b.n	8007196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	0c1b      	lsrs	r3, r3, #16
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b01      	cmp	r3, #1
 800715c:	d10c      	bne.n	8007178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	43da      	mvns	r2, r3
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	4013      	ands	r3, r2
 800716a:	b29b      	uxth	r3, r3
 800716c:	2b00      	cmp	r3, #0
 800716e:	bf14      	ite	ne
 8007170:	2301      	movne	r3, #1
 8007172:	2300      	moveq	r3, #0
 8007174:	b2db      	uxtb	r3, r3
 8007176:	e00b      	b.n	8007190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	699b      	ldr	r3, [r3, #24]
 800717e:	43da      	mvns	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	4013      	ands	r3, r2
 8007184:	b29b      	uxth	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	bf14      	ite	ne
 800718a:	2301      	movne	r3, #1
 800718c:	2300      	moveq	r3, #0
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d18d      	bne.n	80070b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b084      	sub	sp, #16
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	60f8      	str	r0, [r7, #12]
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071aa:	e02d      	b.n	8007208 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f000 f8ce 	bl	800734e <I2C_IsAcknowledgeFailed>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d001      	beq.n	80071bc <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	e02d      	b.n	8007218 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d021      	beq.n	8007208 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071c4:	f7fc fd20 	bl	8003c08 <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	68ba      	ldr	r2, [r7, #8]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d302      	bcc.n	80071da <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d116      	bne.n	8007208 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2220      	movs	r2, #32
 80071e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f4:	f043 0220 	orr.w	r2, r3, #32
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e007      	b.n	8007218 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007212:	2b80      	cmp	r3, #128	; 0x80
 8007214:	d1ca      	bne.n	80071ac <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800722c:	e02d      	b.n	800728a <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f000 f88d 	bl	800734e <I2C_IsAcknowledgeFailed>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d001      	beq.n	800723e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e02d      	b.n	800729a <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007244:	d021      	beq.n	800728a <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007246:	f7fc fcdf 	bl	8003c08 <HAL_GetTick>
 800724a:	4602      	mov	r2, r0
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	429a      	cmp	r2, r3
 8007254:	d302      	bcc.n	800725c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d116      	bne.n	800728a <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2200      	movs	r2, #0
 8007260:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2220      	movs	r2, #32
 8007266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007276:	f043 0220 	orr.w	r2, r3, #32
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e007      	b.n	800729a <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	f003 0304 	and.w	r3, r3, #4
 8007294:	2b04      	cmp	r3, #4
 8007296:	d1ca      	bne.n	800722e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}

080072a2 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072a2:	b580      	push	{r7, lr}
 80072a4:	b084      	sub	sp, #16
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	60f8      	str	r0, [r7, #12]
 80072aa:	60b9      	str	r1, [r7, #8]
 80072ac:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80072ae:	e042      	b.n	8007336 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	695b      	ldr	r3, [r3, #20]
 80072b6:	f003 0310 	and.w	r3, r3, #16
 80072ba:	2b10      	cmp	r3, #16
 80072bc:	d119      	bne.n	80072f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f06f 0210 	mvn.w	r2, #16
 80072c6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2220      	movs	r2, #32
 80072d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e029      	b.n	8007346 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072f2:	f7fc fc89 	bl	8003c08 <HAL_GetTick>
 80072f6:	4602      	mov	r2, r0
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d302      	bcc.n	8007308 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d116      	bne.n	8007336 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007322:	f043 0220 	orr.w	r2, r3, #32
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e007      	b.n	8007346 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	695b      	ldr	r3, [r3, #20]
 800733c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007340:	2b40      	cmp	r3, #64	; 0x40
 8007342:	d1b5      	bne.n	80072b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}

0800734e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800734e:	b480      	push	{r7}
 8007350:	b083      	sub	sp, #12
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	695b      	ldr	r3, [r3, #20]
 800735c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007364:	d11b      	bne.n	800739e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800736e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2220      	movs	r2, #32
 800737a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	f043 0204 	orr.w	r2, r3, #4
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80073bc:	d103      	bne.n	80073c6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2201      	movs	r2, #1
 80073c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80073c4:	e007      	b.n	80073d6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ca:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80073ce:	d102      	bne.n	80073d6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2208      	movs	r2, #8
 80073d4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80073d6:	bf00      	nop
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b083      	sub	sp, #12
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	2b20      	cmp	r3, #32
 80073f6:	d129      	bne.n	800744c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2224      	movs	r2, #36	; 0x24
 80073fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0201 	bic.w	r2, r2, #1
 800740e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 0210 	bic.w	r2, r2, #16
 800741e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	430a      	orrs	r2, r1
 800742e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 0201 	orr.w	r2, r2, #1
 800743e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2220      	movs	r2, #32
 8007444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007448:	2300      	movs	r3, #0
 800744a:	e000      	b.n	800744e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800744c:	2302      	movs	r3, #2
  }
}
 800744e:	4618      	mov	r0, r3
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800745a:	b480      	push	{r7}
 800745c:	b085      	sub	sp, #20
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
 8007462:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007464:	2300      	movs	r3, #0
 8007466:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b20      	cmp	r3, #32
 8007472:	d12a      	bne.n	80074ca <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2224      	movs	r2, #36	; 0x24
 8007478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0201 	bic.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007494:	89fb      	ldrh	r3, [r7, #14]
 8007496:	f023 030f 	bic.w	r3, r3, #15
 800749a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	b29a      	uxth	r2, r3
 80074a0:	89fb      	ldrh	r3, [r7, #14]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	89fa      	ldrh	r2, [r7, #14]
 80074ac:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f042 0201 	orr.w	r2, r2, #1
 80074bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2220      	movs	r2, #32
 80074c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	e000      	b.n	80074cc <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80074ca:	2302      	movs	r3, #2
  }
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3714      	adds	r7, #20
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80074d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074da:	b08f      	sub	sp, #60	; 0x3c
 80074dc:	af0a      	add	r7, sp, #40	; 0x28
 80074de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e10f      	b.n	800770a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d106      	bne.n	800750a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f7fc fa95 	bl	8003a34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2203      	movs	r2, #3
 800750e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751a:	2b00      	cmp	r3, #0
 800751c:	d102      	bne.n	8007524 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4618      	mov	r0, r3
 800752a:	f002 f90e 	bl	800974a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	603b      	str	r3, [r7, #0]
 8007534:	687e      	ldr	r6, [r7, #4]
 8007536:	466d      	mov	r5, sp
 8007538:	f106 0410 	add.w	r4, r6, #16
 800753c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800753e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007540:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007542:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007544:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007548:	e885 0003 	stmia.w	r5, {r0, r1}
 800754c:	1d33      	adds	r3, r6, #4
 800754e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007550:	6838      	ldr	r0, [r7, #0]
 8007552:	f002 f899 	bl	8009688 <USB_CoreInit>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d005      	beq.n	8007568 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2202      	movs	r2, #2
 8007560:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e0d0      	b.n	800770a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2100      	movs	r1, #0
 800756e:	4618      	mov	r0, r3
 8007570:	f002 f8fc 	bl	800976c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007574:	2300      	movs	r3, #0
 8007576:	73fb      	strb	r3, [r7, #15]
 8007578:	e04a      	b.n	8007610 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800757a:	7bfa      	ldrb	r2, [r7, #15]
 800757c:	6879      	ldr	r1, [r7, #4]
 800757e:	4613      	mov	r3, r2
 8007580:	00db      	lsls	r3, r3, #3
 8007582:	1a9b      	subs	r3, r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	440b      	add	r3, r1
 8007588:	333d      	adds	r3, #61	; 0x3d
 800758a:	2201      	movs	r2, #1
 800758c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800758e:	7bfa      	ldrb	r2, [r7, #15]
 8007590:	6879      	ldr	r1, [r7, #4]
 8007592:	4613      	mov	r3, r2
 8007594:	00db      	lsls	r3, r3, #3
 8007596:	1a9b      	subs	r3, r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	440b      	add	r3, r1
 800759c:	333c      	adds	r3, #60	; 0x3c
 800759e:	7bfa      	ldrb	r2, [r7, #15]
 80075a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80075a2:	7bfa      	ldrb	r2, [r7, #15]
 80075a4:	7bfb      	ldrb	r3, [r7, #15]
 80075a6:	b298      	uxth	r0, r3
 80075a8:	6879      	ldr	r1, [r7, #4]
 80075aa:	4613      	mov	r3, r2
 80075ac:	00db      	lsls	r3, r3, #3
 80075ae:	1a9b      	subs	r3, r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	440b      	add	r3, r1
 80075b4:	3342      	adds	r3, #66	; 0x42
 80075b6:	4602      	mov	r2, r0
 80075b8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80075ba:	7bfa      	ldrb	r2, [r7, #15]
 80075bc:	6879      	ldr	r1, [r7, #4]
 80075be:	4613      	mov	r3, r2
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	1a9b      	subs	r3, r3, r2
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	440b      	add	r3, r1
 80075c8:	333f      	adds	r3, #63	; 0x3f
 80075ca:	2200      	movs	r2, #0
 80075cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80075ce:	7bfa      	ldrb	r2, [r7, #15]
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	4613      	mov	r3, r2
 80075d4:	00db      	lsls	r3, r3, #3
 80075d6:	1a9b      	subs	r3, r3, r2
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	440b      	add	r3, r1
 80075dc:	3344      	adds	r3, #68	; 0x44
 80075de:	2200      	movs	r2, #0
 80075e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80075e2:	7bfa      	ldrb	r2, [r7, #15]
 80075e4:	6879      	ldr	r1, [r7, #4]
 80075e6:	4613      	mov	r3, r2
 80075e8:	00db      	lsls	r3, r3, #3
 80075ea:	1a9b      	subs	r3, r3, r2
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	440b      	add	r3, r1
 80075f0:	3348      	adds	r3, #72	; 0x48
 80075f2:	2200      	movs	r2, #0
 80075f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80075f6:	7bfa      	ldrb	r2, [r7, #15]
 80075f8:	6879      	ldr	r1, [r7, #4]
 80075fa:	4613      	mov	r3, r2
 80075fc:	00db      	lsls	r3, r3, #3
 80075fe:	1a9b      	subs	r3, r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	440b      	add	r3, r1
 8007604:	3350      	adds	r3, #80	; 0x50
 8007606:	2200      	movs	r2, #0
 8007608:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800760a:	7bfb      	ldrb	r3, [r7, #15]
 800760c:	3301      	adds	r3, #1
 800760e:	73fb      	strb	r3, [r7, #15]
 8007610:	7bfa      	ldrb	r2, [r7, #15]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	429a      	cmp	r2, r3
 8007618:	d3af      	bcc.n	800757a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800761a:	2300      	movs	r3, #0
 800761c:	73fb      	strb	r3, [r7, #15]
 800761e:	e044      	b.n	80076aa <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007620:	7bfa      	ldrb	r2, [r7, #15]
 8007622:	6879      	ldr	r1, [r7, #4]
 8007624:	4613      	mov	r3, r2
 8007626:	00db      	lsls	r3, r3, #3
 8007628:	1a9b      	subs	r3, r3, r2
 800762a:	009b      	lsls	r3, r3, #2
 800762c:	440b      	add	r3, r1
 800762e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8007632:	2200      	movs	r2, #0
 8007634:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007636:	7bfa      	ldrb	r2, [r7, #15]
 8007638:	6879      	ldr	r1, [r7, #4]
 800763a:	4613      	mov	r3, r2
 800763c:	00db      	lsls	r3, r3, #3
 800763e:	1a9b      	subs	r3, r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	440b      	add	r3, r1
 8007644:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007648:	7bfa      	ldrb	r2, [r7, #15]
 800764a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800764c:	7bfa      	ldrb	r2, [r7, #15]
 800764e:	6879      	ldr	r1, [r7, #4]
 8007650:	4613      	mov	r3, r2
 8007652:	00db      	lsls	r3, r3, #3
 8007654:	1a9b      	subs	r3, r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	440b      	add	r3, r1
 800765a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800765e:	2200      	movs	r2, #0
 8007660:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007662:	7bfa      	ldrb	r2, [r7, #15]
 8007664:	6879      	ldr	r1, [r7, #4]
 8007666:	4613      	mov	r3, r2
 8007668:	00db      	lsls	r3, r3, #3
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	440b      	add	r3, r1
 8007670:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007674:	2200      	movs	r2, #0
 8007676:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007678:	7bfa      	ldrb	r2, [r7, #15]
 800767a:	6879      	ldr	r1, [r7, #4]
 800767c:	4613      	mov	r3, r2
 800767e:	00db      	lsls	r3, r3, #3
 8007680:	1a9b      	subs	r3, r3, r2
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	440b      	add	r3, r1
 8007686:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800768e:	7bfa      	ldrb	r2, [r7, #15]
 8007690:	6879      	ldr	r1, [r7, #4]
 8007692:	4613      	mov	r3, r2
 8007694:	00db      	lsls	r3, r3, #3
 8007696:	1a9b      	subs	r3, r3, r2
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	440b      	add	r3, r1
 800769c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80076a0:	2200      	movs	r2, #0
 80076a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076a4:	7bfb      	ldrb	r3, [r7, #15]
 80076a6:	3301      	adds	r3, #1
 80076a8:	73fb      	strb	r3, [r7, #15]
 80076aa:	7bfa      	ldrb	r2, [r7, #15]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d3b5      	bcc.n	8007620 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	603b      	str	r3, [r7, #0]
 80076ba:	687e      	ldr	r6, [r7, #4]
 80076bc:	466d      	mov	r5, sp
 80076be:	f106 0410 	add.w	r4, r6, #16
 80076c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80076ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80076d2:	1d33      	adds	r3, r6, #4
 80076d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076d6:	6838      	ldr	r0, [r7, #0]
 80076d8:	f002 f872 	bl	80097c0 <USB_DevInit>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d005      	beq.n	80076ee <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2202      	movs	r2, #2
 80076e6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e00d      	b.n	800770a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4618      	mov	r0, r3
 8007704:	f002 fa21 	bl	8009b4a <USB_DevDisconnect>

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08007714 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d101      	bne.n	8007726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	e25b      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	2b00      	cmp	r3, #0
 8007730:	d075      	beq.n	800781e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007732:	4ba3      	ldr	r3, [pc, #652]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	f003 030c 	and.w	r3, r3, #12
 800773a:	2b04      	cmp	r3, #4
 800773c:	d00c      	beq.n	8007758 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800773e:	4ba0      	ldr	r3, [pc, #640]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007746:	2b08      	cmp	r3, #8
 8007748:	d112      	bne.n	8007770 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800774a:	4b9d      	ldr	r3, [pc, #628]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007752:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007756:	d10b      	bne.n	8007770 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007758:	4b99      	ldr	r3, [pc, #612]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d05b      	beq.n	800781c <HAL_RCC_OscConfig+0x108>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d157      	bne.n	800781c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e236      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007778:	d106      	bne.n	8007788 <HAL_RCC_OscConfig+0x74>
 800777a:	4b91      	ldr	r3, [pc, #580]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a90      	ldr	r2, [pc, #576]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	e01d      	b.n	80077c4 <HAL_RCC_OscConfig+0xb0>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007790:	d10c      	bne.n	80077ac <HAL_RCC_OscConfig+0x98>
 8007792:	4b8b      	ldr	r3, [pc, #556]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a8a      	ldr	r2, [pc, #552]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	4b88      	ldr	r3, [pc, #544]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a87      	ldr	r2, [pc, #540]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a8:	6013      	str	r3, [r2, #0]
 80077aa:	e00b      	b.n	80077c4 <HAL_RCC_OscConfig+0xb0>
 80077ac:	4b84      	ldr	r3, [pc, #528]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a83      	ldr	r2, [pc, #524]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	4b81      	ldr	r3, [pc, #516]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a80      	ldr	r2, [pc, #512]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d013      	beq.n	80077f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077cc:	f7fc fa1c 	bl	8003c08 <HAL_GetTick>
 80077d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077d2:	e008      	b.n	80077e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077d4:	f7fc fa18 	bl	8003c08 <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	2b64      	cmp	r3, #100	; 0x64
 80077e0:	d901      	bls.n	80077e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077e2:	2303      	movs	r3, #3
 80077e4:	e1fb      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077e6:	4b76      	ldr	r3, [pc, #472]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d0f0      	beq.n	80077d4 <HAL_RCC_OscConfig+0xc0>
 80077f2:	e014      	b.n	800781e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077f4:	f7fc fa08 	bl	8003c08 <HAL_GetTick>
 80077f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077fa:	e008      	b.n	800780e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077fc:	f7fc fa04 	bl	8003c08 <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b64      	cmp	r3, #100	; 0x64
 8007808:	d901      	bls.n	800780e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e1e7      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800780e:	4b6c      	ldr	r3, [pc, #432]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1f0      	bne.n	80077fc <HAL_RCC_OscConfig+0xe8>
 800781a:	e000      	b.n	800781e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800781c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0302 	and.w	r3, r3, #2
 8007826:	2b00      	cmp	r3, #0
 8007828:	d063      	beq.n	80078f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800782a:	4b65      	ldr	r3, [pc, #404]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f003 030c 	and.w	r3, r3, #12
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00b      	beq.n	800784e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007836:	4b62      	ldr	r3, [pc, #392]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800783e:	2b08      	cmp	r3, #8
 8007840:	d11c      	bne.n	800787c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007842:	4b5f      	ldr	r3, [pc, #380]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d116      	bne.n	800787c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800784e:	4b5c      	ldr	r3, [pc, #368]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0302 	and.w	r3, r3, #2
 8007856:	2b00      	cmp	r3, #0
 8007858:	d005      	beq.n	8007866 <HAL_RCC_OscConfig+0x152>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d001      	beq.n	8007866 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e1bb      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007866:	4b56      	ldr	r3, [pc, #344]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	4952      	ldr	r1, [pc, #328]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007876:	4313      	orrs	r3, r2
 8007878:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800787a:	e03a      	b.n	80078f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d020      	beq.n	80078c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007884:	4b4f      	ldr	r3, [pc, #316]	; (80079c4 <HAL_RCC_OscConfig+0x2b0>)
 8007886:	2201      	movs	r2, #1
 8007888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800788a:	f7fc f9bd 	bl	8003c08 <HAL_GetTick>
 800788e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007890:	e008      	b.n	80078a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007892:	f7fc f9b9 	bl	8003c08 <HAL_GetTick>
 8007896:	4602      	mov	r2, r0
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	2b02      	cmp	r3, #2
 800789e:	d901      	bls.n	80078a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e19c      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078a4:	4b46      	ldr	r3, [pc, #280]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0302 	and.w	r3, r3, #2
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d0f0      	beq.n	8007892 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078b0:	4b43      	ldr	r3, [pc, #268]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	00db      	lsls	r3, r3, #3
 80078be:	4940      	ldr	r1, [pc, #256]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80078c0:	4313      	orrs	r3, r2
 80078c2:	600b      	str	r3, [r1, #0]
 80078c4:	e015      	b.n	80078f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078c6:	4b3f      	ldr	r3, [pc, #252]	; (80079c4 <HAL_RCC_OscConfig+0x2b0>)
 80078c8:	2200      	movs	r2, #0
 80078ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078cc:	f7fc f99c 	bl	8003c08 <HAL_GetTick>
 80078d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078d2:	e008      	b.n	80078e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078d4:	f7fc f998 	bl	8003c08 <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d901      	bls.n	80078e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e17b      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078e6:	4b36      	ldr	r3, [pc, #216]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 0302 	and.w	r3, r3, #2
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1f0      	bne.n	80078d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0308 	and.w	r3, r3, #8
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d030      	beq.n	8007960 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d016      	beq.n	8007934 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007906:	4b30      	ldr	r3, [pc, #192]	; (80079c8 <HAL_RCC_OscConfig+0x2b4>)
 8007908:	2201      	movs	r2, #1
 800790a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800790c:	f7fc f97c 	bl	8003c08 <HAL_GetTick>
 8007910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007912:	e008      	b.n	8007926 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007914:	f7fc f978 	bl	8003c08 <HAL_GetTick>
 8007918:	4602      	mov	r2, r0
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	1ad3      	subs	r3, r2, r3
 800791e:	2b02      	cmp	r3, #2
 8007920:	d901      	bls.n	8007926 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	e15b      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007926:	4b26      	ldr	r3, [pc, #152]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007928:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800792a:	f003 0302 	and.w	r3, r3, #2
 800792e:	2b00      	cmp	r3, #0
 8007930:	d0f0      	beq.n	8007914 <HAL_RCC_OscConfig+0x200>
 8007932:	e015      	b.n	8007960 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007934:	4b24      	ldr	r3, [pc, #144]	; (80079c8 <HAL_RCC_OscConfig+0x2b4>)
 8007936:	2200      	movs	r2, #0
 8007938:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800793a:	f7fc f965 	bl	8003c08 <HAL_GetTick>
 800793e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007940:	e008      	b.n	8007954 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007942:	f7fc f961 	bl	8003c08 <HAL_GetTick>
 8007946:	4602      	mov	r2, r0
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	2b02      	cmp	r3, #2
 800794e:	d901      	bls.n	8007954 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	e144      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007954:	4b1a      	ldr	r3, [pc, #104]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007956:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007958:	f003 0302 	and.w	r3, r3, #2
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1f0      	bne.n	8007942 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 0304 	and.w	r3, r3, #4
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 80a0 	beq.w	8007aae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800796e:	2300      	movs	r3, #0
 8007970:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007972:	4b13      	ldr	r3, [pc, #76]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d10f      	bne.n	800799e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800797e:	2300      	movs	r3, #0
 8007980:	60bb      	str	r3, [r7, #8]
 8007982:	4b0f      	ldr	r3, [pc, #60]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007986:	4a0e      	ldr	r2, [pc, #56]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800798c:	6413      	str	r3, [r2, #64]	; 0x40
 800798e:	4b0c      	ldr	r3, [pc, #48]	; (80079c0 <HAL_RCC_OscConfig+0x2ac>)
 8007990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007996:	60bb      	str	r3, [r7, #8]
 8007998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800799a:	2301      	movs	r3, #1
 800799c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800799e:	4b0b      	ldr	r3, [pc, #44]	; (80079cc <HAL_RCC_OscConfig+0x2b8>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d121      	bne.n	80079ee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079aa:	4b08      	ldr	r3, [pc, #32]	; (80079cc <HAL_RCC_OscConfig+0x2b8>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a07      	ldr	r2, [pc, #28]	; (80079cc <HAL_RCC_OscConfig+0x2b8>)
 80079b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079b6:	f7fc f927 	bl	8003c08 <HAL_GetTick>
 80079ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079bc:	e011      	b.n	80079e2 <HAL_RCC_OscConfig+0x2ce>
 80079be:	bf00      	nop
 80079c0:	40023800 	.word	0x40023800
 80079c4:	42470000 	.word	0x42470000
 80079c8:	42470e80 	.word	0x42470e80
 80079cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079d0:	f7fc f91a 	bl	8003c08 <HAL_GetTick>
 80079d4:	4602      	mov	r2, r0
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d901      	bls.n	80079e2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	e0fd      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079e2:	4b81      	ldr	r3, [pc, #516]	; (8007be8 <HAL_RCC_OscConfig+0x4d4>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d0f0      	beq.n	80079d0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d106      	bne.n	8007a04 <HAL_RCC_OscConfig+0x2f0>
 80079f6:	4b7d      	ldr	r3, [pc, #500]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 80079f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fa:	4a7c      	ldr	r2, [pc, #496]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 80079fc:	f043 0301 	orr.w	r3, r3, #1
 8007a00:	6713      	str	r3, [r2, #112]	; 0x70
 8007a02:	e01c      	b.n	8007a3e <HAL_RCC_OscConfig+0x32a>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	2b05      	cmp	r3, #5
 8007a0a:	d10c      	bne.n	8007a26 <HAL_RCC_OscConfig+0x312>
 8007a0c:	4b77      	ldr	r3, [pc, #476]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a10:	4a76      	ldr	r2, [pc, #472]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a12:	f043 0304 	orr.w	r3, r3, #4
 8007a16:	6713      	str	r3, [r2, #112]	; 0x70
 8007a18:	4b74      	ldr	r3, [pc, #464]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a1c:	4a73      	ldr	r2, [pc, #460]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a1e:	f043 0301 	orr.w	r3, r3, #1
 8007a22:	6713      	str	r3, [r2, #112]	; 0x70
 8007a24:	e00b      	b.n	8007a3e <HAL_RCC_OscConfig+0x32a>
 8007a26:	4b71      	ldr	r3, [pc, #452]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a2a:	4a70      	ldr	r2, [pc, #448]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a2c:	f023 0301 	bic.w	r3, r3, #1
 8007a30:	6713      	str	r3, [r2, #112]	; 0x70
 8007a32:	4b6e      	ldr	r3, [pc, #440]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a36:	4a6d      	ldr	r2, [pc, #436]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a38:	f023 0304 	bic.w	r3, r3, #4
 8007a3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d015      	beq.n	8007a72 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a46:	f7fc f8df 	bl	8003c08 <HAL_GetTick>
 8007a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a4c:	e00a      	b.n	8007a64 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a4e:	f7fc f8db 	bl	8003c08 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d901      	bls.n	8007a64 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e0bc      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a64:	4b61      	ldr	r3, [pc, #388]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0ee      	beq.n	8007a4e <HAL_RCC_OscConfig+0x33a>
 8007a70:	e014      	b.n	8007a9c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a72:	f7fc f8c9 	bl	8003c08 <HAL_GetTick>
 8007a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a78:	e00a      	b.n	8007a90 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a7a:	f7fc f8c5 	bl	8003c08 <HAL_GetTick>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	1ad3      	subs	r3, r2, r3
 8007a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d901      	bls.n	8007a90 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	e0a6      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a90:	4b56      	ldr	r3, [pc, #344]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a94:	f003 0302 	and.w	r3, r3, #2
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d1ee      	bne.n	8007a7a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a9c:	7dfb      	ldrb	r3, [r7, #23]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d105      	bne.n	8007aae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007aa2:	4b52      	ldr	r3, [pc, #328]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa6:	4a51      	ldr	r2, [pc, #324]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007aa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007aac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 8092 	beq.w	8007bdc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ab8:	4b4c      	ldr	r3, [pc, #304]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	f003 030c 	and.w	r3, r3, #12
 8007ac0:	2b08      	cmp	r3, #8
 8007ac2:	d05c      	beq.n	8007b7e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d141      	bne.n	8007b50 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007acc:	4b48      	ldr	r3, [pc, #288]	; (8007bf0 <HAL_RCC_OscConfig+0x4dc>)
 8007ace:	2200      	movs	r2, #0
 8007ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ad2:	f7fc f899 	bl	8003c08 <HAL_GetTick>
 8007ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ad8:	e008      	b.n	8007aec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ada:	f7fc f895 	bl	8003c08 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d901      	bls.n	8007aec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007ae8:	2303      	movs	r3, #3
 8007aea:	e078      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007aec:	4b3f      	ldr	r3, [pc, #252]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1f0      	bne.n	8007ada <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	69da      	ldr	r2, [r3, #28]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a1b      	ldr	r3, [r3, #32]
 8007b00:	431a      	orrs	r2, r3
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b06:	019b      	lsls	r3, r3, #6
 8007b08:	431a      	orrs	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0e:	085b      	lsrs	r3, r3, #1
 8007b10:	3b01      	subs	r3, #1
 8007b12:	041b      	lsls	r3, r3, #16
 8007b14:	431a      	orrs	r2, r3
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b1a:	061b      	lsls	r3, r3, #24
 8007b1c:	4933      	ldr	r1, [pc, #204]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b22:	4b33      	ldr	r3, [pc, #204]	; (8007bf0 <HAL_RCC_OscConfig+0x4dc>)
 8007b24:	2201      	movs	r2, #1
 8007b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b28:	f7fc f86e 	bl	8003c08 <HAL_GetTick>
 8007b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b2e:	e008      	b.n	8007b42 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b30:	f7fc f86a 	bl	8003c08 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d901      	bls.n	8007b42 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e04d      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b42:	4b2a      	ldr	r3, [pc, #168]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d0f0      	beq.n	8007b30 <HAL_RCC_OscConfig+0x41c>
 8007b4e:	e045      	b.n	8007bdc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b50:	4b27      	ldr	r3, [pc, #156]	; (8007bf0 <HAL_RCC_OscConfig+0x4dc>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b56:	f7fc f857 	bl	8003c08 <HAL_GetTick>
 8007b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b5c:	e008      	b.n	8007b70 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b5e:	f7fc f853 	bl	8003c08 <HAL_GetTick>
 8007b62:	4602      	mov	r2, r0
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	1ad3      	subs	r3, r2, r3
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d901      	bls.n	8007b70 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007b6c:	2303      	movs	r3, #3
 8007b6e:	e036      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b70:	4b1e      	ldr	r3, [pc, #120]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1f0      	bne.n	8007b5e <HAL_RCC_OscConfig+0x44a>
 8007b7c:	e02e      	b.n	8007bdc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	699b      	ldr	r3, [r3, #24]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d101      	bne.n	8007b8a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e029      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007b8a:	4b18      	ldr	r3, [pc, #96]	; (8007bec <HAL_RCC_OscConfig+0x4d8>)
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	69db      	ldr	r3, [r3, #28]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d11c      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d115      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d10d      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d106      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d001      	beq.n	8007bdc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e000      	b.n	8007bde <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3718      	adds	r7, #24
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	40007000 	.word	0x40007000
 8007bec:	40023800 	.word	0x40023800
 8007bf0:	42470060 	.word	0x42470060

08007bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d101      	bne.n	8007c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e0cc      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007c08:	4b68      	ldr	r3, [pc, #416]	; (8007dac <HAL_RCC_ClockConfig+0x1b8>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 030f 	and.w	r3, r3, #15
 8007c10:	683a      	ldr	r2, [r7, #0]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d90c      	bls.n	8007c30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c16:	4b65      	ldr	r3, [pc, #404]	; (8007dac <HAL_RCC_ClockConfig+0x1b8>)
 8007c18:	683a      	ldr	r2, [r7, #0]
 8007c1a:	b2d2      	uxtb	r2, r2
 8007c1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c1e:	4b63      	ldr	r3, [pc, #396]	; (8007dac <HAL_RCC_ClockConfig+0x1b8>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 030f 	and.w	r3, r3, #15
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d001      	beq.n	8007c30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e0b8      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 0302 	and.w	r3, r3, #2
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d020      	beq.n	8007c7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f003 0304 	and.w	r3, r3, #4
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c48:	4b59      	ldr	r3, [pc, #356]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	4a58      	ldr	r2, [pc, #352]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007c52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 0308 	and.w	r3, r3, #8
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d005      	beq.n	8007c6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007c60:	4b53      	ldr	r3, [pc, #332]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	4a52      	ldr	r2, [pc, #328]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007c6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c6c:	4b50      	ldr	r3, [pc, #320]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	494d      	ldr	r1, [pc, #308]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0301 	and.w	r3, r3, #1
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d044      	beq.n	8007d14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d107      	bne.n	8007ca2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c92:	4b47      	ldr	r3, [pc, #284]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d119      	bne.n	8007cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e07f      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	d003      	beq.n	8007cb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cae:	2b03      	cmp	r3, #3
 8007cb0:	d107      	bne.n	8007cc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cb2:	4b3f      	ldr	r3, [pc, #252]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d109      	bne.n	8007cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e06f      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cc2:	4b3b      	ldr	r3, [pc, #236]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0302 	and.w	r3, r3, #2
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d101      	bne.n	8007cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e067      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007cd2:	4b37      	ldr	r3, [pc, #220]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f023 0203 	bic.w	r2, r3, #3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	4934      	ldr	r1, [pc, #208]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ce4:	f7fb ff90 	bl	8003c08 <HAL_GetTick>
 8007ce8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cea:	e00a      	b.n	8007d02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cec:	f7fb ff8c 	bl	8003c08 <HAL_GetTick>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	1ad3      	subs	r3, r2, r3
 8007cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d901      	bls.n	8007d02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007cfe:	2303      	movs	r3, #3
 8007d00:	e04f      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d02:	4b2b      	ldr	r3, [pc, #172]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f003 020c 	and.w	r2, r3, #12
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d1eb      	bne.n	8007cec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d14:	4b25      	ldr	r3, [pc, #148]	; (8007dac <HAL_RCC_ClockConfig+0x1b8>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 030f 	and.w	r3, r3, #15
 8007d1c:	683a      	ldr	r2, [r7, #0]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d20c      	bcs.n	8007d3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d22:	4b22      	ldr	r3, [pc, #136]	; (8007dac <HAL_RCC_ClockConfig+0x1b8>)
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	b2d2      	uxtb	r2, r2
 8007d28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d2a:	4b20      	ldr	r3, [pc, #128]	; (8007dac <HAL_RCC_ClockConfig+0x1b8>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 030f 	and.w	r3, r3, #15
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d001      	beq.n	8007d3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e032      	b.n	8007da2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 0304 	and.w	r3, r3, #4
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d008      	beq.n	8007d5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d48:	4b19      	ldr	r3, [pc, #100]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	4916      	ldr	r1, [pc, #88]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d56:	4313      	orrs	r3, r2
 8007d58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 0308 	and.w	r3, r3, #8
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d009      	beq.n	8007d7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d66:	4b12      	ldr	r3, [pc, #72]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	00db      	lsls	r3, r3, #3
 8007d74:	490e      	ldr	r1, [pc, #56]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d76:	4313      	orrs	r3, r2
 8007d78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007d7a:	f000 f821 	bl	8007dc0 <HAL_RCC_GetSysClockFreq>
 8007d7e:	4601      	mov	r1, r0
 8007d80:	4b0b      	ldr	r3, [pc, #44]	; (8007db0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	091b      	lsrs	r3, r3, #4
 8007d86:	f003 030f 	and.w	r3, r3, #15
 8007d8a:	4a0a      	ldr	r2, [pc, #40]	; (8007db4 <HAL_RCC_ClockConfig+0x1c0>)
 8007d8c:	5cd3      	ldrb	r3, [r2, r3]
 8007d8e:	fa21 f303 	lsr.w	r3, r1, r3
 8007d92:	4a09      	ldr	r2, [pc, #36]	; (8007db8 <HAL_RCC_ClockConfig+0x1c4>)
 8007d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007d96:	4b09      	ldr	r3, [pc, #36]	; (8007dbc <HAL_RCC_ClockConfig+0x1c8>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fb fef0 	bl	8003b80 <HAL_InitTick>

  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	40023c00 	.word	0x40023c00
 8007db0:	40023800 	.word	0x40023800
 8007db4:	0800c7ec 	.word	0x0800c7ec
 8007db8:	200000e4 	.word	0x200000e4
 8007dbc:	200000e8 	.word	0x200000e8

08007dc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	607b      	str	r3, [r7, #4]
 8007dca:	2300      	movs	r3, #0
 8007dcc:	60fb      	str	r3, [r7, #12]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007dd6:	4b63      	ldr	r3, [pc, #396]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	f003 030c 	and.w	r3, r3, #12
 8007dde:	2b04      	cmp	r3, #4
 8007de0:	d007      	beq.n	8007df2 <HAL_RCC_GetSysClockFreq+0x32>
 8007de2:	2b08      	cmp	r3, #8
 8007de4:	d008      	beq.n	8007df8 <HAL_RCC_GetSysClockFreq+0x38>
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f040 80b4 	bne.w	8007f54 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007dec:	4b5e      	ldr	r3, [pc, #376]	; (8007f68 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007dee:	60bb      	str	r3, [r7, #8]
       break;
 8007df0:	e0b3      	b.n	8007f5a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007df2:	4b5e      	ldr	r3, [pc, #376]	; (8007f6c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007df4:	60bb      	str	r3, [r7, #8]
      break;
 8007df6:	e0b0      	b.n	8007f5a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007df8:	4b5a      	ldr	r3, [pc, #360]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e00:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e02:	4b58      	ldr	r3, [pc, #352]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d04a      	beq.n	8007ea4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e0e:	4b55      	ldr	r3, [pc, #340]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	099b      	lsrs	r3, r3, #6
 8007e14:	f04f 0400 	mov.w	r4, #0
 8007e18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	ea03 0501 	and.w	r5, r3, r1
 8007e24:	ea04 0602 	and.w	r6, r4, r2
 8007e28:	4629      	mov	r1, r5
 8007e2a:	4632      	mov	r2, r6
 8007e2c:	f04f 0300 	mov.w	r3, #0
 8007e30:	f04f 0400 	mov.w	r4, #0
 8007e34:	0154      	lsls	r4, r2, #5
 8007e36:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007e3a:	014b      	lsls	r3, r1, #5
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4622      	mov	r2, r4
 8007e40:	1b49      	subs	r1, r1, r5
 8007e42:	eb62 0206 	sbc.w	r2, r2, r6
 8007e46:	f04f 0300 	mov.w	r3, #0
 8007e4a:	f04f 0400 	mov.w	r4, #0
 8007e4e:	0194      	lsls	r4, r2, #6
 8007e50:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007e54:	018b      	lsls	r3, r1, #6
 8007e56:	1a5b      	subs	r3, r3, r1
 8007e58:	eb64 0402 	sbc.w	r4, r4, r2
 8007e5c:	f04f 0100 	mov.w	r1, #0
 8007e60:	f04f 0200 	mov.w	r2, #0
 8007e64:	00e2      	lsls	r2, r4, #3
 8007e66:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007e6a:	00d9      	lsls	r1, r3, #3
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	4614      	mov	r4, r2
 8007e70:	195b      	adds	r3, r3, r5
 8007e72:	eb44 0406 	adc.w	r4, r4, r6
 8007e76:	f04f 0100 	mov.w	r1, #0
 8007e7a:	f04f 0200 	mov.w	r2, #0
 8007e7e:	0262      	lsls	r2, r4, #9
 8007e80:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007e84:	0259      	lsls	r1, r3, #9
 8007e86:	460b      	mov	r3, r1
 8007e88:	4614      	mov	r4, r2
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	4621      	mov	r1, r4
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f04f 0400 	mov.w	r4, #0
 8007e94:	461a      	mov	r2, r3
 8007e96:	4623      	mov	r3, r4
 8007e98:	f7f8 fee6 	bl	8000c68 <__aeabi_uldivmod>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	60fb      	str	r3, [r7, #12]
 8007ea2:	e049      	b.n	8007f38 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ea4:	4b2f      	ldr	r3, [pc, #188]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	099b      	lsrs	r3, r3, #6
 8007eaa:	f04f 0400 	mov.w	r4, #0
 8007eae:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007eb2:	f04f 0200 	mov.w	r2, #0
 8007eb6:	ea03 0501 	and.w	r5, r3, r1
 8007eba:	ea04 0602 	and.w	r6, r4, r2
 8007ebe:	4629      	mov	r1, r5
 8007ec0:	4632      	mov	r2, r6
 8007ec2:	f04f 0300 	mov.w	r3, #0
 8007ec6:	f04f 0400 	mov.w	r4, #0
 8007eca:	0154      	lsls	r4, r2, #5
 8007ecc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007ed0:	014b      	lsls	r3, r1, #5
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	4622      	mov	r2, r4
 8007ed6:	1b49      	subs	r1, r1, r5
 8007ed8:	eb62 0206 	sbc.w	r2, r2, r6
 8007edc:	f04f 0300 	mov.w	r3, #0
 8007ee0:	f04f 0400 	mov.w	r4, #0
 8007ee4:	0194      	lsls	r4, r2, #6
 8007ee6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007eea:	018b      	lsls	r3, r1, #6
 8007eec:	1a5b      	subs	r3, r3, r1
 8007eee:	eb64 0402 	sbc.w	r4, r4, r2
 8007ef2:	f04f 0100 	mov.w	r1, #0
 8007ef6:	f04f 0200 	mov.w	r2, #0
 8007efa:	00e2      	lsls	r2, r4, #3
 8007efc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007f00:	00d9      	lsls	r1, r3, #3
 8007f02:	460b      	mov	r3, r1
 8007f04:	4614      	mov	r4, r2
 8007f06:	195b      	adds	r3, r3, r5
 8007f08:	eb44 0406 	adc.w	r4, r4, r6
 8007f0c:	f04f 0100 	mov.w	r1, #0
 8007f10:	f04f 0200 	mov.w	r2, #0
 8007f14:	02a2      	lsls	r2, r4, #10
 8007f16:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007f1a:	0299      	lsls	r1, r3, #10
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4614      	mov	r4, r2
 8007f20:	4618      	mov	r0, r3
 8007f22:	4621      	mov	r1, r4
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f04f 0400 	mov.w	r4, #0
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	4623      	mov	r3, r4
 8007f2e:	f7f8 fe9b 	bl	8000c68 <__aeabi_uldivmod>
 8007f32:	4603      	mov	r3, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f38:	4b0a      	ldr	r3, [pc, #40]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	0c1b      	lsrs	r3, r3, #16
 8007f3e:	f003 0303 	and.w	r3, r3, #3
 8007f42:	3301      	adds	r3, #1
 8007f44:	005b      	lsls	r3, r3, #1
 8007f46:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007f48:	68fa      	ldr	r2, [r7, #12]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f50:	60bb      	str	r3, [r7, #8]
      break;
 8007f52:	e002      	b.n	8007f5a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f54:	4b04      	ldr	r3, [pc, #16]	; (8007f68 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007f56:	60bb      	str	r3, [r7, #8]
      break;
 8007f58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f5a:	68bb      	ldr	r3, [r7, #8]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f64:	40023800 	.word	0x40023800
 8007f68:	00f42400 	.word	0x00f42400
 8007f6c:	007a1200 	.word	0x007a1200

08007f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f70:	b480      	push	{r7}
 8007f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f74:	4b03      	ldr	r3, [pc, #12]	; (8007f84 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f76:	681b      	ldr	r3, [r3, #0]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	200000e4 	.word	0x200000e4

08007f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007f8c:	f7ff fff0 	bl	8007f70 <HAL_RCC_GetHCLKFreq>
 8007f90:	4601      	mov	r1, r0
 8007f92:	4b05      	ldr	r3, [pc, #20]	; (8007fa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	0a9b      	lsrs	r3, r3, #10
 8007f98:	f003 0307 	and.w	r3, r3, #7
 8007f9c:	4a03      	ldr	r2, [pc, #12]	; (8007fac <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f9e:	5cd3      	ldrb	r3, [r2, r3]
 8007fa0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40023800 	.word	0x40023800
 8007fac:	0800c7fc 	.word	0x0800c7fc

08007fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007fb4:	f7ff ffdc 	bl	8007f70 <HAL_RCC_GetHCLKFreq>
 8007fb8:	4601      	mov	r1, r0
 8007fba:	4b05      	ldr	r3, [pc, #20]	; (8007fd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	0b5b      	lsrs	r3, r3, #13
 8007fc0:	f003 0307 	and.w	r3, r3, #7
 8007fc4:	4a03      	ldr	r2, [pc, #12]	; (8007fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007fc6:	5cd3      	ldrb	r3, [r2, r3]
 8007fc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	40023800 	.word	0x40023800
 8007fd4:	0800c7fc 	.word	0x0800c7fc

08007fd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d101      	bne.n	8007fea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e01d      	b.n	8008026 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d106      	bne.n	8008004 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f7fb fa84 	bl	800350c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2202      	movs	r2, #2
 8008008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	3304      	adds	r3, #4
 8008014:	4619      	mov	r1, r3
 8008016:	4610      	mov	r0, r2
 8008018:	f000 fb10 	bl	800863c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800802e:	b480      	push	{r7}
 8008030:	b085      	sub	sp, #20
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68da      	ldr	r2, [r3, #12]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f042 0201 	orr.w	r2, r2, #1
 8008044:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 0307 	and.w	r3, r3, #7
 8008050:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2b06      	cmp	r3, #6
 8008056:	d007      	beq.n	8008068 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f042 0201 	orr.w	r2, r2, #1
 8008066:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3714      	adds	r7, #20
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d101      	bne.n	8008088 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	e01d      	b.n	80080c4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b00      	cmp	r3, #0
 8008092:	d106      	bne.n	80080a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 f815 	bl	80080cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2202      	movs	r2, #2
 80080a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	3304      	adds	r3, #4
 80080b2:	4619      	mov	r1, r3
 80080b4:	4610      	mov	r0, r2
 80080b6:	f000 fac1 	bl	800863c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3708      	adds	r7, #8
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80080d4:	bf00      	nop
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	f003 0302 	and.w	r3, r3, #2
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	d122      	bne.n	800813c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	2b02      	cmp	r3, #2
 8008102:	d11b      	bne.n	800813c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f06f 0202 	mvn.w	r2, #2
 800810c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	f003 0303 	and.w	r3, r3, #3
 800811e:	2b00      	cmp	r3, #0
 8008120:	d003      	beq.n	800812a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 fa6b 	bl	80085fe <HAL_TIM_IC_CaptureCallback>
 8008128:	e005      	b.n	8008136 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fa5d 	bl	80085ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 fa6e 	bl	8008612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	f003 0304 	and.w	r3, r3, #4
 8008146:	2b04      	cmp	r3, #4
 8008148:	d122      	bne.n	8008190 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	f003 0304 	and.w	r3, r3, #4
 8008154:	2b04      	cmp	r3, #4
 8008156:	d11b      	bne.n	8008190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f06f 0204 	mvn.w	r2, #4
 8008160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2202      	movs	r2, #2
 8008166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	699b      	ldr	r3, [r3, #24]
 800816e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008172:	2b00      	cmp	r3, #0
 8008174:	d003      	beq.n	800817e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fa41 	bl	80085fe <HAL_TIM_IC_CaptureCallback>
 800817c:	e005      	b.n	800818a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 fa33 	bl	80085ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f000 fa44 	bl	8008612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	f003 0308 	and.w	r3, r3, #8
 800819a:	2b08      	cmp	r3, #8
 800819c:	d122      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	f003 0308 	and.w	r3, r3, #8
 80081a8:	2b08      	cmp	r3, #8
 80081aa:	d11b      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f06f 0208 	mvn.w	r2, #8
 80081b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2204      	movs	r2, #4
 80081ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	69db      	ldr	r3, [r3, #28]
 80081c2:	f003 0303 	and.w	r3, r3, #3
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d003      	beq.n	80081d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 fa17 	bl	80085fe <HAL_TIM_IC_CaptureCallback>
 80081d0:	e005      	b.n	80081de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fa09 	bl	80085ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fa1a 	bl	8008612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0310 	and.w	r3, r3, #16
 80081ee:	2b10      	cmp	r3, #16
 80081f0:	d122      	bne.n	8008238 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f003 0310 	and.w	r3, r3, #16
 80081fc:	2b10      	cmp	r3, #16
 80081fe:	d11b      	bne.n	8008238 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f06f 0210 	mvn.w	r2, #16
 8008208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2208      	movs	r2, #8
 800820e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	69db      	ldr	r3, [r3, #28]
 8008216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 f9ed 	bl	80085fe <HAL_TIM_IC_CaptureCallback>
 8008224:	e005      	b.n	8008232 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f9df 	bl	80085ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 f9f0 	bl	8008612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	691b      	ldr	r3, [r3, #16]
 800823e:	f003 0301 	and.w	r3, r3, #1
 8008242:	2b01      	cmp	r3, #1
 8008244:	d10e      	bne.n	8008264 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	f003 0301 	and.w	r3, r3, #1
 8008250:	2b01      	cmp	r3, #1
 8008252:	d107      	bne.n	8008264 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f06f 0201 	mvn.w	r2, #1
 800825c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7fa f924 	bl	80024ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800826e:	2b80      	cmp	r3, #128	; 0x80
 8008270:	d10e      	bne.n	8008290 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800827c:	2b80      	cmp	r3, #128	; 0x80
 800827e:	d107      	bne.n	8008290 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 fd46 	bl	8008d1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829a:	2b40      	cmp	r3, #64	; 0x40
 800829c:	d10e      	bne.n	80082bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082a8:	2b40      	cmp	r3, #64	; 0x40
 80082aa:	d107      	bne.n	80082bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80082b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 f9b5 	bl	8008626 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	f003 0320 	and.w	r3, r3, #32
 80082c6:	2b20      	cmp	r3, #32
 80082c8:	d10e      	bne.n	80082e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f003 0320 	and.w	r3, r3, #32
 80082d4:	2b20      	cmp	r3, #32
 80082d6:	d107      	bne.n	80082e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f06f 0220 	mvn.w	r2, #32
 80082e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 fd10 	bl	8008d08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082e8:	bf00      	nop
 80082ea:	3708      	adds	r7, #8
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	60f8      	str	r0, [r7, #12]
 80082f8:	60b9      	str	r1, [r7, #8]
 80082fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008302:	2b01      	cmp	r3, #1
 8008304:	d101      	bne.n	800830a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008306:	2302      	movs	r3, #2
 8008308:	e0b4      	b.n	8008474 <HAL_TIM_PWM_ConfigChannel+0x184>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2202      	movs	r2, #2
 8008316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2b0c      	cmp	r3, #12
 800831e:	f200 809f 	bhi.w	8008460 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008322:	a201      	add	r2, pc, #4	; (adr r2, 8008328 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008328:	0800835d 	.word	0x0800835d
 800832c:	08008461 	.word	0x08008461
 8008330:	08008461 	.word	0x08008461
 8008334:	08008461 	.word	0x08008461
 8008338:	0800839d 	.word	0x0800839d
 800833c:	08008461 	.word	0x08008461
 8008340:	08008461 	.word	0x08008461
 8008344:	08008461 	.word	0x08008461
 8008348:	080083df 	.word	0x080083df
 800834c:	08008461 	.word	0x08008461
 8008350:	08008461 	.word	0x08008461
 8008354:	08008461 	.word	0x08008461
 8008358:	0800841f 	.word	0x0800841f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68b9      	ldr	r1, [r7, #8]
 8008362:	4618      	mov	r0, r3
 8008364:	f000 fa0a 	bl	800877c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	699a      	ldr	r2, [r3, #24]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f042 0208 	orr.w	r2, r2, #8
 8008376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	699a      	ldr	r2, [r3, #24]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 0204 	bic.w	r2, r2, #4
 8008386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6999      	ldr	r1, [r3, #24]
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	691a      	ldr	r2, [r3, #16]
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	619a      	str	r2, [r3, #24]
      break;
 800839a:	e062      	b.n	8008462 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68b9      	ldr	r1, [r7, #8]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f000 fa5a 	bl	800885c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	699a      	ldr	r2, [r3, #24]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	699a      	ldr	r2, [r3, #24]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6999      	ldr	r1, [r3, #24]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	021a      	lsls	r2, r3, #8
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	430a      	orrs	r2, r1
 80083da:	619a      	str	r2, [r3, #24]
      break;
 80083dc:	e041      	b.n	8008462 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68b9      	ldr	r1, [r7, #8]
 80083e4:	4618      	mov	r0, r3
 80083e6:	f000 faaf 	bl	8008948 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	69da      	ldr	r2, [r3, #28]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f042 0208 	orr.w	r2, r2, #8
 80083f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69da      	ldr	r2, [r3, #28]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f022 0204 	bic.w	r2, r2, #4
 8008408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	69d9      	ldr	r1, [r3, #28]
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	691a      	ldr	r2, [r3, #16]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	430a      	orrs	r2, r1
 800841a:	61da      	str	r2, [r3, #28]
      break;
 800841c:	e021      	b.n	8008462 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68b9      	ldr	r1, [r7, #8]
 8008424:	4618      	mov	r0, r3
 8008426:	f000 fb03 	bl	8008a30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69da      	ldr	r2, [r3, #28]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	69da      	ldr	r2, [r3, #28]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	69d9      	ldr	r1, [r3, #28]
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	021a      	lsls	r2, r3, #8
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	61da      	str	r2, [r3, #28]
      break;
 800845e:	e000      	b.n	8008462 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008460:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800848c:	2b01      	cmp	r3, #1
 800848e:	d101      	bne.n	8008494 <HAL_TIM_ConfigClockSource+0x18>
 8008490:	2302      	movs	r3, #2
 8008492:	e0a6      	b.n	80085e2 <HAL_TIM_ConfigClockSource+0x166>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2202      	movs	r2, #2
 80084a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80084b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084ba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b40      	cmp	r3, #64	; 0x40
 80084ca:	d067      	beq.n	800859c <HAL_TIM_ConfigClockSource+0x120>
 80084cc:	2b40      	cmp	r3, #64	; 0x40
 80084ce:	d80b      	bhi.n	80084e8 <HAL_TIM_ConfigClockSource+0x6c>
 80084d0:	2b10      	cmp	r3, #16
 80084d2:	d073      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x140>
 80084d4:	2b10      	cmp	r3, #16
 80084d6:	d802      	bhi.n	80084de <HAL_TIM_ConfigClockSource+0x62>
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d06f      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80084dc:	e078      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80084de:	2b20      	cmp	r3, #32
 80084e0:	d06c      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x140>
 80084e2:	2b30      	cmp	r3, #48	; 0x30
 80084e4:	d06a      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x140>
      break;
 80084e6:	e073      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80084e8:	2b70      	cmp	r3, #112	; 0x70
 80084ea:	d00d      	beq.n	8008508 <HAL_TIM_ConfigClockSource+0x8c>
 80084ec:	2b70      	cmp	r3, #112	; 0x70
 80084ee:	d804      	bhi.n	80084fa <HAL_TIM_ConfigClockSource+0x7e>
 80084f0:	2b50      	cmp	r3, #80	; 0x50
 80084f2:	d033      	beq.n	800855c <HAL_TIM_ConfigClockSource+0xe0>
 80084f4:	2b60      	cmp	r3, #96	; 0x60
 80084f6:	d041      	beq.n	800857c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80084f8:	e06a      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80084fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084fe:	d066      	beq.n	80085ce <HAL_TIM_ConfigClockSource+0x152>
 8008500:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008504:	d017      	beq.n	8008536 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008506:	e063      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6818      	ldr	r0, [r3, #0]
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	6899      	ldr	r1, [r3, #8]
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	685a      	ldr	r2, [r3, #4]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	f000 fb5a 	bl	8008bd0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800852a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	609a      	str	r2, [r3, #8]
      break;
 8008534:	e04c      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6818      	ldr	r0, [r3, #0]
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	6899      	ldr	r1, [r3, #8]
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	685a      	ldr	r2, [r3, #4]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	f000 fb43 	bl	8008bd0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	689a      	ldr	r2, [r3, #8]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008558:	609a      	str	r2, [r3, #8]
      break;
 800855a:	e039      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	6859      	ldr	r1, [r3, #4]
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	461a      	mov	r2, r3
 800856a:	f000 fab7 	bl	8008adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2150      	movs	r1, #80	; 0x50
 8008574:	4618      	mov	r0, r3
 8008576:	f000 fb10 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 800857a:	e029      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6818      	ldr	r0, [r3, #0]
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	6859      	ldr	r1, [r3, #4]
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	461a      	mov	r2, r3
 800858a:	f000 fad6 	bl	8008b3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2160      	movs	r1, #96	; 0x60
 8008594:	4618      	mov	r0, r3
 8008596:	f000 fb00 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 800859a:	e019      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6818      	ldr	r0, [r3, #0]
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	6859      	ldr	r1, [r3, #4]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	461a      	mov	r2, r3
 80085aa:	f000 fa97 	bl	8008adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	2140      	movs	r1, #64	; 0x40
 80085b4:	4618      	mov	r0, r3
 80085b6:	f000 faf0 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 80085ba:	e009      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4619      	mov	r1, r3
 80085c6:	4610      	mov	r0, r2
 80085c8:	f000 fae7 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 80085cc:	e000      	b.n	80085d0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80085ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2200      	movs	r2, #0
 80085dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085e0:	2300      	movs	r3, #0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3710      	adds	r7, #16
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b083      	sub	sp, #12
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085f2:	bf00      	nop
 80085f4:	370c      	adds	r7, #12
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80085fe:	b480      	push	{r7}
 8008600:	b083      	sub	sp, #12
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008606:	bf00      	nop
 8008608:	370c      	adds	r7, #12
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr

08008612 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008612:	b480      	push	{r7}
 8008614:	b083      	sub	sp, #12
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008626:	b480      	push	{r7}
 8008628:	b083      	sub	sp, #12
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800862e:	bf00      	nop
 8008630:	370c      	adds	r7, #12
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
	...

0800863c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800863c:	b480      	push	{r7}
 800863e:	b085      	sub	sp, #20
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	4a40      	ldr	r2, [pc, #256]	; (8008750 <TIM_Base_SetConfig+0x114>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d013      	beq.n	800867c <TIM_Base_SetConfig+0x40>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800865a:	d00f      	beq.n	800867c <TIM_Base_SetConfig+0x40>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	4a3d      	ldr	r2, [pc, #244]	; (8008754 <TIM_Base_SetConfig+0x118>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d00b      	beq.n	800867c <TIM_Base_SetConfig+0x40>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a3c      	ldr	r2, [pc, #240]	; (8008758 <TIM_Base_SetConfig+0x11c>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d007      	beq.n	800867c <TIM_Base_SetConfig+0x40>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	4a3b      	ldr	r2, [pc, #236]	; (800875c <TIM_Base_SetConfig+0x120>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d003      	beq.n	800867c <TIM_Base_SetConfig+0x40>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4a3a      	ldr	r2, [pc, #232]	; (8008760 <TIM_Base_SetConfig+0x124>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d108      	bne.n	800868e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008682:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	68fa      	ldr	r2, [r7, #12]
 800868a:	4313      	orrs	r3, r2
 800868c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a2f      	ldr	r2, [pc, #188]	; (8008750 <TIM_Base_SetConfig+0x114>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d02b      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800869c:	d027      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	4a2c      	ldr	r2, [pc, #176]	; (8008754 <TIM_Base_SetConfig+0x118>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d023      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	4a2b      	ldr	r2, [pc, #172]	; (8008758 <TIM_Base_SetConfig+0x11c>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d01f      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	4a2a      	ldr	r2, [pc, #168]	; (800875c <TIM_Base_SetConfig+0x120>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d01b      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4a29      	ldr	r2, [pc, #164]	; (8008760 <TIM_Base_SetConfig+0x124>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d017      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a28      	ldr	r2, [pc, #160]	; (8008764 <TIM_Base_SetConfig+0x128>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a27      	ldr	r2, [pc, #156]	; (8008768 <TIM_Base_SetConfig+0x12c>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d00f      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4a26      	ldr	r2, [pc, #152]	; (800876c <TIM_Base_SetConfig+0x130>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d00b      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a25      	ldr	r2, [pc, #148]	; (8008770 <TIM_Base_SetConfig+0x134>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d007      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a24      	ldr	r2, [pc, #144]	; (8008774 <TIM_Base_SetConfig+0x138>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d003      	beq.n	80086ee <TIM_Base_SetConfig+0xb2>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4a23      	ldr	r2, [pc, #140]	; (8008778 <TIM_Base_SetConfig+0x13c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d108      	bne.n	8008700 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	4313      	orrs	r3, r2
 800870c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	689a      	ldr	r2, [r3, #8]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a0a      	ldr	r2, [pc, #40]	; (8008750 <TIM_Base_SetConfig+0x114>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d003      	beq.n	8008734 <TIM_Base_SetConfig+0xf8>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a0c      	ldr	r2, [pc, #48]	; (8008760 <TIM_Base_SetConfig+0x124>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d103      	bne.n	800873c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	691a      	ldr	r2, [r3, #16]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2201      	movs	r2, #1
 8008740:	615a      	str	r2, [r3, #20]
}
 8008742:	bf00      	nop
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	40010000 	.word	0x40010000
 8008754:	40000400 	.word	0x40000400
 8008758:	40000800 	.word	0x40000800
 800875c:	40000c00 	.word	0x40000c00
 8008760:	40010400 	.word	0x40010400
 8008764:	40014000 	.word	0x40014000
 8008768:	40014400 	.word	0x40014400
 800876c:	40014800 	.word	0x40014800
 8008770:	40001800 	.word	0x40001800
 8008774:	40001c00 	.word	0x40001c00
 8008778:	40002000 	.word	0x40002000

0800877c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800877c:	b480      	push	{r7}
 800877e:	b087      	sub	sp, #28
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1b      	ldr	r3, [r3, #32]
 800878a:	f023 0201 	bic.w	r2, r3, #1
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	699b      	ldr	r3, [r3, #24]
 80087a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f023 0303 	bic.w	r3, r3, #3
 80087b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	f023 0302 	bic.w	r3, r3, #2
 80087c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a20      	ldr	r2, [pc, #128]	; (8008854 <TIM_OC1_SetConfig+0xd8>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d003      	beq.n	80087e0 <TIM_OC1_SetConfig+0x64>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a1f      	ldr	r2, [pc, #124]	; (8008858 <TIM_OC1_SetConfig+0xdc>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d10c      	bne.n	80087fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	f023 0308 	bic.w	r3, r3, #8
 80087e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f023 0304 	bic.w	r3, r3, #4
 80087f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a15      	ldr	r2, [pc, #84]	; (8008854 <TIM_OC1_SetConfig+0xd8>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d003      	beq.n	800880a <TIM_OC1_SetConfig+0x8e>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a14      	ldr	r2, [pc, #80]	; (8008858 <TIM_OC1_SetConfig+0xdc>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d111      	bne.n	800882e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008810:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008818:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	695b      	ldr	r3, [r3, #20]
 800881e:	693a      	ldr	r2, [r7, #16]
 8008820:	4313      	orrs	r3, r2
 8008822:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	699b      	ldr	r3, [r3, #24]
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	4313      	orrs	r3, r2
 800882c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	68fa      	ldr	r2, [r7, #12]
 8008838:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	697a      	ldr	r2, [r7, #20]
 8008846:	621a      	str	r2, [r3, #32]
}
 8008848:	bf00      	nop
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr
 8008854:	40010000 	.word	0x40010000
 8008858:	40010400 	.word	0x40010400

0800885c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800885c:	b480      	push	{r7}
 800885e:	b087      	sub	sp, #28
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	f023 0210 	bic.w	r2, r3, #16
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a1b      	ldr	r3, [r3, #32]
 8008876:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800888a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	021b      	lsls	r3, r3, #8
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	4313      	orrs	r3, r2
 800889e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	f023 0320 	bic.w	r3, r3, #32
 80088a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	011b      	lsls	r3, r3, #4
 80088ae:	697a      	ldr	r2, [r7, #20]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a22      	ldr	r2, [pc, #136]	; (8008940 <TIM_OC2_SetConfig+0xe4>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d003      	beq.n	80088c4 <TIM_OC2_SetConfig+0x68>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a21      	ldr	r2, [pc, #132]	; (8008944 <TIM_OC2_SetConfig+0xe8>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d10d      	bne.n	80088e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	011b      	lsls	r3, r3, #4
 80088d2:	697a      	ldr	r2, [r7, #20]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4a17      	ldr	r2, [pc, #92]	; (8008940 <TIM_OC2_SetConfig+0xe4>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d003      	beq.n	80088f0 <TIM_OC2_SetConfig+0x94>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a16      	ldr	r2, [pc, #88]	; (8008944 <TIM_OC2_SetConfig+0xe8>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d113      	bne.n	8008918 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	695b      	ldr	r3, [r3, #20]
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	4313      	orrs	r3, r2
 800890a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	693a      	ldr	r2, [r7, #16]
 8008914:	4313      	orrs	r3, r2
 8008916:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	693a      	ldr	r2, [r7, #16]
 800891c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	685a      	ldr	r2, [r3, #4]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	697a      	ldr	r2, [r7, #20]
 8008930:	621a      	str	r2, [r3, #32]
}
 8008932:	bf00      	nop
 8008934:	371c      	adds	r7, #28
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	40010000 	.word	0x40010000
 8008944:	40010400 	.word	0x40010400

08008948 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008948:	b480      	push	{r7}
 800894a:	b087      	sub	sp, #28
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a1b      	ldr	r3, [r3, #32]
 8008956:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6a1b      	ldr	r3, [r3, #32]
 8008962:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	69db      	ldr	r3, [r3, #28]
 800896e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f023 0303 	bic.w	r3, r3, #3
 800897e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	4313      	orrs	r3, r2
 8008988:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008990:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	021b      	lsls	r3, r3, #8
 8008998:	697a      	ldr	r2, [r7, #20]
 800899a:	4313      	orrs	r3, r2
 800899c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a21      	ldr	r2, [pc, #132]	; (8008a28 <TIM_OC3_SetConfig+0xe0>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d003      	beq.n	80089ae <TIM_OC3_SetConfig+0x66>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a20      	ldr	r2, [pc, #128]	; (8008a2c <TIM_OC3_SetConfig+0xe4>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d10d      	bne.n	80089ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	021b      	lsls	r3, r3, #8
 80089bc:	697a      	ldr	r2, [r7, #20]
 80089be:	4313      	orrs	r3, r2
 80089c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a16      	ldr	r2, [pc, #88]	; (8008a28 <TIM_OC3_SetConfig+0xe0>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d003      	beq.n	80089da <TIM_OC3_SetConfig+0x92>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a15      	ldr	r2, [pc, #84]	; (8008a2c <TIM_OC3_SetConfig+0xe4>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d113      	bne.n	8008a02 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	695b      	ldr	r3, [r3, #20]
 80089ee:	011b      	lsls	r3, r3, #4
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	4313      	orrs	r3, r2
 80089f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	699b      	ldr	r3, [r3, #24]
 80089fa:	011b      	lsls	r3, r3, #4
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	68fa      	ldr	r2, [r7, #12]
 8008a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	685a      	ldr	r2, [r3, #4]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	697a      	ldr	r2, [r7, #20]
 8008a1a:	621a      	str	r2, [r3, #32]
}
 8008a1c:	bf00      	nop
 8008a1e:	371c      	adds	r7, #28
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	40010000 	.word	0x40010000
 8008a2c:	40010400 	.word	0x40010400

08008a30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b087      	sub	sp, #28
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a1b      	ldr	r3, [r3, #32]
 8008a3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a1b      	ldr	r3, [r3, #32]
 8008a4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	021b      	lsls	r3, r3, #8
 8008a6e:	68fa      	ldr	r2, [r7, #12]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	031b      	lsls	r3, r3, #12
 8008a82:	693a      	ldr	r2, [r7, #16]
 8008a84:	4313      	orrs	r3, r2
 8008a86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a12      	ldr	r2, [pc, #72]	; (8008ad4 <TIM_OC4_SetConfig+0xa4>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d003      	beq.n	8008a98 <TIM_OC4_SetConfig+0x68>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a11      	ldr	r2, [pc, #68]	; (8008ad8 <TIM_OC4_SetConfig+0xa8>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d109      	bne.n	8008aac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	695b      	ldr	r3, [r3, #20]
 8008aa4:	019b      	lsls	r3, r3, #6
 8008aa6:	697a      	ldr	r2, [r7, #20]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	685a      	ldr	r2, [r3, #4]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	693a      	ldr	r2, [r7, #16]
 8008ac4:	621a      	str	r2, [r3, #32]
}
 8008ac6:	bf00      	nop
 8008ac8:	371c      	adds	r7, #28
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr
 8008ad2:	bf00      	nop
 8008ad4:	40010000 	.word	0x40010000
 8008ad8:	40010400 	.word	0x40010400

08008adc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b087      	sub	sp, #28
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6a1b      	ldr	r3, [r3, #32]
 8008af2:	f023 0201 	bic.w	r2, r3, #1
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	011b      	lsls	r3, r3, #4
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	f023 030a 	bic.w	r3, r3, #10
 8008b18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b1a:	697a      	ldr	r2, [r7, #20]
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	621a      	str	r2, [r3, #32]
}
 8008b2e:	bf00      	nop
 8008b30:	371c      	adds	r7, #28
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr

08008b3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b3a:	b480      	push	{r7}
 8008b3c:	b087      	sub	sp, #28
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	60f8      	str	r0, [r7, #12]
 8008b42:	60b9      	str	r1, [r7, #8]
 8008b44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	f023 0210 	bic.w	r2, r3, #16
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	031b      	lsls	r3, r3, #12
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b76:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	011b      	lsls	r3, r3, #4
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	693a      	ldr	r2, [r7, #16]
 8008b8c:	621a      	str	r2, [r3, #32]
}
 8008b8e:	bf00      	nop
 8008b90:	371c      	adds	r7, #28
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b085      	sub	sp, #20
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bb2:	683a      	ldr	r2, [r7, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	f043 0307 	orr.w	r3, r3, #7
 8008bbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	68fa      	ldr	r2, [r7, #12]
 8008bc2:	609a      	str	r2, [r3, #8]
}
 8008bc4:	bf00      	nop
 8008bc6:	3714      	adds	r7, #20
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
 8008bdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	021a      	lsls	r2, r3, #8
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	431a      	orrs	r2, r3
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	697a      	ldr	r2, [r7, #20]
 8008c02:	609a      	str	r2, [r3, #8]
}
 8008c04:	bf00      	nop
 8008c06:	371c      	adds	r7, #28
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d101      	bne.n	8008c28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c24:	2302      	movs	r3, #2
 8008c26:	e05a      	b.n	8008cde <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2202      	movs	r2, #2
 8008c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a21      	ldr	r2, [pc, #132]	; (8008cec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d022      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c74:	d01d      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a1d      	ldr	r2, [pc, #116]	; (8008cf0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d018      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a1b      	ldr	r2, [pc, #108]	; (8008cf4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d013      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a1a      	ldr	r2, [pc, #104]	; (8008cf8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d00e      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a18      	ldr	r2, [pc, #96]	; (8008cfc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d009      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a17      	ldr	r2, [pc, #92]	; (8008d00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d004      	beq.n	8008cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a15      	ldr	r2, [pc, #84]	; (8008d04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d10c      	bne.n	8008ccc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	68ba      	ldr	r2, [r7, #8]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68ba      	ldr	r2, [r7, #8]
 8008cca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3714      	adds	r7, #20
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr
 8008cea:	bf00      	nop
 8008cec:	40010000 	.word	0x40010000
 8008cf0:	40000400 	.word	0x40000400
 8008cf4:	40000800 	.word	0x40000800
 8008cf8:	40000c00 	.word	0x40000c00
 8008cfc:	40010400 	.word	0x40010400
 8008d00:	40014000 	.word	0x40014000
 8008d04:	40001800 	.word	0x40001800

08008d08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d24:	bf00      	nop
 8008d26:	370c      	adds	r7, #12
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b082      	sub	sp, #8
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d101      	bne.n	8008d42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	e03f      	b.n	8008dc2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d106      	bne.n	8008d5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f7fa fd6a 	bl	8003830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2224      	movs	r2, #36	; 0x24
 8008d60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68da      	ldr	r2, [r3, #12]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008d72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f90b 	bl	8008f90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	691a      	ldr	r2, [r3, #16]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008d88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	695a      	ldr	r2, [r3, #20]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008d98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68da      	ldr	r2, [r3, #12]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008da8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2220      	movs	r2, #32
 8008db4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2220      	movs	r2, #32
 8008dbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b088      	sub	sp, #32
 8008dce:	af02      	add	r7, sp, #8
 8008dd0:	60f8      	str	r0, [r7, #12]
 8008dd2:	60b9      	str	r1, [r7, #8]
 8008dd4:	603b      	str	r3, [r7, #0]
 8008dd6:	4613      	mov	r3, r2
 8008dd8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008de4:	b2db      	uxtb	r3, r3
 8008de6:	2b20      	cmp	r3, #32
 8008de8:	f040 8083 	bne.w	8008ef2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d002      	beq.n	8008df8 <HAL_UART_Transmit+0x2e>
 8008df2:	88fb      	ldrh	r3, [r7, #6]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d101      	bne.n	8008dfc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e07b      	b.n	8008ef4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d101      	bne.n	8008e0a <HAL_UART_Transmit+0x40>
 8008e06:	2302      	movs	r3, #2
 8008e08:	e074      	b.n	8008ef4 <HAL_UART_Transmit+0x12a>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2221      	movs	r2, #33	; 0x21
 8008e1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008e20:	f7fa fef2 	bl	8003c08 <HAL_GetTick>
 8008e24:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	88fa      	ldrh	r2, [r7, #6]
 8008e2a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	88fa      	ldrh	r2, [r7, #6]
 8008e30:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008e3a:	e042      	b.n	8008ec2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	3b01      	subs	r3, #1
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e52:	d122      	bne.n	8008e9a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	9300      	str	r3, [sp, #0]
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	2180      	movs	r1, #128	; 0x80
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f000 f84c 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d001      	beq.n	8008e6e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8008e6a:	2303      	movs	r3, #3
 8008e6c:	e042      	b.n	8008ef4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	461a      	mov	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e80:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d103      	bne.n	8008e92 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	3302      	adds	r3, #2
 8008e8e:	60bb      	str	r3, [r7, #8]
 8008e90:	e017      	b.n	8008ec2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	3301      	adds	r3, #1
 8008e96:	60bb      	str	r3, [r7, #8]
 8008e98:	e013      	b.n	8008ec2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	9300      	str	r3, [sp, #0]
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	2180      	movs	r1, #128	; 0x80
 8008ea4:	68f8      	ldr	r0, [r7, #12]
 8008ea6:	f000 f829 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d001      	beq.n	8008eb4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	e01f      	b.n	8008ef4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	60ba      	str	r2, [r7, #8]
 8008eba:	781a      	ldrb	r2, [r3, #0]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d1b7      	bne.n	8008e3c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	9300      	str	r3, [sp, #0]
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	2140      	movs	r1, #64	; 0x40
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f000 f810 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 8008edc:	4603      	mov	r3, r0
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d001      	beq.n	8008ee6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e006      	b.n	8008ef4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	e000      	b.n	8008ef4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008ef2:	2302      	movs	r3, #2
  }
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3718      	adds	r7, #24
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	603b      	str	r3, [r7, #0]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f0c:	e02c      	b.n	8008f68 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f14:	d028      	beq.n	8008f68 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d007      	beq.n	8008f2c <UART_WaitOnFlagUntilTimeout+0x30>
 8008f1c:	f7fa fe74 	bl	8003c08 <HAL_GetTick>
 8008f20:	4602      	mov	r2, r0
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	69ba      	ldr	r2, [r7, #24]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d21d      	bcs.n	8008f68 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68da      	ldr	r2, [r3, #12]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008f3a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	695a      	ldr	r2, [r3, #20]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f022 0201 	bic.w	r2, r2, #1
 8008f4a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2220      	movs	r2, #32
 8008f50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2220      	movs	r2, #32
 8008f58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e00f      	b.n	8008f88 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	4013      	ands	r3, r2
 8008f72:	68ba      	ldr	r2, [r7, #8]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	bf0c      	ite	eq
 8008f78:	2301      	moveq	r3, #1
 8008f7a:	2300      	movne	r3, #0
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	461a      	mov	r2, r3
 8008f80:	79fb      	ldrb	r3, [r7, #7]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d0c3      	beq.n	8008f0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f94:	b085      	sub	sp, #20
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	68da      	ldr	r2, [r3, #12]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	430a      	orrs	r2, r1
 8008fae:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	689a      	ldr	r2, [r3, #8]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	431a      	orrs	r2, r3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	695b      	ldr	r3, [r3, #20]
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	69db      	ldr	r3, [r3, #28]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008fd2:	f023 030c 	bic.w	r3, r3, #12
 8008fd6:	687a      	ldr	r2, [r7, #4]
 8008fd8:	6812      	ldr	r2, [r2, #0]
 8008fda:	68f9      	ldr	r1, [r7, #12]
 8008fdc:	430b      	orrs	r3, r1
 8008fde:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	699a      	ldr	r2, [r3, #24]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	430a      	orrs	r2, r1
 8008ff4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	69db      	ldr	r3, [r3, #28]
 8008ffa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ffe:	f040 818b 	bne.w	8009318 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4ac1      	ldr	r2, [pc, #772]	; (800930c <UART_SetConfig+0x37c>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d005      	beq.n	8009018 <UART_SetConfig+0x88>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4abf      	ldr	r2, [pc, #764]	; (8009310 <UART_SetConfig+0x380>)
 8009012:	4293      	cmp	r3, r2
 8009014:	f040 80bd 	bne.w	8009192 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009018:	f7fe ffca 	bl	8007fb0 <HAL_RCC_GetPCLK2Freq>
 800901c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	461d      	mov	r5, r3
 8009022:	f04f 0600 	mov.w	r6, #0
 8009026:	46a8      	mov	r8, r5
 8009028:	46b1      	mov	r9, r6
 800902a:	eb18 0308 	adds.w	r3, r8, r8
 800902e:	eb49 0409 	adc.w	r4, r9, r9
 8009032:	4698      	mov	r8, r3
 8009034:	46a1      	mov	r9, r4
 8009036:	eb18 0805 	adds.w	r8, r8, r5
 800903a:	eb49 0906 	adc.w	r9, r9, r6
 800903e:	f04f 0100 	mov.w	r1, #0
 8009042:	f04f 0200 	mov.w	r2, #0
 8009046:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800904a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800904e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009052:	4688      	mov	r8, r1
 8009054:	4691      	mov	r9, r2
 8009056:	eb18 0005 	adds.w	r0, r8, r5
 800905a:	eb49 0106 	adc.w	r1, r9, r6
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	461d      	mov	r5, r3
 8009064:	f04f 0600 	mov.w	r6, #0
 8009068:	196b      	adds	r3, r5, r5
 800906a:	eb46 0406 	adc.w	r4, r6, r6
 800906e:	461a      	mov	r2, r3
 8009070:	4623      	mov	r3, r4
 8009072:	f7f7 fdf9 	bl	8000c68 <__aeabi_uldivmod>
 8009076:	4603      	mov	r3, r0
 8009078:	460c      	mov	r4, r1
 800907a:	461a      	mov	r2, r3
 800907c:	4ba5      	ldr	r3, [pc, #660]	; (8009314 <UART_SetConfig+0x384>)
 800907e:	fba3 2302 	umull	r2, r3, r3, r2
 8009082:	095b      	lsrs	r3, r3, #5
 8009084:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	461d      	mov	r5, r3
 800908c:	f04f 0600 	mov.w	r6, #0
 8009090:	46a9      	mov	r9, r5
 8009092:	46b2      	mov	sl, r6
 8009094:	eb19 0309 	adds.w	r3, r9, r9
 8009098:	eb4a 040a 	adc.w	r4, sl, sl
 800909c:	4699      	mov	r9, r3
 800909e:	46a2      	mov	sl, r4
 80090a0:	eb19 0905 	adds.w	r9, r9, r5
 80090a4:	eb4a 0a06 	adc.w	sl, sl, r6
 80090a8:	f04f 0100 	mov.w	r1, #0
 80090ac:	f04f 0200 	mov.w	r2, #0
 80090b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80090b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80090bc:	4689      	mov	r9, r1
 80090be:	4692      	mov	sl, r2
 80090c0:	eb19 0005 	adds.w	r0, r9, r5
 80090c4:	eb4a 0106 	adc.w	r1, sl, r6
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	461d      	mov	r5, r3
 80090ce:	f04f 0600 	mov.w	r6, #0
 80090d2:	196b      	adds	r3, r5, r5
 80090d4:	eb46 0406 	adc.w	r4, r6, r6
 80090d8:	461a      	mov	r2, r3
 80090da:	4623      	mov	r3, r4
 80090dc:	f7f7 fdc4 	bl	8000c68 <__aeabi_uldivmod>
 80090e0:	4603      	mov	r3, r0
 80090e2:	460c      	mov	r4, r1
 80090e4:	461a      	mov	r2, r3
 80090e6:	4b8b      	ldr	r3, [pc, #556]	; (8009314 <UART_SetConfig+0x384>)
 80090e8:	fba3 1302 	umull	r1, r3, r3, r2
 80090ec:	095b      	lsrs	r3, r3, #5
 80090ee:	2164      	movs	r1, #100	; 0x64
 80090f0:	fb01 f303 	mul.w	r3, r1, r3
 80090f4:	1ad3      	subs	r3, r2, r3
 80090f6:	00db      	lsls	r3, r3, #3
 80090f8:	3332      	adds	r3, #50	; 0x32
 80090fa:	4a86      	ldr	r2, [pc, #536]	; (8009314 <UART_SetConfig+0x384>)
 80090fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009100:	095b      	lsrs	r3, r3, #5
 8009102:	005b      	lsls	r3, r3, #1
 8009104:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009108:	4498      	add	r8, r3
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	461d      	mov	r5, r3
 800910e:	f04f 0600 	mov.w	r6, #0
 8009112:	46a9      	mov	r9, r5
 8009114:	46b2      	mov	sl, r6
 8009116:	eb19 0309 	adds.w	r3, r9, r9
 800911a:	eb4a 040a 	adc.w	r4, sl, sl
 800911e:	4699      	mov	r9, r3
 8009120:	46a2      	mov	sl, r4
 8009122:	eb19 0905 	adds.w	r9, r9, r5
 8009126:	eb4a 0a06 	adc.w	sl, sl, r6
 800912a:	f04f 0100 	mov.w	r1, #0
 800912e:	f04f 0200 	mov.w	r2, #0
 8009132:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009136:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800913a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800913e:	4689      	mov	r9, r1
 8009140:	4692      	mov	sl, r2
 8009142:	eb19 0005 	adds.w	r0, r9, r5
 8009146:	eb4a 0106 	adc.w	r1, sl, r6
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	461d      	mov	r5, r3
 8009150:	f04f 0600 	mov.w	r6, #0
 8009154:	196b      	adds	r3, r5, r5
 8009156:	eb46 0406 	adc.w	r4, r6, r6
 800915a:	461a      	mov	r2, r3
 800915c:	4623      	mov	r3, r4
 800915e:	f7f7 fd83 	bl	8000c68 <__aeabi_uldivmod>
 8009162:	4603      	mov	r3, r0
 8009164:	460c      	mov	r4, r1
 8009166:	461a      	mov	r2, r3
 8009168:	4b6a      	ldr	r3, [pc, #424]	; (8009314 <UART_SetConfig+0x384>)
 800916a:	fba3 1302 	umull	r1, r3, r3, r2
 800916e:	095b      	lsrs	r3, r3, #5
 8009170:	2164      	movs	r1, #100	; 0x64
 8009172:	fb01 f303 	mul.w	r3, r1, r3
 8009176:	1ad3      	subs	r3, r2, r3
 8009178:	00db      	lsls	r3, r3, #3
 800917a:	3332      	adds	r3, #50	; 0x32
 800917c:	4a65      	ldr	r2, [pc, #404]	; (8009314 <UART_SetConfig+0x384>)
 800917e:	fba2 2303 	umull	r2, r3, r2, r3
 8009182:	095b      	lsrs	r3, r3, #5
 8009184:	f003 0207 	and.w	r2, r3, #7
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4442      	add	r2, r8
 800918e:	609a      	str	r2, [r3, #8]
 8009190:	e26f      	b.n	8009672 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009192:	f7fe fef9 	bl	8007f88 <HAL_RCC_GetPCLK1Freq>
 8009196:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	461d      	mov	r5, r3
 800919c:	f04f 0600 	mov.w	r6, #0
 80091a0:	46a8      	mov	r8, r5
 80091a2:	46b1      	mov	r9, r6
 80091a4:	eb18 0308 	adds.w	r3, r8, r8
 80091a8:	eb49 0409 	adc.w	r4, r9, r9
 80091ac:	4698      	mov	r8, r3
 80091ae:	46a1      	mov	r9, r4
 80091b0:	eb18 0805 	adds.w	r8, r8, r5
 80091b4:	eb49 0906 	adc.w	r9, r9, r6
 80091b8:	f04f 0100 	mov.w	r1, #0
 80091bc:	f04f 0200 	mov.w	r2, #0
 80091c0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80091c4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80091c8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80091cc:	4688      	mov	r8, r1
 80091ce:	4691      	mov	r9, r2
 80091d0:	eb18 0005 	adds.w	r0, r8, r5
 80091d4:	eb49 0106 	adc.w	r1, r9, r6
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	461d      	mov	r5, r3
 80091de:	f04f 0600 	mov.w	r6, #0
 80091e2:	196b      	adds	r3, r5, r5
 80091e4:	eb46 0406 	adc.w	r4, r6, r6
 80091e8:	461a      	mov	r2, r3
 80091ea:	4623      	mov	r3, r4
 80091ec:	f7f7 fd3c 	bl	8000c68 <__aeabi_uldivmod>
 80091f0:	4603      	mov	r3, r0
 80091f2:	460c      	mov	r4, r1
 80091f4:	461a      	mov	r2, r3
 80091f6:	4b47      	ldr	r3, [pc, #284]	; (8009314 <UART_SetConfig+0x384>)
 80091f8:	fba3 2302 	umull	r2, r3, r3, r2
 80091fc:	095b      	lsrs	r3, r3, #5
 80091fe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	461d      	mov	r5, r3
 8009206:	f04f 0600 	mov.w	r6, #0
 800920a:	46a9      	mov	r9, r5
 800920c:	46b2      	mov	sl, r6
 800920e:	eb19 0309 	adds.w	r3, r9, r9
 8009212:	eb4a 040a 	adc.w	r4, sl, sl
 8009216:	4699      	mov	r9, r3
 8009218:	46a2      	mov	sl, r4
 800921a:	eb19 0905 	adds.w	r9, r9, r5
 800921e:	eb4a 0a06 	adc.w	sl, sl, r6
 8009222:	f04f 0100 	mov.w	r1, #0
 8009226:	f04f 0200 	mov.w	r2, #0
 800922a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800922e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009232:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009236:	4689      	mov	r9, r1
 8009238:	4692      	mov	sl, r2
 800923a:	eb19 0005 	adds.w	r0, r9, r5
 800923e:	eb4a 0106 	adc.w	r1, sl, r6
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	461d      	mov	r5, r3
 8009248:	f04f 0600 	mov.w	r6, #0
 800924c:	196b      	adds	r3, r5, r5
 800924e:	eb46 0406 	adc.w	r4, r6, r6
 8009252:	461a      	mov	r2, r3
 8009254:	4623      	mov	r3, r4
 8009256:	f7f7 fd07 	bl	8000c68 <__aeabi_uldivmod>
 800925a:	4603      	mov	r3, r0
 800925c:	460c      	mov	r4, r1
 800925e:	461a      	mov	r2, r3
 8009260:	4b2c      	ldr	r3, [pc, #176]	; (8009314 <UART_SetConfig+0x384>)
 8009262:	fba3 1302 	umull	r1, r3, r3, r2
 8009266:	095b      	lsrs	r3, r3, #5
 8009268:	2164      	movs	r1, #100	; 0x64
 800926a:	fb01 f303 	mul.w	r3, r1, r3
 800926e:	1ad3      	subs	r3, r2, r3
 8009270:	00db      	lsls	r3, r3, #3
 8009272:	3332      	adds	r3, #50	; 0x32
 8009274:	4a27      	ldr	r2, [pc, #156]	; (8009314 <UART_SetConfig+0x384>)
 8009276:	fba2 2303 	umull	r2, r3, r2, r3
 800927a:	095b      	lsrs	r3, r3, #5
 800927c:	005b      	lsls	r3, r3, #1
 800927e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009282:	4498      	add	r8, r3
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	461d      	mov	r5, r3
 8009288:	f04f 0600 	mov.w	r6, #0
 800928c:	46a9      	mov	r9, r5
 800928e:	46b2      	mov	sl, r6
 8009290:	eb19 0309 	adds.w	r3, r9, r9
 8009294:	eb4a 040a 	adc.w	r4, sl, sl
 8009298:	4699      	mov	r9, r3
 800929a:	46a2      	mov	sl, r4
 800929c:	eb19 0905 	adds.w	r9, r9, r5
 80092a0:	eb4a 0a06 	adc.w	sl, sl, r6
 80092a4:	f04f 0100 	mov.w	r1, #0
 80092a8:	f04f 0200 	mov.w	r2, #0
 80092ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80092b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80092b8:	4689      	mov	r9, r1
 80092ba:	4692      	mov	sl, r2
 80092bc:	eb19 0005 	adds.w	r0, r9, r5
 80092c0:	eb4a 0106 	adc.w	r1, sl, r6
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	461d      	mov	r5, r3
 80092ca:	f04f 0600 	mov.w	r6, #0
 80092ce:	196b      	adds	r3, r5, r5
 80092d0:	eb46 0406 	adc.w	r4, r6, r6
 80092d4:	461a      	mov	r2, r3
 80092d6:	4623      	mov	r3, r4
 80092d8:	f7f7 fcc6 	bl	8000c68 <__aeabi_uldivmod>
 80092dc:	4603      	mov	r3, r0
 80092de:	460c      	mov	r4, r1
 80092e0:	461a      	mov	r2, r3
 80092e2:	4b0c      	ldr	r3, [pc, #48]	; (8009314 <UART_SetConfig+0x384>)
 80092e4:	fba3 1302 	umull	r1, r3, r3, r2
 80092e8:	095b      	lsrs	r3, r3, #5
 80092ea:	2164      	movs	r1, #100	; 0x64
 80092ec:	fb01 f303 	mul.w	r3, r1, r3
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	3332      	adds	r3, #50	; 0x32
 80092f6:	4a07      	ldr	r2, [pc, #28]	; (8009314 <UART_SetConfig+0x384>)
 80092f8:	fba2 2303 	umull	r2, r3, r2, r3
 80092fc:	095b      	lsrs	r3, r3, #5
 80092fe:	f003 0207 	and.w	r2, r3, #7
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4442      	add	r2, r8
 8009308:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800930a:	e1b2      	b.n	8009672 <UART_SetConfig+0x6e2>
 800930c:	40011000 	.word	0x40011000
 8009310:	40011400 	.word	0x40011400
 8009314:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4ad7      	ldr	r2, [pc, #860]	; (800967c <UART_SetConfig+0x6ec>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d005      	beq.n	800932e <UART_SetConfig+0x39e>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4ad6      	ldr	r2, [pc, #856]	; (8009680 <UART_SetConfig+0x6f0>)
 8009328:	4293      	cmp	r3, r2
 800932a:	f040 80d1 	bne.w	80094d0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800932e:	f7fe fe3f 	bl	8007fb0 <HAL_RCC_GetPCLK2Freq>
 8009332:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	469a      	mov	sl, r3
 8009338:	f04f 0b00 	mov.w	fp, #0
 800933c:	46d0      	mov	r8, sl
 800933e:	46d9      	mov	r9, fp
 8009340:	eb18 0308 	adds.w	r3, r8, r8
 8009344:	eb49 0409 	adc.w	r4, r9, r9
 8009348:	4698      	mov	r8, r3
 800934a:	46a1      	mov	r9, r4
 800934c:	eb18 080a 	adds.w	r8, r8, sl
 8009350:	eb49 090b 	adc.w	r9, r9, fp
 8009354:	f04f 0100 	mov.w	r1, #0
 8009358:	f04f 0200 	mov.w	r2, #0
 800935c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009360:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009364:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009368:	4688      	mov	r8, r1
 800936a:	4691      	mov	r9, r2
 800936c:	eb1a 0508 	adds.w	r5, sl, r8
 8009370:	eb4b 0609 	adc.w	r6, fp, r9
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	4619      	mov	r1, r3
 800937a:	f04f 0200 	mov.w	r2, #0
 800937e:	f04f 0300 	mov.w	r3, #0
 8009382:	f04f 0400 	mov.w	r4, #0
 8009386:	0094      	lsls	r4, r2, #2
 8009388:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800938c:	008b      	lsls	r3, r1, #2
 800938e:	461a      	mov	r2, r3
 8009390:	4623      	mov	r3, r4
 8009392:	4628      	mov	r0, r5
 8009394:	4631      	mov	r1, r6
 8009396:	f7f7 fc67 	bl	8000c68 <__aeabi_uldivmod>
 800939a:	4603      	mov	r3, r0
 800939c:	460c      	mov	r4, r1
 800939e:	461a      	mov	r2, r3
 80093a0:	4bb8      	ldr	r3, [pc, #736]	; (8009684 <UART_SetConfig+0x6f4>)
 80093a2:	fba3 2302 	umull	r2, r3, r3, r2
 80093a6:	095b      	lsrs	r3, r3, #5
 80093a8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	469b      	mov	fp, r3
 80093b0:	f04f 0c00 	mov.w	ip, #0
 80093b4:	46d9      	mov	r9, fp
 80093b6:	46e2      	mov	sl, ip
 80093b8:	eb19 0309 	adds.w	r3, r9, r9
 80093bc:	eb4a 040a 	adc.w	r4, sl, sl
 80093c0:	4699      	mov	r9, r3
 80093c2:	46a2      	mov	sl, r4
 80093c4:	eb19 090b 	adds.w	r9, r9, fp
 80093c8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80093cc:	f04f 0100 	mov.w	r1, #0
 80093d0:	f04f 0200 	mov.w	r2, #0
 80093d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80093d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80093dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80093e0:	4689      	mov	r9, r1
 80093e2:	4692      	mov	sl, r2
 80093e4:	eb1b 0509 	adds.w	r5, fp, r9
 80093e8:	eb4c 060a 	adc.w	r6, ip, sl
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	4619      	mov	r1, r3
 80093f2:	f04f 0200 	mov.w	r2, #0
 80093f6:	f04f 0300 	mov.w	r3, #0
 80093fa:	f04f 0400 	mov.w	r4, #0
 80093fe:	0094      	lsls	r4, r2, #2
 8009400:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009404:	008b      	lsls	r3, r1, #2
 8009406:	461a      	mov	r2, r3
 8009408:	4623      	mov	r3, r4
 800940a:	4628      	mov	r0, r5
 800940c:	4631      	mov	r1, r6
 800940e:	f7f7 fc2b 	bl	8000c68 <__aeabi_uldivmod>
 8009412:	4603      	mov	r3, r0
 8009414:	460c      	mov	r4, r1
 8009416:	461a      	mov	r2, r3
 8009418:	4b9a      	ldr	r3, [pc, #616]	; (8009684 <UART_SetConfig+0x6f4>)
 800941a:	fba3 1302 	umull	r1, r3, r3, r2
 800941e:	095b      	lsrs	r3, r3, #5
 8009420:	2164      	movs	r1, #100	; 0x64
 8009422:	fb01 f303 	mul.w	r3, r1, r3
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	011b      	lsls	r3, r3, #4
 800942a:	3332      	adds	r3, #50	; 0x32
 800942c:	4a95      	ldr	r2, [pc, #596]	; (8009684 <UART_SetConfig+0x6f4>)
 800942e:	fba2 2303 	umull	r2, r3, r2, r3
 8009432:	095b      	lsrs	r3, r3, #5
 8009434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009438:	4498      	add	r8, r3
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	469b      	mov	fp, r3
 800943e:	f04f 0c00 	mov.w	ip, #0
 8009442:	46d9      	mov	r9, fp
 8009444:	46e2      	mov	sl, ip
 8009446:	eb19 0309 	adds.w	r3, r9, r9
 800944a:	eb4a 040a 	adc.w	r4, sl, sl
 800944e:	4699      	mov	r9, r3
 8009450:	46a2      	mov	sl, r4
 8009452:	eb19 090b 	adds.w	r9, r9, fp
 8009456:	eb4a 0a0c 	adc.w	sl, sl, ip
 800945a:	f04f 0100 	mov.w	r1, #0
 800945e:	f04f 0200 	mov.w	r2, #0
 8009462:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009466:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800946a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800946e:	4689      	mov	r9, r1
 8009470:	4692      	mov	sl, r2
 8009472:	eb1b 0509 	adds.w	r5, fp, r9
 8009476:	eb4c 060a 	adc.w	r6, ip, sl
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	4619      	mov	r1, r3
 8009480:	f04f 0200 	mov.w	r2, #0
 8009484:	f04f 0300 	mov.w	r3, #0
 8009488:	f04f 0400 	mov.w	r4, #0
 800948c:	0094      	lsls	r4, r2, #2
 800948e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009492:	008b      	lsls	r3, r1, #2
 8009494:	461a      	mov	r2, r3
 8009496:	4623      	mov	r3, r4
 8009498:	4628      	mov	r0, r5
 800949a:	4631      	mov	r1, r6
 800949c:	f7f7 fbe4 	bl	8000c68 <__aeabi_uldivmod>
 80094a0:	4603      	mov	r3, r0
 80094a2:	460c      	mov	r4, r1
 80094a4:	461a      	mov	r2, r3
 80094a6:	4b77      	ldr	r3, [pc, #476]	; (8009684 <UART_SetConfig+0x6f4>)
 80094a8:	fba3 1302 	umull	r1, r3, r3, r2
 80094ac:	095b      	lsrs	r3, r3, #5
 80094ae:	2164      	movs	r1, #100	; 0x64
 80094b0:	fb01 f303 	mul.w	r3, r1, r3
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	011b      	lsls	r3, r3, #4
 80094b8:	3332      	adds	r3, #50	; 0x32
 80094ba:	4a72      	ldr	r2, [pc, #456]	; (8009684 <UART_SetConfig+0x6f4>)
 80094bc:	fba2 2303 	umull	r2, r3, r2, r3
 80094c0:	095b      	lsrs	r3, r3, #5
 80094c2:	f003 020f 	and.w	r2, r3, #15
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4442      	add	r2, r8
 80094cc:	609a      	str	r2, [r3, #8]
 80094ce:	e0d0      	b.n	8009672 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80094d0:	f7fe fd5a 	bl	8007f88 <HAL_RCC_GetPCLK1Freq>
 80094d4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	469a      	mov	sl, r3
 80094da:	f04f 0b00 	mov.w	fp, #0
 80094de:	46d0      	mov	r8, sl
 80094e0:	46d9      	mov	r9, fp
 80094e2:	eb18 0308 	adds.w	r3, r8, r8
 80094e6:	eb49 0409 	adc.w	r4, r9, r9
 80094ea:	4698      	mov	r8, r3
 80094ec:	46a1      	mov	r9, r4
 80094ee:	eb18 080a 	adds.w	r8, r8, sl
 80094f2:	eb49 090b 	adc.w	r9, r9, fp
 80094f6:	f04f 0100 	mov.w	r1, #0
 80094fa:	f04f 0200 	mov.w	r2, #0
 80094fe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009502:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009506:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800950a:	4688      	mov	r8, r1
 800950c:	4691      	mov	r9, r2
 800950e:	eb1a 0508 	adds.w	r5, sl, r8
 8009512:	eb4b 0609 	adc.w	r6, fp, r9
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	4619      	mov	r1, r3
 800951c:	f04f 0200 	mov.w	r2, #0
 8009520:	f04f 0300 	mov.w	r3, #0
 8009524:	f04f 0400 	mov.w	r4, #0
 8009528:	0094      	lsls	r4, r2, #2
 800952a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800952e:	008b      	lsls	r3, r1, #2
 8009530:	461a      	mov	r2, r3
 8009532:	4623      	mov	r3, r4
 8009534:	4628      	mov	r0, r5
 8009536:	4631      	mov	r1, r6
 8009538:	f7f7 fb96 	bl	8000c68 <__aeabi_uldivmod>
 800953c:	4603      	mov	r3, r0
 800953e:	460c      	mov	r4, r1
 8009540:	461a      	mov	r2, r3
 8009542:	4b50      	ldr	r3, [pc, #320]	; (8009684 <UART_SetConfig+0x6f4>)
 8009544:	fba3 2302 	umull	r2, r3, r3, r2
 8009548:	095b      	lsrs	r3, r3, #5
 800954a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	469b      	mov	fp, r3
 8009552:	f04f 0c00 	mov.w	ip, #0
 8009556:	46d9      	mov	r9, fp
 8009558:	46e2      	mov	sl, ip
 800955a:	eb19 0309 	adds.w	r3, r9, r9
 800955e:	eb4a 040a 	adc.w	r4, sl, sl
 8009562:	4699      	mov	r9, r3
 8009564:	46a2      	mov	sl, r4
 8009566:	eb19 090b 	adds.w	r9, r9, fp
 800956a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800956e:	f04f 0100 	mov.w	r1, #0
 8009572:	f04f 0200 	mov.w	r2, #0
 8009576:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800957a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800957e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009582:	4689      	mov	r9, r1
 8009584:	4692      	mov	sl, r2
 8009586:	eb1b 0509 	adds.w	r5, fp, r9
 800958a:	eb4c 060a 	adc.w	r6, ip, sl
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	4619      	mov	r1, r3
 8009594:	f04f 0200 	mov.w	r2, #0
 8009598:	f04f 0300 	mov.w	r3, #0
 800959c:	f04f 0400 	mov.w	r4, #0
 80095a0:	0094      	lsls	r4, r2, #2
 80095a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80095a6:	008b      	lsls	r3, r1, #2
 80095a8:	461a      	mov	r2, r3
 80095aa:	4623      	mov	r3, r4
 80095ac:	4628      	mov	r0, r5
 80095ae:	4631      	mov	r1, r6
 80095b0:	f7f7 fb5a 	bl	8000c68 <__aeabi_uldivmod>
 80095b4:	4603      	mov	r3, r0
 80095b6:	460c      	mov	r4, r1
 80095b8:	461a      	mov	r2, r3
 80095ba:	4b32      	ldr	r3, [pc, #200]	; (8009684 <UART_SetConfig+0x6f4>)
 80095bc:	fba3 1302 	umull	r1, r3, r3, r2
 80095c0:	095b      	lsrs	r3, r3, #5
 80095c2:	2164      	movs	r1, #100	; 0x64
 80095c4:	fb01 f303 	mul.w	r3, r1, r3
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	3332      	adds	r3, #50	; 0x32
 80095ce:	4a2d      	ldr	r2, [pc, #180]	; (8009684 <UART_SetConfig+0x6f4>)
 80095d0:	fba2 2303 	umull	r2, r3, r2, r3
 80095d4:	095b      	lsrs	r3, r3, #5
 80095d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80095da:	4498      	add	r8, r3
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	469b      	mov	fp, r3
 80095e0:	f04f 0c00 	mov.w	ip, #0
 80095e4:	46d9      	mov	r9, fp
 80095e6:	46e2      	mov	sl, ip
 80095e8:	eb19 0309 	adds.w	r3, r9, r9
 80095ec:	eb4a 040a 	adc.w	r4, sl, sl
 80095f0:	4699      	mov	r9, r3
 80095f2:	46a2      	mov	sl, r4
 80095f4:	eb19 090b 	adds.w	r9, r9, fp
 80095f8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80095fc:	f04f 0100 	mov.w	r1, #0
 8009600:	f04f 0200 	mov.w	r2, #0
 8009604:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009608:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800960c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009610:	4689      	mov	r9, r1
 8009612:	4692      	mov	sl, r2
 8009614:	eb1b 0509 	adds.w	r5, fp, r9
 8009618:	eb4c 060a 	adc.w	r6, ip, sl
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	4619      	mov	r1, r3
 8009622:	f04f 0200 	mov.w	r2, #0
 8009626:	f04f 0300 	mov.w	r3, #0
 800962a:	f04f 0400 	mov.w	r4, #0
 800962e:	0094      	lsls	r4, r2, #2
 8009630:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009634:	008b      	lsls	r3, r1, #2
 8009636:	461a      	mov	r2, r3
 8009638:	4623      	mov	r3, r4
 800963a:	4628      	mov	r0, r5
 800963c:	4631      	mov	r1, r6
 800963e:	f7f7 fb13 	bl	8000c68 <__aeabi_uldivmod>
 8009642:	4603      	mov	r3, r0
 8009644:	460c      	mov	r4, r1
 8009646:	461a      	mov	r2, r3
 8009648:	4b0e      	ldr	r3, [pc, #56]	; (8009684 <UART_SetConfig+0x6f4>)
 800964a:	fba3 1302 	umull	r1, r3, r3, r2
 800964e:	095b      	lsrs	r3, r3, #5
 8009650:	2164      	movs	r1, #100	; 0x64
 8009652:	fb01 f303 	mul.w	r3, r1, r3
 8009656:	1ad3      	subs	r3, r2, r3
 8009658:	011b      	lsls	r3, r3, #4
 800965a:	3332      	adds	r3, #50	; 0x32
 800965c:	4a09      	ldr	r2, [pc, #36]	; (8009684 <UART_SetConfig+0x6f4>)
 800965e:	fba2 2303 	umull	r2, r3, r2, r3
 8009662:	095b      	lsrs	r3, r3, #5
 8009664:	f003 020f 	and.w	r2, r3, #15
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	4442      	add	r2, r8
 800966e:	609a      	str	r2, [r3, #8]
}
 8009670:	e7ff      	b.n	8009672 <UART_SetConfig+0x6e2>
 8009672:	bf00      	nop
 8009674:	3714      	adds	r7, #20
 8009676:	46bd      	mov	sp, r7
 8009678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967c:	40011000 	.word	0x40011000
 8009680:	40011400 	.word	0x40011400
 8009684:	51eb851f 	.word	0x51eb851f

08009688 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009688:	b084      	sub	sp, #16
 800968a:	b580      	push	{r7, lr}
 800968c:	b084      	sub	sp, #16
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
 8009692:	f107 001c 	add.w	r0, r7, #28
 8009696:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800969a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800969c:	2b01      	cmp	r3, #1
 800969e:	d122      	bne.n	80096e6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	68db      	ldr	r3, [r3, #12]
 80096b0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80096b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80096c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d105      	bne.n	80096da <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 fa4e 	bl	8009b7c <USB_CoreReset>
 80096e0:	4603      	mov	r3, r0
 80096e2:	73fb      	strb	r3, [r7, #15]
 80096e4:	e01a      	b.n	800971c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 fa42 	bl	8009b7c <USB_CoreReset>
 80096f8:	4603      	mov	r3, r0
 80096fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80096fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d106      	bne.n	8009710 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009706:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	639a      	str	r2, [r3, #56]	; 0x38
 800970e:	e005      	b.n	800971c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009714:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800971c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971e:	2b01      	cmp	r3, #1
 8009720:	d10b      	bne.n	800973a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f043 0206 	orr.w	r2, r3, #6
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	f043 0220 	orr.w	r2, r3, #32
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800973a:	7bfb      	ldrb	r3, [r7, #15]
}
 800973c:	4618      	mov	r0, r3
 800973e:	3710      	adds	r7, #16
 8009740:	46bd      	mov	sp, r7
 8009742:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009746:	b004      	add	sp, #16
 8009748:	4770      	bx	lr

0800974a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800974a:	b480      	push	{r7}
 800974c:	b083      	sub	sp, #12
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	f023 0201 	bic.w	r2, r3, #1
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	4618      	mov	r0, r3
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009784:	78fb      	ldrb	r3, [r7, #3]
 8009786:	2b01      	cmp	r3, #1
 8009788:	d106      	bne.n	8009798 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	68db      	ldr	r3, [r3, #12]
 800978e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	60da      	str	r2, [r3, #12]
 8009796:	e00b      	b.n	80097b0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009798:	78fb      	ldrb	r3, [r7, #3]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d106      	bne.n	80097ac <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68db      	ldr	r3, [r3, #12]
 80097a2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	60da      	str	r2, [r3, #12]
 80097aa:	e001      	b.n	80097b0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	e003      	b.n	80097b8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80097b0:	2032      	movs	r0, #50	; 0x32
 80097b2:	f7fa fa35 	bl	8003c20 <HAL_Delay>

  return HAL_OK;
 80097b6:	2300      	movs	r3, #0
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3708      	adds	r7, #8
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80097c0:	b084      	sub	sp, #16
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b086      	sub	sp, #24
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
 80097ca:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80097ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80097d2:	2300      	movs	r3, #0
 80097d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80097da:	2300      	movs	r3, #0
 80097dc:	613b      	str	r3, [r7, #16]
 80097de:	e009      	b.n	80097f4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	3340      	adds	r3, #64	; 0x40
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	4413      	add	r3, r2
 80097ea:	2200      	movs	r2, #0
 80097ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	3301      	adds	r3, #1
 80097f2:	613b      	str	r3, [r7, #16]
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	2b0e      	cmp	r3, #14
 80097f8:	d9f2      	bls.n	80097e0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80097fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d11c      	bne.n	800983a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800980e:	f043 0302 	orr.w	r3, r3, #2
 8009812:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009818:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009824:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009830:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	639a      	str	r2, [r3, #56]	; 0x38
 8009838:	e00b      	b.n	8009852 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800983e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800984a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009858:	461a      	mov	r2, r3
 800985a:	2300      	movs	r3, #0
 800985c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009864:	4619      	mov	r1, r3
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800986c:	461a      	mov	r2, r3
 800986e:	680b      	ldr	r3, [r1, #0]
 8009870:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009874:	2b01      	cmp	r3, #1
 8009876:	d10c      	bne.n	8009892 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800987a:	2b00      	cmp	r3, #0
 800987c:	d104      	bne.n	8009888 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800987e:	2100      	movs	r1, #0
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 f949 	bl	8009b18 <USB_SetDevSpeed>
 8009886:	e008      	b.n	800989a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009888:	2101      	movs	r1, #1
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f000 f944 	bl	8009b18 <USB_SetDevSpeed>
 8009890:	e003      	b.n	800989a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009892:	2103      	movs	r1, #3
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 f93f 	bl	8009b18 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800989a:	2110      	movs	r1, #16
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f8f3 	bl	8009a88 <USB_FlushTxFifo>
 80098a2:	4603      	mov	r3, r0
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d001      	beq.n	80098ac <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80098a8:	2301      	movs	r3, #1
 80098aa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 f911 	bl	8009ad4 <USB_FlushRxFifo>
 80098b2:	4603      	mov	r3, r0
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d001      	beq.n	80098bc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098c2:	461a      	mov	r2, r3
 80098c4:	2300      	movs	r3, #0
 80098c6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ce:	461a      	mov	r2, r3
 80098d0:	2300      	movs	r3, #0
 80098d2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098da:	461a      	mov	r2, r3
 80098dc:	2300      	movs	r3, #0
 80098de:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098e0:	2300      	movs	r3, #0
 80098e2:	613b      	str	r3, [r7, #16]
 80098e4:	e043      	b.n	800996e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	015a      	lsls	r2, r3, #5
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	4413      	add	r3, r2
 80098ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098fc:	d118      	bne.n	8009930 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10a      	bne.n	800991a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	015a      	lsls	r2, r3, #5
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	4413      	add	r3, r2
 800990c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009910:	461a      	mov	r2, r3
 8009912:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009916:	6013      	str	r3, [r2, #0]
 8009918:	e013      	b.n	8009942 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	015a      	lsls	r2, r3, #5
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	4413      	add	r3, r2
 8009922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009926:	461a      	mov	r2, r3
 8009928:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	e008      	b.n	8009942 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	015a      	lsls	r2, r3, #5
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	4413      	add	r3, r2
 8009938:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800993c:	461a      	mov	r2, r3
 800993e:	2300      	movs	r3, #0
 8009940:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	015a      	lsls	r2, r3, #5
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	4413      	add	r3, r2
 800994a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800994e:	461a      	mov	r2, r3
 8009950:	2300      	movs	r3, #0
 8009952:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	015a      	lsls	r2, r3, #5
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	4413      	add	r3, r2
 800995c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009960:	461a      	mov	r2, r3
 8009962:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009966:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	3301      	adds	r3, #1
 800996c:	613b      	str	r3, [r7, #16]
 800996e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009970:	693a      	ldr	r2, [r7, #16]
 8009972:	429a      	cmp	r2, r3
 8009974:	d3b7      	bcc.n	80098e6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009976:	2300      	movs	r3, #0
 8009978:	613b      	str	r3, [r7, #16]
 800997a:	e043      	b.n	8009a04 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	015a      	lsls	r2, r3, #5
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	4413      	add	r3, r2
 8009984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800998e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009992:	d118      	bne.n	80099c6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d10a      	bne.n	80099b0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	015a      	lsls	r2, r3, #5
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	4413      	add	r3, r2
 80099a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099a6:	461a      	mov	r2, r3
 80099a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80099ac:	6013      	str	r3, [r2, #0]
 80099ae:	e013      	b.n	80099d8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099bc:	461a      	mov	r2, r3
 80099be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80099c2:	6013      	str	r3, [r2, #0]
 80099c4:	e008      	b.n	80099d8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	015a      	lsls	r2, r3, #5
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	4413      	add	r3, r2
 80099ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099d2:	461a      	mov	r2, r3
 80099d4:	2300      	movs	r3, #0
 80099d6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	015a      	lsls	r2, r3, #5
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	4413      	add	r3, r2
 80099e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099e4:	461a      	mov	r2, r3
 80099e6:	2300      	movs	r3, #0
 80099e8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	015a      	lsls	r2, r3, #5
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	4413      	add	r3, r2
 80099f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099f6:	461a      	mov	r2, r3
 80099f8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80099fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	3301      	adds	r3, #1
 8009a02:	613b      	str	r3, [r7, #16]
 8009a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d3b7      	bcc.n	800997c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a12:	691b      	ldr	r3, [r3, #16]
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a1e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009a2c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d105      	bne.n	8009a40 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	699b      	ldr	r3, [r3, #24]
 8009a38:	f043 0210 	orr.w	r2, r3, #16
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	699a      	ldr	r2, [r3, #24]
 8009a44:	4b0f      	ldr	r3, [pc, #60]	; (8009a84 <USB_DevInit+0x2c4>)
 8009a46:	4313      	orrs	r3, r2
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d005      	beq.n	8009a5e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	699b      	ldr	r3, [r3, #24]
 8009a56:	f043 0208 	orr.w	r2, r3, #8
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d107      	bne.n	8009a74 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	699b      	ldr	r3, [r3, #24]
 8009a68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009a6c:	f043 0304 	orr.w	r3, r3, #4
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3718      	adds	r7, #24
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a80:	b004      	add	sp, #16
 8009a82:	4770      	bx	lr
 8009a84:	803c3800 	.word	0x803c3800

08009a88 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b085      	sub	sp, #20
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009a92:	2300      	movs	r3, #0
 8009a94:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	019b      	lsls	r3, r3, #6
 8009a9a:	f043 0220 	orr.w	r2, r3, #32
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	3301      	adds	r3, #1
 8009aa6:	60fb      	str	r3, [r7, #12]
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	4a09      	ldr	r2, [pc, #36]	; (8009ad0 <USB_FlushTxFifo+0x48>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d901      	bls.n	8009ab4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009ab0:	2303      	movs	r3, #3
 8009ab2:	e006      	b.n	8009ac2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	691b      	ldr	r3, [r3, #16]
 8009ab8:	f003 0320 	and.w	r3, r3, #32
 8009abc:	2b20      	cmp	r3, #32
 8009abe:	d0f0      	beq.n	8009aa2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3714      	adds	r7, #20
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	00030d40 	.word	0x00030d40

08009ad4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b085      	sub	sp, #20
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009adc:	2300      	movs	r3, #0
 8009ade:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2210      	movs	r2, #16
 8009ae4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	3301      	adds	r3, #1
 8009aea:	60fb      	str	r3, [r7, #12]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	4a09      	ldr	r2, [pc, #36]	; (8009b14 <USB_FlushRxFifo+0x40>)
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d901      	bls.n	8009af8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009af4:	2303      	movs	r3, #3
 8009af6:	e006      	b.n	8009b06 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	f003 0310 	and.w	r3, r3, #16
 8009b00:	2b10      	cmp	r3, #16
 8009b02:	d0f0      	beq.n	8009ae6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3714      	adds	r7, #20
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr
 8009b12:	bf00      	nop
 8009b14:	00030d40 	.word	0x00030d40

08009b18 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b085      	sub	sp, #20
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	460b      	mov	r3, r1
 8009b22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	78fb      	ldrb	r3, [r7, #3]
 8009b32:	68f9      	ldr	r1, [r7, #12]
 8009b34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr

08009b4a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b084      	sub	sp, #16
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b64:	f043 0302 	orr.w	r3, r3, #2
 8009b68:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009b6a:	2003      	movs	r0, #3
 8009b6c:	f7fa f858 	bl	8003c20 <HAL_Delay>

  return HAL_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3710      	adds	r7, #16
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
	...

08009b7c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009b84:	2300      	movs	r3, #0
 8009b86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	60fb      	str	r3, [r7, #12]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	4a13      	ldr	r2, [pc, #76]	; (8009be0 <USB_CoreReset+0x64>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d901      	bls.n	8009b9a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009b96:	2303      	movs	r3, #3
 8009b98:	e01b      	b.n	8009bd2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	691b      	ldr	r3, [r3, #16]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	daf2      	bge.n	8009b88 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	f043 0201 	orr.w	r2, r3, #1
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	60fb      	str	r3, [r7, #12]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	4a09      	ldr	r2, [pc, #36]	; (8009be0 <USB_CoreReset+0x64>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d901      	bls.n	8009bc4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e006      	b.n	8009bd2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	691b      	ldr	r3, [r3, #16]
 8009bc8:	f003 0301 	and.w	r3, r3, #1
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d0f0      	beq.n	8009bb2 <USB_CoreReset+0x36>

  return HAL_OK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3714      	adds	r7, #20
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr
 8009bde:	bf00      	nop
 8009be0:	00030d40 	.word	0x00030d40

08009be4 <atanf>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	ee10 5a10 	vmov	r5, s0
 8009bea:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8009bee:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8009bf2:	eef0 7a40 	vmov.f32	s15, s0
 8009bf6:	db10      	blt.n	8009c1a <atanf+0x36>
 8009bf8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8009bfc:	dd04      	ble.n	8009c08 <atanf+0x24>
 8009bfe:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009c02:	eeb0 0a67 	vmov.f32	s0, s15
 8009c06:	bd38      	pop	{r3, r4, r5, pc}
 8009c08:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8009d40 <atanf+0x15c>
 8009c0c:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8009d44 <atanf+0x160>
 8009c10:	2d00      	cmp	r5, #0
 8009c12:	bfd8      	it	le
 8009c14:	eef0 7a47 	vmovle.f32	s15, s14
 8009c18:	e7f3      	b.n	8009c02 <atanf+0x1e>
 8009c1a:	4b4b      	ldr	r3, [pc, #300]	; (8009d48 <atanf+0x164>)
 8009c1c:	429c      	cmp	r4, r3
 8009c1e:	dc10      	bgt.n	8009c42 <atanf+0x5e>
 8009c20:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8009c24:	da0a      	bge.n	8009c3c <atanf+0x58>
 8009c26:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8009d4c <atanf+0x168>
 8009c2a:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009c2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009c32:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c3a:	dce2      	bgt.n	8009c02 <atanf+0x1e>
 8009c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c40:	e013      	b.n	8009c6a <atanf+0x86>
 8009c42:	f000 f8a3 	bl	8009d8c <fabsf>
 8009c46:	4b42      	ldr	r3, [pc, #264]	; (8009d50 <atanf+0x16c>)
 8009c48:	429c      	cmp	r4, r3
 8009c4a:	dc4f      	bgt.n	8009cec <atanf+0x108>
 8009c4c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8009c50:	429c      	cmp	r4, r3
 8009c52:	dc41      	bgt.n	8009cd8 <atanf+0xf4>
 8009c54:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8009c58:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8009c5c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009c60:	2300      	movs	r3, #0
 8009c62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c66:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009c6a:	1c5a      	adds	r2, r3, #1
 8009c6c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009c70:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8009d54 <atanf+0x170>
 8009c74:	eddf 5a38 	vldr	s11, [pc, #224]	; 8009d58 <atanf+0x174>
 8009c78:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8009d5c <atanf+0x178>
 8009c7c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009c80:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009c84:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8009d60 <atanf+0x17c>
 8009c88:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009c8c:	eddf 5a35 	vldr	s11, [pc, #212]	; 8009d64 <atanf+0x180>
 8009c90:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009c94:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8009d68 <atanf+0x184>
 8009c98:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009c9c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8009d6c <atanf+0x188>
 8009ca0:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009ca4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8009d70 <atanf+0x18c>
 8009ca8:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009cac:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8009d74 <atanf+0x190>
 8009cb0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009cb4:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8009d78 <atanf+0x194>
 8009cb8:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009cbc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8009d7c <atanf+0x198>
 8009cc0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009cc4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009cc8:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009ccc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009cd0:	d121      	bne.n	8009d16 <atanf+0x132>
 8009cd2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009cd6:	e794      	b.n	8009c02 <atanf+0x1e>
 8009cd8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009cdc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009ce0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009cea:	e7be      	b.n	8009c6a <atanf+0x86>
 8009cec:	4b24      	ldr	r3, [pc, #144]	; (8009d80 <atanf+0x19c>)
 8009cee:	429c      	cmp	r4, r3
 8009cf0:	dc0b      	bgt.n	8009d0a <atanf+0x126>
 8009cf2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8009cf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009cfa:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009cfe:	2302      	movs	r3, #2
 8009d00:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d08:	e7af      	b.n	8009c6a <atanf+0x86>
 8009d0a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8009d0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009d12:	2303      	movs	r3, #3
 8009d14:	e7a9      	b.n	8009c6a <atanf+0x86>
 8009d16:	4a1b      	ldr	r2, [pc, #108]	; (8009d84 <atanf+0x1a0>)
 8009d18:	491b      	ldr	r1, [pc, #108]	; (8009d88 <atanf+0x1a4>)
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	441a      	add	r2, r3
 8009d1e:	440b      	add	r3, r1
 8009d20:	edd3 6a00 	vldr	s13, [r3]
 8009d24:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009d28:	2d00      	cmp	r5, #0
 8009d2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d2e:	ed92 7a00 	vldr	s14, [r2]
 8009d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d36:	bfb8      	it	lt
 8009d38:	eef1 7a67 	vneglt.f32	s15, s15
 8009d3c:	e761      	b.n	8009c02 <atanf+0x1e>
 8009d3e:	bf00      	nop
 8009d40:	bfc90fdb 	.word	0xbfc90fdb
 8009d44:	3fc90fdb 	.word	0x3fc90fdb
 8009d48:	3edfffff 	.word	0x3edfffff
 8009d4c:	7149f2ca 	.word	0x7149f2ca
 8009d50:	3f97ffff 	.word	0x3f97ffff
 8009d54:	3c8569d7 	.word	0x3c8569d7
 8009d58:	3d4bda59 	.word	0x3d4bda59
 8009d5c:	bd6ef16b 	.word	0xbd6ef16b
 8009d60:	3d886b35 	.word	0x3d886b35
 8009d64:	3dba2e6e 	.word	0x3dba2e6e
 8009d68:	3e124925 	.word	0x3e124925
 8009d6c:	3eaaaaab 	.word	0x3eaaaaab
 8009d70:	bd15a221 	.word	0xbd15a221
 8009d74:	bd9d8795 	.word	0xbd9d8795
 8009d78:	bde38e38 	.word	0xbde38e38
 8009d7c:	be4ccccd 	.word	0xbe4ccccd
 8009d80:	401bffff 	.word	0x401bffff
 8009d84:	0800c804 	.word	0x0800c804
 8009d88:	0800c814 	.word	0x0800c814

08009d8c <fabsf>:
 8009d8c:	ee10 3a10 	vmov	r3, s0
 8009d90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d94:	ee00 3a10 	vmov	s0, r3
 8009d98:	4770      	bx	lr
	...

08009d9c <roundf>:
 8009d9c:	ee10 0a10 	vmov	r0, s0
 8009da0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009da4:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8009da8:	2a16      	cmp	r2, #22
 8009daa:	dc15      	bgt.n	8009dd8 <roundf+0x3c>
 8009dac:	2a00      	cmp	r2, #0
 8009dae:	da08      	bge.n	8009dc2 <roundf+0x26>
 8009db0:	3201      	adds	r2, #1
 8009db2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009db6:	d101      	bne.n	8009dbc <roundf+0x20>
 8009db8:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8009dbc:	ee00 3a10 	vmov	s0, r3
 8009dc0:	4770      	bx	lr
 8009dc2:	4908      	ldr	r1, [pc, #32]	; (8009de4 <roundf+0x48>)
 8009dc4:	4111      	asrs	r1, r2
 8009dc6:	4208      	tst	r0, r1
 8009dc8:	d0fa      	beq.n	8009dc0 <roundf+0x24>
 8009dca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009dce:	4113      	asrs	r3, r2
 8009dd0:	4403      	add	r3, r0
 8009dd2:	ea23 0301 	bic.w	r3, r3, r1
 8009dd6:	e7f1      	b.n	8009dbc <roundf+0x20>
 8009dd8:	2a80      	cmp	r2, #128	; 0x80
 8009dda:	d1f1      	bne.n	8009dc0 <roundf+0x24>
 8009ddc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	007fffff 	.word	0x007fffff

08009de8 <sqrtf>:
 8009de8:	b510      	push	{r4, lr}
 8009dea:	ed2d 8b02 	vpush	{d8}
 8009dee:	b08a      	sub	sp, #40	; 0x28
 8009df0:	eeb0 8a40 	vmov.f32	s16, s0
 8009df4:	f000 f848 	bl	8009e88 <__ieee754_sqrtf>
 8009df8:	4b21      	ldr	r3, [pc, #132]	; (8009e80 <sqrtf+0x98>)
 8009dfa:	f993 4000 	ldrsb.w	r4, [r3]
 8009dfe:	1c63      	adds	r3, r4, #1
 8009e00:	d02c      	beq.n	8009e5c <sqrtf+0x74>
 8009e02:	eeb4 8a48 	vcmp.f32	s16, s16
 8009e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e0a:	d627      	bvs.n	8009e5c <sqrtf+0x74>
 8009e0c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e14:	d522      	bpl.n	8009e5c <sqrtf+0x74>
 8009e16:	2301      	movs	r3, #1
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	4b1a      	ldr	r3, [pc, #104]	; (8009e84 <sqrtf+0x9c>)
 8009e1c:	9301      	str	r3, [sp, #4]
 8009e1e:	ee18 0a10 	vmov	r0, s16
 8009e22:	2300      	movs	r3, #0
 8009e24:	9308      	str	r3, [sp, #32]
 8009e26:	f7f6 fb9f 	bl	8000568 <__aeabi_f2d>
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e34:	2300      	movs	r3, #0
 8009e36:	b9ac      	cbnz	r4, 8009e64 <sqrtf+0x7c>
 8009e38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009e3c:	4668      	mov	r0, sp
 8009e3e:	f000 f826 	bl	8009e8e <matherr>
 8009e42:	b1b8      	cbz	r0, 8009e74 <sqrtf+0x8c>
 8009e44:	9b08      	ldr	r3, [sp, #32]
 8009e46:	b11b      	cbz	r3, 8009e50 <sqrtf+0x68>
 8009e48:	f000 f824 	bl	8009e94 <__errno>
 8009e4c:	9b08      	ldr	r3, [sp, #32]
 8009e4e:	6003      	str	r3, [r0, #0]
 8009e50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e54:	f7f6 feb8 	bl	8000bc8 <__aeabi_d2f>
 8009e58:	ee00 0a10 	vmov	s0, r0
 8009e5c:	b00a      	add	sp, #40	; 0x28
 8009e5e:	ecbd 8b02 	vpop	{d8}
 8009e62:	bd10      	pop	{r4, pc}
 8009e64:	4610      	mov	r0, r2
 8009e66:	4619      	mov	r1, r3
 8009e68:	f7f6 fd00 	bl	800086c <__aeabi_ddiv>
 8009e6c:	2c02      	cmp	r4, #2
 8009e6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009e72:	d1e3      	bne.n	8009e3c <sqrtf+0x54>
 8009e74:	f000 f80e 	bl	8009e94 <__errno>
 8009e78:	2321      	movs	r3, #33	; 0x21
 8009e7a:	6003      	str	r3, [r0, #0]
 8009e7c:	e7e2      	b.n	8009e44 <sqrtf+0x5c>
 8009e7e:	bf00      	nop
 8009e80:	200000ed 	.word	0x200000ed
 8009e84:	0800c824 	.word	0x0800c824

08009e88 <__ieee754_sqrtf>:
 8009e88:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009e8c:	4770      	bx	lr

08009e8e <matherr>:
 8009e8e:	2000      	movs	r0, #0
 8009e90:	4770      	bx	lr
	...

08009e94 <__errno>:
 8009e94:	4b01      	ldr	r3, [pc, #4]	; (8009e9c <__errno+0x8>)
 8009e96:	6818      	ldr	r0, [r3, #0]
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	200000f0 	.word	0x200000f0

08009ea0 <__libc_init_array>:
 8009ea0:	b570      	push	{r4, r5, r6, lr}
 8009ea2:	4e0d      	ldr	r6, [pc, #52]	; (8009ed8 <__libc_init_array+0x38>)
 8009ea4:	4c0d      	ldr	r4, [pc, #52]	; (8009edc <__libc_init_array+0x3c>)
 8009ea6:	1ba4      	subs	r4, r4, r6
 8009ea8:	10a4      	asrs	r4, r4, #2
 8009eaa:	2500      	movs	r5, #0
 8009eac:	42a5      	cmp	r5, r4
 8009eae:	d109      	bne.n	8009ec4 <__libc_init_array+0x24>
 8009eb0:	4e0b      	ldr	r6, [pc, #44]	; (8009ee0 <__libc_init_array+0x40>)
 8009eb2:	4c0c      	ldr	r4, [pc, #48]	; (8009ee4 <__libc_init_array+0x44>)
 8009eb4:	f002 fc64 	bl	800c780 <_init>
 8009eb8:	1ba4      	subs	r4, r4, r6
 8009eba:	10a4      	asrs	r4, r4, #2
 8009ebc:	2500      	movs	r5, #0
 8009ebe:	42a5      	cmp	r5, r4
 8009ec0:	d105      	bne.n	8009ece <__libc_init_array+0x2e>
 8009ec2:	bd70      	pop	{r4, r5, r6, pc}
 8009ec4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009ec8:	4798      	blx	r3
 8009eca:	3501      	adds	r5, #1
 8009ecc:	e7ee      	b.n	8009eac <__libc_init_array+0xc>
 8009ece:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009ed2:	4798      	blx	r3
 8009ed4:	3501      	adds	r5, #1
 8009ed6:	e7f2      	b.n	8009ebe <__libc_init_array+0x1e>
 8009ed8:	0800caf8 	.word	0x0800caf8
 8009edc:	0800caf8 	.word	0x0800caf8
 8009ee0:	0800caf8 	.word	0x0800caf8
 8009ee4:	0800cb00 	.word	0x0800cb00

08009ee8 <malloc>:
 8009ee8:	4b02      	ldr	r3, [pc, #8]	; (8009ef4 <malloc+0xc>)
 8009eea:	4601      	mov	r1, r0
 8009eec:	6818      	ldr	r0, [r3, #0]
 8009eee:	f000 b86d 	b.w	8009fcc <_malloc_r>
 8009ef2:	bf00      	nop
 8009ef4:	200000f0 	.word	0x200000f0

08009ef8 <free>:
 8009ef8:	4b02      	ldr	r3, [pc, #8]	; (8009f04 <free+0xc>)
 8009efa:	4601      	mov	r1, r0
 8009efc:	6818      	ldr	r0, [r3, #0]
 8009efe:	f000 b817 	b.w	8009f30 <_free_r>
 8009f02:	bf00      	nop
 8009f04:	200000f0 	.word	0x200000f0

08009f08 <memcpy>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	1e43      	subs	r3, r0, #1
 8009f0c:	440a      	add	r2, r1
 8009f0e:	4291      	cmp	r1, r2
 8009f10:	d100      	bne.n	8009f14 <memcpy+0xc>
 8009f12:	bd10      	pop	{r4, pc}
 8009f14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f1c:	e7f7      	b.n	8009f0e <memcpy+0x6>

08009f1e <memset>:
 8009f1e:	4402      	add	r2, r0
 8009f20:	4603      	mov	r3, r0
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d100      	bne.n	8009f28 <memset+0xa>
 8009f26:	4770      	bx	lr
 8009f28:	f803 1b01 	strb.w	r1, [r3], #1
 8009f2c:	e7f9      	b.n	8009f22 <memset+0x4>
	...

08009f30 <_free_r>:
 8009f30:	b538      	push	{r3, r4, r5, lr}
 8009f32:	4605      	mov	r5, r0
 8009f34:	2900      	cmp	r1, #0
 8009f36:	d045      	beq.n	8009fc4 <_free_r+0x94>
 8009f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f3c:	1f0c      	subs	r4, r1, #4
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	bfb8      	it	lt
 8009f42:	18e4      	addlt	r4, r4, r3
 8009f44:	f001 ff24 	bl	800bd90 <__malloc_lock>
 8009f48:	4a1f      	ldr	r2, [pc, #124]	; (8009fc8 <_free_r+0x98>)
 8009f4a:	6813      	ldr	r3, [r2, #0]
 8009f4c:	4610      	mov	r0, r2
 8009f4e:	b933      	cbnz	r3, 8009f5e <_free_r+0x2e>
 8009f50:	6063      	str	r3, [r4, #4]
 8009f52:	6014      	str	r4, [r2, #0]
 8009f54:	4628      	mov	r0, r5
 8009f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f5a:	f001 bf1a 	b.w	800bd92 <__malloc_unlock>
 8009f5e:	42a3      	cmp	r3, r4
 8009f60:	d90c      	bls.n	8009f7c <_free_r+0x4c>
 8009f62:	6821      	ldr	r1, [r4, #0]
 8009f64:	1862      	adds	r2, r4, r1
 8009f66:	4293      	cmp	r3, r2
 8009f68:	bf04      	itt	eq
 8009f6a:	681a      	ldreq	r2, [r3, #0]
 8009f6c:	685b      	ldreq	r3, [r3, #4]
 8009f6e:	6063      	str	r3, [r4, #4]
 8009f70:	bf04      	itt	eq
 8009f72:	1852      	addeq	r2, r2, r1
 8009f74:	6022      	streq	r2, [r4, #0]
 8009f76:	6004      	str	r4, [r0, #0]
 8009f78:	e7ec      	b.n	8009f54 <_free_r+0x24>
 8009f7a:	4613      	mov	r3, r2
 8009f7c:	685a      	ldr	r2, [r3, #4]
 8009f7e:	b10a      	cbz	r2, 8009f84 <_free_r+0x54>
 8009f80:	42a2      	cmp	r2, r4
 8009f82:	d9fa      	bls.n	8009f7a <_free_r+0x4a>
 8009f84:	6819      	ldr	r1, [r3, #0]
 8009f86:	1858      	adds	r0, r3, r1
 8009f88:	42a0      	cmp	r0, r4
 8009f8a:	d10b      	bne.n	8009fa4 <_free_r+0x74>
 8009f8c:	6820      	ldr	r0, [r4, #0]
 8009f8e:	4401      	add	r1, r0
 8009f90:	1858      	adds	r0, r3, r1
 8009f92:	4282      	cmp	r2, r0
 8009f94:	6019      	str	r1, [r3, #0]
 8009f96:	d1dd      	bne.n	8009f54 <_free_r+0x24>
 8009f98:	6810      	ldr	r0, [r2, #0]
 8009f9a:	6852      	ldr	r2, [r2, #4]
 8009f9c:	605a      	str	r2, [r3, #4]
 8009f9e:	4401      	add	r1, r0
 8009fa0:	6019      	str	r1, [r3, #0]
 8009fa2:	e7d7      	b.n	8009f54 <_free_r+0x24>
 8009fa4:	d902      	bls.n	8009fac <_free_r+0x7c>
 8009fa6:	230c      	movs	r3, #12
 8009fa8:	602b      	str	r3, [r5, #0]
 8009faa:	e7d3      	b.n	8009f54 <_free_r+0x24>
 8009fac:	6820      	ldr	r0, [r4, #0]
 8009fae:	1821      	adds	r1, r4, r0
 8009fb0:	428a      	cmp	r2, r1
 8009fb2:	bf04      	itt	eq
 8009fb4:	6811      	ldreq	r1, [r2, #0]
 8009fb6:	6852      	ldreq	r2, [r2, #4]
 8009fb8:	6062      	str	r2, [r4, #4]
 8009fba:	bf04      	itt	eq
 8009fbc:	1809      	addeq	r1, r1, r0
 8009fbe:	6021      	streq	r1, [r4, #0]
 8009fc0:	605c      	str	r4, [r3, #4]
 8009fc2:	e7c7      	b.n	8009f54 <_free_r+0x24>
 8009fc4:	bd38      	pop	{r3, r4, r5, pc}
 8009fc6:	bf00      	nop
 8009fc8:	2000036c 	.word	0x2000036c

08009fcc <_malloc_r>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	1ccd      	adds	r5, r1, #3
 8009fd0:	f025 0503 	bic.w	r5, r5, #3
 8009fd4:	3508      	adds	r5, #8
 8009fd6:	2d0c      	cmp	r5, #12
 8009fd8:	bf38      	it	cc
 8009fda:	250c      	movcc	r5, #12
 8009fdc:	2d00      	cmp	r5, #0
 8009fde:	4606      	mov	r6, r0
 8009fe0:	db01      	blt.n	8009fe6 <_malloc_r+0x1a>
 8009fe2:	42a9      	cmp	r1, r5
 8009fe4:	d903      	bls.n	8009fee <_malloc_r+0x22>
 8009fe6:	230c      	movs	r3, #12
 8009fe8:	6033      	str	r3, [r6, #0]
 8009fea:	2000      	movs	r0, #0
 8009fec:	bd70      	pop	{r4, r5, r6, pc}
 8009fee:	f001 fecf 	bl	800bd90 <__malloc_lock>
 8009ff2:	4a21      	ldr	r2, [pc, #132]	; (800a078 <_malloc_r+0xac>)
 8009ff4:	6814      	ldr	r4, [r2, #0]
 8009ff6:	4621      	mov	r1, r4
 8009ff8:	b991      	cbnz	r1, 800a020 <_malloc_r+0x54>
 8009ffa:	4c20      	ldr	r4, [pc, #128]	; (800a07c <_malloc_r+0xb0>)
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	b91b      	cbnz	r3, 800a008 <_malloc_r+0x3c>
 800a000:	4630      	mov	r0, r6
 800a002:	f000 fd15 	bl	800aa30 <_sbrk_r>
 800a006:	6020      	str	r0, [r4, #0]
 800a008:	4629      	mov	r1, r5
 800a00a:	4630      	mov	r0, r6
 800a00c:	f000 fd10 	bl	800aa30 <_sbrk_r>
 800a010:	1c43      	adds	r3, r0, #1
 800a012:	d124      	bne.n	800a05e <_malloc_r+0x92>
 800a014:	230c      	movs	r3, #12
 800a016:	6033      	str	r3, [r6, #0]
 800a018:	4630      	mov	r0, r6
 800a01a:	f001 feba 	bl	800bd92 <__malloc_unlock>
 800a01e:	e7e4      	b.n	8009fea <_malloc_r+0x1e>
 800a020:	680b      	ldr	r3, [r1, #0]
 800a022:	1b5b      	subs	r3, r3, r5
 800a024:	d418      	bmi.n	800a058 <_malloc_r+0x8c>
 800a026:	2b0b      	cmp	r3, #11
 800a028:	d90f      	bls.n	800a04a <_malloc_r+0x7e>
 800a02a:	600b      	str	r3, [r1, #0]
 800a02c:	50cd      	str	r5, [r1, r3]
 800a02e:	18cc      	adds	r4, r1, r3
 800a030:	4630      	mov	r0, r6
 800a032:	f001 feae 	bl	800bd92 <__malloc_unlock>
 800a036:	f104 000b 	add.w	r0, r4, #11
 800a03a:	1d23      	adds	r3, r4, #4
 800a03c:	f020 0007 	bic.w	r0, r0, #7
 800a040:	1ac3      	subs	r3, r0, r3
 800a042:	d0d3      	beq.n	8009fec <_malloc_r+0x20>
 800a044:	425a      	negs	r2, r3
 800a046:	50e2      	str	r2, [r4, r3]
 800a048:	e7d0      	b.n	8009fec <_malloc_r+0x20>
 800a04a:	428c      	cmp	r4, r1
 800a04c:	684b      	ldr	r3, [r1, #4]
 800a04e:	bf16      	itet	ne
 800a050:	6063      	strne	r3, [r4, #4]
 800a052:	6013      	streq	r3, [r2, #0]
 800a054:	460c      	movne	r4, r1
 800a056:	e7eb      	b.n	800a030 <_malloc_r+0x64>
 800a058:	460c      	mov	r4, r1
 800a05a:	6849      	ldr	r1, [r1, #4]
 800a05c:	e7cc      	b.n	8009ff8 <_malloc_r+0x2c>
 800a05e:	1cc4      	adds	r4, r0, #3
 800a060:	f024 0403 	bic.w	r4, r4, #3
 800a064:	42a0      	cmp	r0, r4
 800a066:	d005      	beq.n	800a074 <_malloc_r+0xa8>
 800a068:	1a21      	subs	r1, r4, r0
 800a06a:	4630      	mov	r0, r6
 800a06c:	f000 fce0 	bl	800aa30 <_sbrk_r>
 800a070:	3001      	adds	r0, #1
 800a072:	d0cf      	beq.n	800a014 <_malloc_r+0x48>
 800a074:	6025      	str	r5, [r4, #0]
 800a076:	e7db      	b.n	800a030 <_malloc_r+0x64>
 800a078:	2000036c 	.word	0x2000036c
 800a07c:	20000370 	.word	0x20000370

0800a080 <__cvt>:
 800a080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a084:	ec55 4b10 	vmov	r4, r5, d0
 800a088:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a08a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a08e:	2d00      	cmp	r5, #0
 800a090:	460e      	mov	r6, r1
 800a092:	4691      	mov	r9, r2
 800a094:	4619      	mov	r1, r3
 800a096:	bfb8      	it	lt
 800a098:	4622      	movlt	r2, r4
 800a09a:	462b      	mov	r3, r5
 800a09c:	f027 0720 	bic.w	r7, r7, #32
 800a0a0:	bfbb      	ittet	lt
 800a0a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a0a6:	461d      	movlt	r5, r3
 800a0a8:	2300      	movge	r3, #0
 800a0aa:	232d      	movlt	r3, #45	; 0x2d
 800a0ac:	bfb8      	it	lt
 800a0ae:	4614      	movlt	r4, r2
 800a0b0:	2f46      	cmp	r7, #70	; 0x46
 800a0b2:	700b      	strb	r3, [r1, #0]
 800a0b4:	d004      	beq.n	800a0c0 <__cvt+0x40>
 800a0b6:	2f45      	cmp	r7, #69	; 0x45
 800a0b8:	d100      	bne.n	800a0bc <__cvt+0x3c>
 800a0ba:	3601      	adds	r6, #1
 800a0bc:	2102      	movs	r1, #2
 800a0be:	e000      	b.n	800a0c2 <__cvt+0x42>
 800a0c0:	2103      	movs	r1, #3
 800a0c2:	ab03      	add	r3, sp, #12
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	ab02      	add	r3, sp, #8
 800a0c8:	9300      	str	r3, [sp, #0]
 800a0ca:	4632      	mov	r2, r6
 800a0cc:	4653      	mov	r3, sl
 800a0ce:	ec45 4b10 	vmov	d0, r4, r5
 800a0d2:	f000 feb9 	bl	800ae48 <_dtoa_r>
 800a0d6:	2f47      	cmp	r7, #71	; 0x47
 800a0d8:	4680      	mov	r8, r0
 800a0da:	d102      	bne.n	800a0e2 <__cvt+0x62>
 800a0dc:	f019 0f01 	tst.w	r9, #1
 800a0e0:	d026      	beq.n	800a130 <__cvt+0xb0>
 800a0e2:	2f46      	cmp	r7, #70	; 0x46
 800a0e4:	eb08 0906 	add.w	r9, r8, r6
 800a0e8:	d111      	bne.n	800a10e <__cvt+0x8e>
 800a0ea:	f898 3000 	ldrb.w	r3, [r8]
 800a0ee:	2b30      	cmp	r3, #48	; 0x30
 800a0f0:	d10a      	bne.n	800a108 <__cvt+0x88>
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	f7f6 fcf5 	bl	8000ae8 <__aeabi_dcmpeq>
 800a0fe:	b918      	cbnz	r0, 800a108 <__cvt+0x88>
 800a100:	f1c6 0601 	rsb	r6, r6, #1
 800a104:	f8ca 6000 	str.w	r6, [sl]
 800a108:	f8da 3000 	ldr.w	r3, [sl]
 800a10c:	4499      	add	r9, r3
 800a10e:	2200      	movs	r2, #0
 800a110:	2300      	movs	r3, #0
 800a112:	4620      	mov	r0, r4
 800a114:	4629      	mov	r1, r5
 800a116:	f7f6 fce7 	bl	8000ae8 <__aeabi_dcmpeq>
 800a11a:	b938      	cbnz	r0, 800a12c <__cvt+0xac>
 800a11c:	2230      	movs	r2, #48	; 0x30
 800a11e:	9b03      	ldr	r3, [sp, #12]
 800a120:	454b      	cmp	r3, r9
 800a122:	d205      	bcs.n	800a130 <__cvt+0xb0>
 800a124:	1c59      	adds	r1, r3, #1
 800a126:	9103      	str	r1, [sp, #12]
 800a128:	701a      	strb	r2, [r3, #0]
 800a12a:	e7f8      	b.n	800a11e <__cvt+0x9e>
 800a12c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a130:	9b03      	ldr	r3, [sp, #12]
 800a132:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a134:	eba3 0308 	sub.w	r3, r3, r8
 800a138:	4640      	mov	r0, r8
 800a13a:	6013      	str	r3, [r2, #0]
 800a13c:	b004      	add	sp, #16
 800a13e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a142 <__exponent>:
 800a142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a144:	2900      	cmp	r1, #0
 800a146:	4604      	mov	r4, r0
 800a148:	bfba      	itte	lt
 800a14a:	4249      	neglt	r1, r1
 800a14c:	232d      	movlt	r3, #45	; 0x2d
 800a14e:	232b      	movge	r3, #43	; 0x2b
 800a150:	2909      	cmp	r1, #9
 800a152:	f804 2b02 	strb.w	r2, [r4], #2
 800a156:	7043      	strb	r3, [r0, #1]
 800a158:	dd20      	ble.n	800a19c <__exponent+0x5a>
 800a15a:	f10d 0307 	add.w	r3, sp, #7
 800a15e:	461f      	mov	r7, r3
 800a160:	260a      	movs	r6, #10
 800a162:	fb91 f5f6 	sdiv	r5, r1, r6
 800a166:	fb06 1115 	mls	r1, r6, r5, r1
 800a16a:	3130      	adds	r1, #48	; 0x30
 800a16c:	2d09      	cmp	r5, #9
 800a16e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a172:	f103 32ff 	add.w	r2, r3, #4294967295
 800a176:	4629      	mov	r1, r5
 800a178:	dc09      	bgt.n	800a18e <__exponent+0x4c>
 800a17a:	3130      	adds	r1, #48	; 0x30
 800a17c:	3b02      	subs	r3, #2
 800a17e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a182:	42bb      	cmp	r3, r7
 800a184:	4622      	mov	r2, r4
 800a186:	d304      	bcc.n	800a192 <__exponent+0x50>
 800a188:	1a10      	subs	r0, r2, r0
 800a18a:	b003      	add	sp, #12
 800a18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a18e:	4613      	mov	r3, r2
 800a190:	e7e7      	b.n	800a162 <__exponent+0x20>
 800a192:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a196:	f804 2b01 	strb.w	r2, [r4], #1
 800a19a:	e7f2      	b.n	800a182 <__exponent+0x40>
 800a19c:	2330      	movs	r3, #48	; 0x30
 800a19e:	4419      	add	r1, r3
 800a1a0:	7083      	strb	r3, [r0, #2]
 800a1a2:	1d02      	adds	r2, r0, #4
 800a1a4:	70c1      	strb	r1, [r0, #3]
 800a1a6:	e7ef      	b.n	800a188 <__exponent+0x46>

0800a1a8 <_printf_float>:
 800a1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ac:	b08d      	sub	sp, #52	; 0x34
 800a1ae:	460c      	mov	r4, r1
 800a1b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a1b4:	4616      	mov	r6, r2
 800a1b6:	461f      	mov	r7, r3
 800a1b8:	4605      	mov	r5, r0
 800a1ba:	f001 fd77 	bl	800bcac <_localeconv_r>
 800a1be:	6803      	ldr	r3, [r0, #0]
 800a1c0:	9304      	str	r3, [sp, #16]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7f6 f814 	bl	80001f0 <strlen>
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	930a      	str	r3, [sp, #40]	; 0x28
 800a1cc:	f8d8 3000 	ldr.w	r3, [r8]
 800a1d0:	9005      	str	r0, [sp, #20]
 800a1d2:	3307      	adds	r3, #7
 800a1d4:	f023 0307 	bic.w	r3, r3, #7
 800a1d8:	f103 0208 	add.w	r2, r3, #8
 800a1dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a1e0:	f8d4 b000 	ldr.w	fp, [r4]
 800a1e4:	f8c8 2000 	str.w	r2, [r8]
 800a1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a1f0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a1f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a1f8:	9307      	str	r3, [sp, #28]
 800a1fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800a1fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a202:	4ba7      	ldr	r3, [pc, #668]	; (800a4a0 <_printf_float+0x2f8>)
 800a204:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a208:	f7f6 fca0 	bl	8000b4c <__aeabi_dcmpun>
 800a20c:	bb70      	cbnz	r0, 800a26c <_printf_float+0xc4>
 800a20e:	f04f 32ff 	mov.w	r2, #4294967295
 800a212:	4ba3      	ldr	r3, [pc, #652]	; (800a4a0 <_printf_float+0x2f8>)
 800a214:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a218:	f7f6 fc7a 	bl	8000b10 <__aeabi_dcmple>
 800a21c:	bb30      	cbnz	r0, 800a26c <_printf_float+0xc4>
 800a21e:	2200      	movs	r2, #0
 800a220:	2300      	movs	r3, #0
 800a222:	4640      	mov	r0, r8
 800a224:	4649      	mov	r1, r9
 800a226:	f7f6 fc69 	bl	8000afc <__aeabi_dcmplt>
 800a22a:	b110      	cbz	r0, 800a232 <_printf_float+0x8a>
 800a22c:	232d      	movs	r3, #45	; 0x2d
 800a22e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a232:	4a9c      	ldr	r2, [pc, #624]	; (800a4a4 <_printf_float+0x2fc>)
 800a234:	4b9c      	ldr	r3, [pc, #624]	; (800a4a8 <_printf_float+0x300>)
 800a236:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a23a:	bf8c      	ite	hi
 800a23c:	4690      	movhi	r8, r2
 800a23e:	4698      	movls	r8, r3
 800a240:	2303      	movs	r3, #3
 800a242:	f02b 0204 	bic.w	r2, fp, #4
 800a246:	6123      	str	r3, [r4, #16]
 800a248:	6022      	str	r2, [r4, #0]
 800a24a:	f04f 0900 	mov.w	r9, #0
 800a24e:	9700      	str	r7, [sp, #0]
 800a250:	4633      	mov	r3, r6
 800a252:	aa0b      	add	r2, sp, #44	; 0x2c
 800a254:	4621      	mov	r1, r4
 800a256:	4628      	mov	r0, r5
 800a258:	f000 f9e6 	bl	800a628 <_printf_common>
 800a25c:	3001      	adds	r0, #1
 800a25e:	f040 808d 	bne.w	800a37c <_printf_float+0x1d4>
 800a262:	f04f 30ff 	mov.w	r0, #4294967295
 800a266:	b00d      	add	sp, #52	; 0x34
 800a268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26c:	4642      	mov	r2, r8
 800a26e:	464b      	mov	r3, r9
 800a270:	4640      	mov	r0, r8
 800a272:	4649      	mov	r1, r9
 800a274:	f7f6 fc6a 	bl	8000b4c <__aeabi_dcmpun>
 800a278:	b110      	cbz	r0, 800a280 <_printf_float+0xd8>
 800a27a:	4a8c      	ldr	r2, [pc, #560]	; (800a4ac <_printf_float+0x304>)
 800a27c:	4b8c      	ldr	r3, [pc, #560]	; (800a4b0 <_printf_float+0x308>)
 800a27e:	e7da      	b.n	800a236 <_printf_float+0x8e>
 800a280:	6861      	ldr	r1, [r4, #4]
 800a282:	1c4b      	adds	r3, r1, #1
 800a284:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a288:	a80a      	add	r0, sp, #40	; 0x28
 800a28a:	d13e      	bne.n	800a30a <_printf_float+0x162>
 800a28c:	2306      	movs	r3, #6
 800a28e:	6063      	str	r3, [r4, #4]
 800a290:	2300      	movs	r3, #0
 800a292:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a296:	ab09      	add	r3, sp, #36	; 0x24
 800a298:	9300      	str	r3, [sp, #0]
 800a29a:	ec49 8b10 	vmov	d0, r8, r9
 800a29e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a2a2:	6022      	str	r2, [r4, #0]
 800a2a4:	f8cd a004 	str.w	sl, [sp, #4]
 800a2a8:	6861      	ldr	r1, [r4, #4]
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	f7ff fee8 	bl	800a080 <__cvt>
 800a2b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a2b4:	2b47      	cmp	r3, #71	; 0x47
 800a2b6:	4680      	mov	r8, r0
 800a2b8:	d109      	bne.n	800a2ce <_printf_float+0x126>
 800a2ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2bc:	1cd8      	adds	r0, r3, #3
 800a2be:	db02      	blt.n	800a2c6 <_printf_float+0x11e>
 800a2c0:	6862      	ldr	r2, [r4, #4]
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	dd47      	ble.n	800a356 <_printf_float+0x1ae>
 800a2c6:	f1aa 0a02 	sub.w	sl, sl, #2
 800a2ca:	fa5f fa8a 	uxtb.w	sl, sl
 800a2ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a2d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2d4:	d824      	bhi.n	800a320 <_printf_float+0x178>
 800a2d6:	3901      	subs	r1, #1
 800a2d8:	4652      	mov	r2, sl
 800a2da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a2de:	9109      	str	r1, [sp, #36]	; 0x24
 800a2e0:	f7ff ff2f 	bl	800a142 <__exponent>
 800a2e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2e6:	1813      	adds	r3, r2, r0
 800a2e8:	2a01      	cmp	r2, #1
 800a2ea:	4681      	mov	r9, r0
 800a2ec:	6123      	str	r3, [r4, #16]
 800a2ee:	dc02      	bgt.n	800a2f6 <_printf_float+0x14e>
 800a2f0:	6822      	ldr	r2, [r4, #0]
 800a2f2:	07d1      	lsls	r1, r2, #31
 800a2f4:	d501      	bpl.n	800a2fa <_printf_float+0x152>
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	6123      	str	r3, [r4, #16]
 800a2fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d0a5      	beq.n	800a24e <_printf_float+0xa6>
 800a302:	232d      	movs	r3, #45	; 0x2d
 800a304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a308:	e7a1      	b.n	800a24e <_printf_float+0xa6>
 800a30a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a30e:	f000 8177 	beq.w	800a600 <_printf_float+0x458>
 800a312:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a316:	d1bb      	bne.n	800a290 <_printf_float+0xe8>
 800a318:	2900      	cmp	r1, #0
 800a31a:	d1b9      	bne.n	800a290 <_printf_float+0xe8>
 800a31c:	2301      	movs	r3, #1
 800a31e:	e7b6      	b.n	800a28e <_printf_float+0xe6>
 800a320:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a324:	d119      	bne.n	800a35a <_printf_float+0x1b2>
 800a326:	2900      	cmp	r1, #0
 800a328:	6863      	ldr	r3, [r4, #4]
 800a32a:	dd0c      	ble.n	800a346 <_printf_float+0x19e>
 800a32c:	6121      	str	r1, [r4, #16]
 800a32e:	b913      	cbnz	r3, 800a336 <_printf_float+0x18e>
 800a330:	6822      	ldr	r2, [r4, #0]
 800a332:	07d2      	lsls	r2, r2, #31
 800a334:	d502      	bpl.n	800a33c <_printf_float+0x194>
 800a336:	3301      	adds	r3, #1
 800a338:	440b      	add	r3, r1
 800a33a:	6123      	str	r3, [r4, #16]
 800a33c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a33e:	65a3      	str	r3, [r4, #88]	; 0x58
 800a340:	f04f 0900 	mov.w	r9, #0
 800a344:	e7d9      	b.n	800a2fa <_printf_float+0x152>
 800a346:	b913      	cbnz	r3, 800a34e <_printf_float+0x1a6>
 800a348:	6822      	ldr	r2, [r4, #0]
 800a34a:	07d0      	lsls	r0, r2, #31
 800a34c:	d501      	bpl.n	800a352 <_printf_float+0x1aa>
 800a34e:	3302      	adds	r3, #2
 800a350:	e7f3      	b.n	800a33a <_printf_float+0x192>
 800a352:	2301      	movs	r3, #1
 800a354:	e7f1      	b.n	800a33a <_printf_float+0x192>
 800a356:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a35a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a35e:	4293      	cmp	r3, r2
 800a360:	db05      	blt.n	800a36e <_printf_float+0x1c6>
 800a362:	6822      	ldr	r2, [r4, #0]
 800a364:	6123      	str	r3, [r4, #16]
 800a366:	07d1      	lsls	r1, r2, #31
 800a368:	d5e8      	bpl.n	800a33c <_printf_float+0x194>
 800a36a:	3301      	adds	r3, #1
 800a36c:	e7e5      	b.n	800a33a <_printf_float+0x192>
 800a36e:	2b00      	cmp	r3, #0
 800a370:	bfd4      	ite	le
 800a372:	f1c3 0302 	rsble	r3, r3, #2
 800a376:	2301      	movgt	r3, #1
 800a378:	4413      	add	r3, r2
 800a37a:	e7de      	b.n	800a33a <_printf_float+0x192>
 800a37c:	6823      	ldr	r3, [r4, #0]
 800a37e:	055a      	lsls	r2, r3, #21
 800a380:	d407      	bmi.n	800a392 <_printf_float+0x1ea>
 800a382:	6923      	ldr	r3, [r4, #16]
 800a384:	4642      	mov	r2, r8
 800a386:	4631      	mov	r1, r6
 800a388:	4628      	mov	r0, r5
 800a38a:	47b8      	blx	r7
 800a38c:	3001      	adds	r0, #1
 800a38e:	d12b      	bne.n	800a3e8 <_printf_float+0x240>
 800a390:	e767      	b.n	800a262 <_printf_float+0xba>
 800a392:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a396:	f240 80dc 	bls.w	800a552 <_printf_float+0x3aa>
 800a39a:	2200      	movs	r2, #0
 800a39c:	2300      	movs	r3, #0
 800a39e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a3a2:	f7f6 fba1 	bl	8000ae8 <__aeabi_dcmpeq>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	d033      	beq.n	800a412 <_printf_float+0x26a>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	4a41      	ldr	r2, [pc, #260]	; (800a4b4 <_printf_float+0x30c>)
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	47b8      	blx	r7
 800a3b4:	3001      	adds	r0, #1
 800a3b6:	f43f af54 	beq.w	800a262 <_printf_float+0xba>
 800a3ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	db02      	blt.n	800a3c8 <_printf_float+0x220>
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	07d8      	lsls	r0, r3, #31
 800a3c6:	d50f      	bpl.n	800a3e8 <_printf_float+0x240>
 800a3c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3cc:	4631      	mov	r1, r6
 800a3ce:	4628      	mov	r0, r5
 800a3d0:	47b8      	blx	r7
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	f43f af45 	beq.w	800a262 <_printf_float+0xba>
 800a3d8:	f04f 0800 	mov.w	r8, #0
 800a3dc:	f104 091a 	add.w	r9, r4, #26
 800a3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	4543      	cmp	r3, r8
 800a3e6:	dc09      	bgt.n	800a3fc <_printf_float+0x254>
 800a3e8:	6823      	ldr	r3, [r4, #0]
 800a3ea:	079b      	lsls	r3, r3, #30
 800a3ec:	f100 8103 	bmi.w	800a5f6 <_printf_float+0x44e>
 800a3f0:	68e0      	ldr	r0, [r4, #12]
 800a3f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3f4:	4298      	cmp	r0, r3
 800a3f6:	bfb8      	it	lt
 800a3f8:	4618      	movlt	r0, r3
 800a3fa:	e734      	b.n	800a266 <_printf_float+0xbe>
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	464a      	mov	r2, r9
 800a400:	4631      	mov	r1, r6
 800a402:	4628      	mov	r0, r5
 800a404:	47b8      	blx	r7
 800a406:	3001      	adds	r0, #1
 800a408:	f43f af2b 	beq.w	800a262 <_printf_float+0xba>
 800a40c:	f108 0801 	add.w	r8, r8, #1
 800a410:	e7e6      	b.n	800a3e0 <_printf_float+0x238>
 800a412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a414:	2b00      	cmp	r3, #0
 800a416:	dc2b      	bgt.n	800a470 <_printf_float+0x2c8>
 800a418:	2301      	movs	r3, #1
 800a41a:	4a26      	ldr	r2, [pc, #152]	; (800a4b4 <_printf_float+0x30c>)
 800a41c:	4631      	mov	r1, r6
 800a41e:	4628      	mov	r0, r5
 800a420:	47b8      	blx	r7
 800a422:	3001      	adds	r0, #1
 800a424:	f43f af1d 	beq.w	800a262 <_printf_float+0xba>
 800a428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a42a:	b923      	cbnz	r3, 800a436 <_printf_float+0x28e>
 800a42c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a42e:	b913      	cbnz	r3, 800a436 <_printf_float+0x28e>
 800a430:	6823      	ldr	r3, [r4, #0]
 800a432:	07d9      	lsls	r1, r3, #31
 800a434:	d5d8      	bpl.n	800a3e8 <_printf_float+0x240>
 800a436:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a43a:	4631      	mov	r1, r6
 800a43c:	4628      	mov	r0, r5
 800a43e:	47b8      	blx	r7
 800a440:	3001      	adds	r0, #1
 800a442:	f43f af0e 	beq.w	800a262 <_printf_float+0xba>
 800a446:	f04f 0900 	mov.w	r9, #0
 800a44a:	f104 0a1a 	add.w	sl, r4, #26
 800a44e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a450:	425b      	negs	r3, r3
 800a452:	454b      	cmp	r3, r9
 800a454:	dc01      	bgt.n	800a45a <_printf_float+0x2b2>
 800a456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a458:	e794      	b.n	800a384 <_printf_float+0x1dc>
 800a45a:	2301      	movs	r3, #1
 800a45c:	4652      	mov	r2, sl
 800a45e:	4631      	mov	r1, r6
 800a460:	4628      	mov	r0, r5
 800a462:	47b8      	blx	r7
 800a464:	3001      	adds	r0, #1
 800a466:	f43f aefc 	beq.w	800a262 <_printf_float+0xba>
 800a46a:	f109 0901 	add.w	r9, r9, #1
 800a46e:	e7ee      	b.n	800a44e <_printf_float+0x2a6>
 800a470:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a472:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a474:	429a      	cmp	r2, r3
 800a476:	bfa8      	it	ge
 800a478:	461a      	movge	r2, r3
 800a47a:	2a00      	cmp	r2, #0
 800a47c:	4691      	mov	r9, r2
 800a47e:	dd07      	ble.n	800a490 <_printf_float+0x2e8>
 800a480:	4613      	mov	r3, r2
 800a482:	4631      	mov	r1, r6
 800a484:	4642      	mov	r2, r8
 800a486:	4628      	mov	r0, r5
 800a488:	47b8      	blx	r7
 800a48a:	3001      	adds	r0, #1
 800a48c:	f43f aee9 	beq.w	800a262 <_printf_float+0xba>
 800a490:	f104 031a 	add.w	r3, r4, #26
 800a494:	f04f 0b00 	mov.w	fp, #0
 800a498:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a49c:	9306      	str	r3, [sp, #24]
 800a49e:	e015      	b.n	800a4cc <_printf_float+0x324>
 800a4a0:	7fefffff 	.word	0x7fefffff
 800a4a4:	0800c834 	.word	0x0800c834
 800a4a8:	0800c830 	.word	0x0800c830
 800a4ac:	0800c83c 	.word	0x0800c83c
 800a4b0:	0800c838 	.word	0x0800c838
 800a4b4:	0800c840 	.word	0x0800c840
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	9a06      	ldr	r2, [sp, #24]
 800a4bc:	4631      	mov	r1, r6
 800a4be:	4628      	mov	r0, r5
 800a4c0:	47b8      	blx	r7
 800a4c2:	3001      	adds	r0, #1
 800a4c4:	f43f aecd 	beq.w	800a262 <_printf_float+0xba>
 800a4c8:	f10b 0b01 	add.w	fp, fp, #1
 800a4cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a4d0:	ebaa 0309 	sub.w	r3, sl, r9
 800a4d4:	455b      	cmp	r3, fp
 800a4d6:	dcef      	bgt.n	800a4b8 <_printf_float+0x310>
 800a4d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	44d0      	add	r8, sl
 800a4e0:	db15      	blt.n	800a50e <_printf_float+0x366>
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	07da      	lsls	r2, r3, #31
 800a4e6:	d412      	bmi.n	800a50e <_printf_float+0x366>
 800a4e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4ec:	eba3 020a 	sub.w	r2, r3, sl
 800a4f0:	eba3 0a01 	sub.w	sl, r3, r1
 800a4f4:	4592      	cmp	sl, r2
 800a4f6:	bfa8      	it	ge
 800a4f8:	4692      	movge	sl, r2
 800a4fa:	f1ba 0f00 	cmp.w	sl, #0
 800a4fe:	dc0e      	bgt.n	800a51e <_printf_float+0x376>
 800a500:	f04f 0800 	mov.w	r8, #0
 800a504:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a508:	f104 091a 	add.w	r9, r4, #26
 800a50c:	e019      	b.n	800a542 <_printf_float+0x39a>
 800a50e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a512:	4631      	mov	r1, r6
 800a514:	4628      	mov	r0, r5
 800a516:	47b8      	blx	r7
 800a518:	3001      	adds	r0, #1
 800a51a:	d1e5      	bne.n	800a4e8 <_printf_float+0x340>
 800a51c:	e6a1      	b.n	800a262 <_printf_float+0xba>
 800a51e:	4653      	mov	r3, sl
 800a520:	4642      	mov	r2, r8
 800a522:	4631      	mov	r1, r6
 800a524:	4628      	mov	r0, r5
 800a526:	47b8      	blx	r7
 800a528:	3001      	adds	r0, #1
 800a52a:	d1e9      	bne.n	800a500 <_printf_float+0x358>
 800a52c:	e699      	b.n	800a262 <_printf_float+0xba>
 800a52e:	2301      	movs	r3, #1
 800a530:	464a      	mov	r2, r9
 800a532:	4631      	mov	r1, r6
 800a534:	4628      	mov	r0, r5
 800a536:	47b8      	blx	r7
 800a538:	3001      	adds	r0, #1
 800a53a:	f43f ae92 	beq.w	800a262 <_printf_float+0xba>
 800a53e:	f108 0801 	add.w	r8, r8, #1
 800a542:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a546:	1a9b      	subs	r3, r3, r2
 800a548:	eba3 030a 	sub.w	r3, r3, sl
 800a54c:	4543      	cmp	r3, r8
 800a54e:	dcee      	bgt.n	800a52e <_printf_float+0x386>
 800a550:	e74a      	b.n	800a3e8 <_printf_float+0x240>
 800a552:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a554:	2a01      	cmp	r2, #1
 800a556:	dc01      	bgt.n	800a55c <_printf_float+0x3b4>
 800a558:	07db      	lsls	r3, r3, #31
 800a55a:	d53a      	bpl.n	800a5d2 <_printf_float+0x42a>
 800a55c:	2301      	movs	r3, #1
 800a55e:	4642      	mov	r2, r8
 800a560:	4631      	mov	r1, r6
 800a562:	4628      	mov	r0, r5
 800a564:	47b8      	blx	r7
 800a566:	3001      	adds	r0, #1
 800a568:	f43f ae7b 	beq.w	800a262 <_printf_float+0xba>
 800a56c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a570:	4631      	mov	r1, r6
 800a572:	4628      	mov	r0, r5
 800a574:	47b8      	blx	r7
 800a576:	3001      	adds	r0, #1
 800a578:	f108 0801 	add.w	r8, r8, #1
 800a57c:	f43f ae71 	beq.w	800a262 <_printf_float+0xba>
 800a580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a582:	2200      	movs	r2, #0
 800a584:	f103 3aff 	add.w	sl, r3, #4294967295
 800a588:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a58c:	2300      	movs	r3, #0
 800a58e:	f7f6 faab 	bl	8000ae8 <__aeabi_dcmpeq>
 800a592:	b9c8      	cbnz	r0, 800a5c8 <_printf_float+0x420>
 800a594:	4653      	mov	r3, sl
 800a596:	4642      	mov	r2, r8
 800a598:	4631      	mov	r1, r6
 800a59a:	4628      	mov	r0, r5
 800a59c:	47b8      	blx	r7
 800a59e:	3001      	adds	r0, #1
 800a5a0:	d10e      	bne.n	800a5c0 <_printf_float+0x418>
 800a5a2:	e65e      	b.n	800a262 <_printf_float+0xba>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	4652      	mov	r2, sl
 800a5a8:	4631      	mov	r1, r6
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	47b8      	blx	r7
 800a5ae:	3001      	adds	r0, #1
 800a5b0:	f43f ae57 	beq.w	800a262 <_printf_float+0xba>
 800a5b4:	f108 0801 	add.w	r8, r8, #1
 800a5b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	4543      	cmp	r3, r8
 800a5be:	dcf1      	bgt.n	800a5a4 <_printf_float+0x3fc>
 800a5c0:	464b      	mov	r3, r9
 800a5c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a5c6:	e6de      	b.n	800a386 <_printf_float+0x1de>
 800a5c8:	f04f 0800 	mov.w	r8, #0
 800a5cc:	f104 0a1a 	add.w	sl, r4, #26
 800a5d0:	e7f2      	b.n	800a5b8 <_printf_float+0x410>
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	e7df      	b.n	800a596 <_printf_float+0x3ee>
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	464a      	mov	r2, r9
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4628      	mov	r0, r5
 800a5de:	47b8      	blx	r7
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	f43f ae3e 	beq.w	800a262 <_printf_float+0xba>
 800a5e6:	f108 0801 	add.w	r8, r8, #1
 800a5ea:	68e3      	ldr	r3, [r4, #12]
 800a5ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a5ee:	1a9b      	subs	r3, r3, r2
 800a5f0:	4543      	cmp	r3, r8
 800a5f2:	dcf0      	bgt.n	800a5d6 <_printf_float+0x42e>
 800a5f4:	e6fc      	b.n	800a3f0 <_printf_float+0x248>
 800a5f6:	f04f 0800 	mov.w	r8, #0
 800a5fa:	f104 0919 	add.w	r9, r4, #25
 800a5fe:	e7f4      	b.n	800a5ea <_printf_float+0x442>
 800a600:	2900      	cmp	r1, #0
 800a602:	f43f ae8b 	beq.w	800a31c <_printf_float+0x174>
 800a606:	2300      	movs	r3, #0
 800a608:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a60c:	ab09      	add	r3, sp, #36	; 0x24
 800a60e:	9300      	str	r3, [sp, #0]
 800a610:	ec49 8b10 	vmov	d0, r8, r9
 800a614:	6022      	str	r2, [r4, #0]
 800a616:	f8cd a004 	str.w	sl, [sp, #4]
 800a61a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a61e:	4628      	mov	r0, r5
 800a620:	f7ff fd2e 	bl	800a080 <__cvt>
 800a624:	4680      	mov	r8, r0
 800a626:	e648      	b.n	800a2ba <_printf_float+0x112>

0800a628 <_printf_common>:
 800a628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a62c:	4691      	mov	r9, r2
 800a62e:	461f      	mov	r7, r3
 800a630:	688a      	ldr	r2, [r1, #8]
 800a632:	690b      	ldr	r3, [r1, #16]
 800a634:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a638:	4293      	cmp	r3, r2
 800a63a:	bfb8      	it	lt
 800a63c:	4613      	movlt	r3, r2
 800a63e:	f8c9 3000 	str.w	r3, [r9]
 800a642:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a646:	4606      	mov	r6, r0
 800a648:	460c      	mov	r4, r1
 800a64a:	b112      	cbz	r2, 800a652 <_printf_common+0x2a>
 800a64c:	3301      	adds	r3, #1
 800a64e:	f8c9 3000 	str.w	r3, [r9]
 800a652:	6823      	ldr	r3, [r4, #0]
 800a654:	0699      	lsls	r1, r3, #26
 800a656:	bf42      	ittt	mi
 800a658:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a65c:	3302      	addmi	r3, #2
 800a65e:	f8c9 3000 	strmi.w	r3, [r9]
 800a662:	6825      	ldr	r5, [r4, #0]
 800a664:	f015 0506 	ands.w	r5, r5, #6
 800a668:	d107      	bne.n	800a67a <_printf_common+0x52>
 800a66a:	f104 0a19 	add.w	sl, r4, #25
 800a66e:	68e3      	ldr	r3, [r4, #12]
 800a670:	f8d9 2000 	ldr.w	r2, [r9]
 800a674:	1a9b      	subs	r3, r3, r2
 800a676:	42ab      	cmp	r3, r5
 800a678:	dc28      	bgt.n	800a6cc <_printf_common+0xa4>
 800a67a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a67e:	6822      	ldr	r2, [r4, #0]
 800a680:	3300      	adds	r3, #0
 800a682:	bf18      	it	ne
 800a684:	2301      	movne	r3, #1
 800a686:	0692      	lsls	r2, r2, #26
 800a688:	d42d      	bmi.n	800a6e6 <_printf_common+0xbe>
 800a68a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a68e:	4639      	mov	r1, r7
 800a690:	4630      	mov	r0, r6
 800a692:	47c0      	blx	r8
 800a694:	3001      	adds	r0, #1
 800a696:	d020      	beq.n	800a6da <_printf_common+0xb2>
 800a698:	6823      	ldr	r3, [r4, #0]
 800a69a:	68e5      	ldr	r5, [r4, #12]
 800a69c:	f8d9 2000 	ldr.w	r2, [r9]
 800a6a0:	f003 0306 	and.w	r3, r3, #6
 800a6a4:	2b04      	cmp	r3, #4
 800a6a6:	bf08      	it	eq
 800a6a8:	1aad      	subeq	r5, r5, r2
 800a6aa:	68a3      	ldr	r3, [r4, #8]
 800a6ac:	6922      	ldr	r2, [r4, #16]
 800a6ae:	bf0c      	ite	eq
 800a6b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6b4:	2500      	movne	r5, #0
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	bfc4      	itt	gt
 800a6ba:	1a9b      	subgt	r3, r3, r2
 800a6bc:	18ed      	addgt	r5, r5, r3
 800a6be:	f04f 0900 	mov.w	r9, #0
 800a6c2:	341a      	adds	r4, #26
 800a6c4:	454d      	cmp	r5, r9
 800a6c6:	d11a      	bne.n	800a6fe <_printf_common+0xd6>
 800a6c8:	2000      	movs	r0, #0
 800a6ca:	e008      	b.n	800a6de <_printf_common+0xb6>
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	4652      	mov	r2, sl
 800a6d0:	4639      	mov	r1, r7
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	47c0      	blx	r8
 800a6d6:	3001      	adds	r0, #1
 800a6d8:	d103      	bne.n	800a6e2 <_printf_common+0xba>
 800a6da:	f04f 30ff 	mov.w	r0, #4294967295
 800a6de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6e2:	3501      	adds	r5, #1
 800a6e4:	e7c3      	b.n	800a66e <_printf_common+0x46>
 800a6e6:	18e1      	adds	r1, r4, r3
 800a6e8:	1c5a      	adds	r2, r3, #1
 800a6ea:	2030      	movs	r0, #48	; 0x30
 800a6ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a6f0:	4422      	add	r2, r4
 800a6f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a6f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a6fa:	3302      	adds	r3, #2
 800a6fc:	e7c5      	b.n	800a68a <_printf_common+0x62>
 800a6fe:	2301      	movs	r3, #1
 800a700:	4622      	mov	r2, r4
 800a702:	4639      	mov	r1, r7
 800a704:	4630      	mov	r0, r6
 800a706:	47c0      	blx	r8
 800a708:	3001      	adds	r0, #1
 800a70a:	d0e6      	beq.n	800a6da <_printf_common+0xb2>
 800a70c:	f109 0901 	add.w	r9, r9, #1
 800a710:	e7d8      	b.n	800a6c4 <_printf_common+0x9c>
	...

0800a714 <_printf_i>:
 800a714:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a718:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a71c:	460c      	mov	r4, r1
 800a71e:	7e09      	ldrb	r1, [r1, #24]
 800a720:	b085      	sub	sp, #20
 800a722:	296e      	cmp	r1, #110	; 0x6e
 800a724:	4617      	mov	r7, r2
 800a726:	4606      	mov	r6, r0
 800a728:	4698      	mov	r8, r3
 800a72a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a72c:	f000 80b3 	beq.w	800a896 <_printf_i+0x182>
 800a730:	d822      	bhi.n	800a778 <_printf_i+0x64>
 800a732:	2963      	cmp	r1, #99	; 0x63
 800a734:	d036      	beq.n	800a7a4 <_printf_i+0x90>
 800a736:	d80a      	bhi.n	800a74e <_printf_i+0x3a>
 800a738:	2900      	cmp	r1, #0
 800a73a:	f000 80b9 	beq.w	800a8b0 <_printf_i+0x19c>
 800a73e:	2958      	cmp	r1, #88	; 0x58
 800a740:	f000 8083 	beq.w	800a84a <_printf_i+0x136>
 800a744:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a748:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a74c:	e032      	b.n	800a7b4 <_printf_i+0xa0>
 800a74e:	2964      	cmp	r1, #100	; 0x64
 800a750:	d001      	beq.n	800a756 <_printf_i+0x42>
 800a752:	2969      	cmp	r1, #105	; 0x69
 800a754:	d1f6      	bne.n	800a744 <_printf_i+0x30>
 800a756:	6820      	ldr	r0, [r4, #0]
 800a758:	6813      	ldr	r3, [r2, #0]
 800a75a:	0605      	lsls	r5, r0, #24
 800a75c:	f103 0104 	add.w	r1, r3, #4
 800a760:	d52a      	bpl.n	800a7b8 <_printf_i+0xa4>
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6011      	str	r1, [r2, #0]
 800a766:	2b00      	cmp	r3, #0
 800a768:	da03      	bge.n	800a772 <_printf_i+0x5e>
 800a76a:	222d      	movs	r2, #45	; 0x2d
 800a76c:	425b      	negs	r3, r3
 800a76e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a772:	486f      	ldr	r0, [pc, #444]	; (800a930 <_printf_i+0x21c>)
 800a774:	220a      	movs	r2, #10
 800a776:	e039      	b.n	800a7ec <_printf_i+0xd8>
 800a778:	2973      	cmp	r1, #115	; 0x73
 800a77a:	f000 809d 	beq.w	800a8b8 <_printf_i+0x1a4>
 800a77e:	d808      	bhi.n	800a792 <_printf_i+0x7e>
 800a780:	296f      	cmp	r1, #111	; 0x6f
 800a782:	d020      	beq.n	800a7c6 <_printf_i+0xb2>
 800a784:	2970      	cmp	r1, #112	; 0x70
 800a786:	d1dd      	bne.n	800a744 <_printf_i+0x30>
 800a788:	6823      	ldr	r3, [r4, #0]
 800a78a:	f043 0320 	orr.w	r3, r3, #32
 800a78e:	6023      	str	r3, [r4, #0]
 800a790:	e003      	b.n	800a79a <_printf_i+0x86>
 800a792:	2975      	cmp	r1, #117	; 0x75
 800a794:	d017      	beq.n	800a7c6 <_printf_i+0xb2>
 800a796:	2978      	cmp	r1, #120	; 0x78
 800a798:	d1d4      	bne.n	800a744 <_printf_i+0x30>
 800a79a:	2378      	movs	r3, #120	; 0x78
 800a79c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a7a0:	4864      	ldr	r0, [pc, #400]	; (800a934 <_printf_i+0x220>)
 800a7a2:	e055      	b.n	800a850 <_printf_i+0x13c>
 800a7a4:	6813      	ldr	r3, [r2, #0]
 800a7a6:	1d19      	adds	r1, r3, #4
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	6011      	str	r1, [r2, #0]
 800a7ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e08c      	b.n	800a8d2 <_printf_i+0x1be>
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	6011      	str	r1, [r2, #0]
 800a7bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a7c0:	bf18      	it	ne
 800a7c2:	b21b      	sxthne	r3, r3
 800a7c4:	e7cf      	b.n	800a766 <_printf_i+0x52>
 800a7c6:	6813      	ldr	r3, [r2, #0]
 800a7c8:	6825      	ldr	r5, [r4, #0]
 800a7ca:	1d18      	adds	r0, r3, #4
 800a7cc:	6010      	str	r0, [r2, #0]
 800a7ce:	0628      	lsls	r0, r5, #24
 800a7d0:	d501      	bpl.n	800a7d6 <_printf_i+0xc2>
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	e002      	b.n	800a7dc <_printf_i+0xc8>
 800a7d6:	0668      	lsls	r0, r5, #25
 800a7d8:	d5fb      	bpl.n	800a7d2 <_printf_i+0xbe>
 800a7da:	881b      	ldrh	r3, [r3, #0]
 800a7dc:	4854      	ldr	r0, [pc, #336]	; (800a930 <_printf_i+0x21c>)
 800a7de:	296f      	cmp	r1, #111	; 0x6f
 800a7e0:	bf14      	ite	ne
 800a7e2:	220a      	movne	r2, #10
 800a7e4:	2208      	moveq	r2, #8
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a7ec:	6865      	ldr	r5, [r4, #4]
 800a7ee:	60a5      	str	r5, [r4, #8]
 800a7f0:	2d00      	cmp	r5, #0
 800a7f2:	f2c0 8095 	blt.w	800a920 <_printf_i+0x20c>
 800a7f6:	6821      	ldr	r1, [r4, #0]
 800a7f8:	f021 0104 	bic.w	r1, r1, #4
 800a7fc:	6021      	str	r1, [r4, #0]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d13d      	bne.n	800a87e <_printf_i+0x16a>
 800a802:	2d00      	cmp	r5, #0
 800a804:	f040 808e 	bne.w	800a924 <_printf_i+0x210>
 800a808:	4665      	mov	r5, ip
 800a80a:	2a08      	cmp	r2, #8
 800a80c:	d10b      	bne.n	800a826 <_printf_i+0x112>
 800a80e:	6823      	ldr	r3, [r4, #0]
 800a810:	07db      	lsls	r3, r3, #31
 800a812:	d508      	bpl.n	800a826 <_printf_i+0x112>
 800a814:	6923      	ldr	r3, [r4, #16]
 800a816:	6862      	ldr	r2, [r4, #4]
 800a818:	429a      	cmp	r2, r3
 800a81a:	bfde      	ittt	le
 800a81c:	2330      	movle	r3, #48	; 0x30
 800a81e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a822:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a826:	ebac 0305 	sub.w	r3, ip, r5
 800a82a:	6123      	str	r3, [r4, #16]
 800a82c:	f8cd 8000 	str.w	r8, [sp]
 800a830:	463b      	mov	r3, r7
 800a832:	aa03      	add	r2, sp, #12
 800a834:	4621      	mov	r1, r4
 800a836:	4630      	mov	r0, r6
 800a838:	f7ff fef6 	bl	800a628 <_printf_common>
 800a83c:	3001      	adds	r0, #1
 800a83e:	d14d      	bne.n	800a8dc <_printf_i+0x1c8>
 800a840:	f04f 30ff 	mov.w	r0, #4294967295
 800a844:	b005      	add	sp, #20
 800a846:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a84a:	4839      	ldr	r0, [pc, #228]	; (800a930 <_printf_i+0x21c>)
 800a84c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a850:	6813      	ldr	r3, [r2, #0]
 800a852:	6821      	ldr	r1, [r4, #0]
 800a854:	1d1d      	adds	r5, r3, #4
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	6015      	str	r5, [r2, #0]
 800a85a:	060a      	lsls	r2, r1, #24
 800a85c:	d50b      	bpl.n	800a876 <_printf_i+0x162>
 800a85e:	07ca      	lsls	r2, r1, #31
 800a860:	bf44      	itt	mi
 800a862:	f041 0120 	orrmi.w	r1, r1, #32
 800a866:	6021      	strmi	r1, [r4, #0]
 800a868:	b91b      	cbnz	r3, 800a872 <_printf_i+0x15e>
 800a86a:	6822      	ldr	r2, [r4, #0]
 800a86c:	f022 0220 	bic.w	r2, r2, #32
 800a870:	6022      	str	r2, [r4, #0]
 800a872:	2210      	movs	r2, #16
 800a874:	e7b7      	b.n	800a7e6 <_printf_i+0xd2>
 800a876:	064d      	lsls	r5, r1, #25
 800a878:	bf48      	it	mi
 800a87a:	b29b      	uxthmi	r3, r3
 800a87c:	e7ef      	b.n	800a85e <_printf_i+0x14a>
 800a87e:	4665      	mov	r5, ip
 800a880:	fbb3 f1f2 	udiv	r1, r3, r2
 800a884:	fb02 3311 	mls	r3, r2, r1, r3
 800a888:	5cc3      	ldrb	r3, [r0, r3]
 800a88a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a88e:	460b      	mov	r3, r1
 800a890:	2900      	cmp	r1, #0
 800a892:	d1f5      	bne.n	800a880 <_printf_i+0x16c>
 800a894:	e7b9      	b.n	800a80a <_printf_i+0xf6>
 800a896:	6813      	ldr	r3, [r2, #0]
 800a898:	6825      	ldr	r5, [r4, #0]
 800a89a:	6961      	ldr	r1, [r4, #20]
 800a89c:	1d18      	adds	r0, r3, #4
 800a89e:	6010      	str	r0, [r2, #0]
 800a8a0:	0628      	lsls	r0, r5, #24
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	d501      	bpl.n	800a8aa <_printf_i+0x196>
 800a8a6:	6019      	str	r1, [r3, #0]
 800a8a8:	e002      	b.n	800a8b0 <_printf_i+0x19c>
 800a8aa:	066a      	lsls	r2, r5, #25
 800a8ac:	d5fb      	bpl.n	800a8a6 <_printf_i+0x192>
 800a8ae:	8019      	strh	r1, [r3, #0]
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	6123      	str	r3, [r4, #16]
 800a8b4:	4665      	mov	r5, ip
 800a8b6:	e7b9      	b.n	800a82c <_printf_i+0x118>
 800a8b8:	6813      	ldr	r3, [r2, #0]
 800a8ba:	1d19      	adds	r1, r3, #4
 800a8bc:	6011      	str	r1, [r2, #0]
 800a8be:	681d      	ldr	r5, [r3, #0]
 800a8c0:	6862      	ldr	r2, [r4, #4]
 800a8c2:	2100      	movs	r1, #0
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	f7f5 fc9b 	bl	8000200 <memchr>
 800a8ca:	b108      	cbz	r0, 800a8d0 <_printf_i+0x1bc>
 800a8cc:	1b40      	subs	r0, r0, r5
 800a8ce:	6060      	str	r0, [r4, #4]
 800a8d0:	6863      	ldr	r3, [r4, #4]
 800a8d2:	6123      	str	r3, [r4, #16]
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8da:	e7a7      	b.n	800a82c <_printf_i+0x118>
 800a8dc:	6923      	ldr	r3, [r4, #16]
 800a8de:	462a      	mov	r2, r5
 800a8e0:	4639      	mov	r1, r7
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	47c0      	blx	r8
 800a8e6:	3001      	adds	r0, #1
 800a8e8:	d0aa      	beq.n	800a840 <_printf_i+0x12c>
 800a8ea:	6823      	ldr	r3, [r4, #0]
 800a8ec:	079b      	lsls	r3, r3, #30
 800a8ee:	d413      	bmi.n	800a918 <_printf_i+0x204>
 800a8f0:	68e0      	ldr	r0, [r4, #12]
 800a8f2:	9b03      	ldr	r3, [sp, #12]
 800a8f4:	4298      	cmp	r0, r3
 800a8f6:	bfb8      	it	lt
 800a8f8:	4618      	movlt	r0, r3
 800a8fa:	e7a3      	b.n	800a844 <_printf_i+0x130>
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	464a      	mov	r2, r9
 800a900:	4639      	mov	r1, r7
 800a902:	4630      	mov	r0, r6
 800a904:	47c0      	blx	r8
 800a906:	3001      	adds	r0, #1
 800a908:	d09a      	beq.n	800a840 <_printf_i+0x12c>
 800a90a:	3501      	adds	r5, #1
 800a90c:	68e3      	ldr	r3, [r4, #12]
 800a90e:	9a03      	ldr	r2, [sp, #12]
 800a910:	1a9b      	subs	r3, r3, r2
 800a912:	42ab      	cmp	r3, r5
 800a914:	dcf2      	bgt.n	800a8fc <_printf_i+0x1e8>
 800a916:	e7eb      	b.n	800a8f0 <_printf_i+0x1dc>
 800a918:	2500      	movs	r5, #0
 800a91a:	f104 0919 	add.w	r9, r4, #25
 800a91e:	e7f5      	b.n	800a90c <_printf_i+0x1f8>
 800a920:	2b00      	cmp	r3, #0
 800a922:	d1ac      	bne.n	800a87e <_printf_i+0x16a>
 800a924:	7803      	ldrb	r3, [r0, #0]
 800a926:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a92a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a92e:	e76c      	b.n	800a80a <_printf_i+0xf6>
 800a930:	0800c842 	.word	0x0800c842
 800a934:	0800c853 	.word	0x0800c853

0800a938 <iprintf>:
 800a938:	b40f      	push	{r0, r1, r2, r3}
 800a93a:	4b0a      	ldr	r3, [pc, #40]	; (800a964 <iprintf+0x2c>)
 800a93c:	b513      	push	{r0, r1, r4, lr}
 800a93e:	681c      	ldr	r4, [r3, #0]
 800a940:	b124      	cbz	r4, 800a94c <iprintf+0x14>
 800a942:	69a3      	ldr	r3, [r4, #24]
 800a944:	b913      	cbnz	r3, 800a94c <iprintf+0x14>
 800a946:	4620      	mov	r0, r4
 800a948:	f001 f926 	bl	800bb98 <__sinit>
 800a94c:	ab05      	add	r3, sp, #20
 800a94e:	9a04      	ldr	r2, [sp, #16]
 800a950:	68a1      	ldr	r1, [r4, #8]
 800a952:	9301      	str	r3, [sp, #4]
 800a954:	4620      	mov	r0, r4
 800a956:	f001 fd31 	bl	800c3bc <_vfiprintf_r>
 800a95a:	b002      	add	sp, #8
 800a95c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a960:	b004      	add	sp, #16
 800a962:	4770      	bx	lr
 800a964:	200000f0 	.word	0x200000f0

0800a968 <_puts_r>:
 800a968:	b570      	push	{r4, r5, r6, lr}
 800a96a:	460e      	mov	r6, r1
 800a96c:	4605      	mov	r5, r0
 800a96e:	b118      	cbz	r0, 800a978 <_puts_r+0x10>
 800a970:	6983      	ldr	r3, [r0, #24]
 800a972:	b90b      	cbnz	r3, 800a978 <_puts_r+0x10>
 800a974:	f001 f910 	bl	800bb98 <__sinit>
 800a978:	69ab      	ldr	r3, [r5, #24]
 800a97a:	68ac      	ldr	r4, [r5, #8]
 800a97c:	b913      	cbnz	r3, 800a984 <_puts_r+0x1c>
 800a97e:	4628      	mov	r0, r5
 800a980:	f001 f90a 	bl	800bb98 <__sinit>
 800a984:	4b23      	ldr	r3, [pc, #140]	; (800aa14 <_puts_r+0xac>)
 800a986:	429c      	cmp	r4, r3
 800a988:	d117      	bne.n	800a9ba <_puts_r+0x52>
 800a98a:	686c      	ldr	r4, [r5, #4]
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	071b      	lsls	r3, r3, #28
 800a990:	d51d      	bpl.n	800a9ce <_puts_r+0x66>
 800a992:	6923      	ldr	r3, [r4, #16]
 800a994:	b1db      	cbz	r3, 800a9ce <_puts_r+0x66>
 800a996:	3e01      	subs	r6, #1
 800a998:	68a3      	ldr	r3, [r4, #8]
 800a99a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a99e:	3b01      	subs	r3, #1
 800a9a0:	60a3      	str	r3, [r4, #8]
 800a9a2:	b9e9      	cbnz	r1, 800a9e0 <_puts_r+0x78>
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	da2e      	bge.n	800aa06 <_puts_r+0x9e>
 800a9a8:	4622      	mov	r2, r4
 800a9aa:	210a      	movs	r1, #10
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	f000 f8fd 	bl	800abac <__swbuf_r>
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	d011      	beq.n	800a9da <_puts_r+0x72>
 800a9b6:	200a      	movs	r0, #10
 800a9b8:	e011      	b.n	800a9de <_puts_r+0x76>
 800a9ba:	4b17      	ldr	r3, [pc, #92]	; (800aa18 <_puts_r+0xb0>)
 800a9bc:	429c      	cmp	r4, r3
 800a9be:	d101      	bne.n	800a9c4 <_puts_r+0x5c>
 800a9c0:	68ac      	ldr	r4, [r5, #8]
 800a9c2:	e7e3      	b.n	800a98c <_puts_r+0x24>
 800a9c4:	4b15      	ldr	r3, [pc, #84]	; (800aa1c <_puts_r+0xb4>)
 800a9c6:	429c      	cmp	r4, r3
 800a9c8:	bf08      	it	eq
 800a9ca:	68ec      	ldreq	r4, [r5, #12]
 800a9cc:	e7de      	b.n	800a98c <_puts_r+0x24>
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	f000 f93d 	bl	800ac50 <__swsetup_r>
 800a9d6:	2800      	cmp	r0, #0
 800a9d8:	d0dd      	beq.n	800a996 <_puts_r+0x2e>
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295
 800a9de:	bd70      	pop	{r4, r5, r6, pc}
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	da04      	bge.n	800a9ee <_puts_r+0x86>
 800a9e4:	69a2      	ldr	r2, [r4, #24]
 800a9e6:	429a      	cmp	r2, r3
 800a9e8:	dc06      	bgt.n	800a9f8 <_puts_r+0x90>
 800a9ea:	290a      	cmp	r1, #10
 800a9ec:	d004      	beq.n	800a9f8 <_puts_r+0x90>
 800a9ee:	6823      	ldr	r3, [r4, #0]
 800a9f0:	1c5a      	adds	r2, r3, #1
 800a9f2:	6022      	str	r2, [r4, #0]
 800a9f4:	7019      	strb	r1, [r3, #0]
 800a9f6:	e7cf      	b.n	800a998 <_puts_r+0x30>
 800a9f8:	4622      	mov	r2, r4
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	f000 f8d6 	bl	800abac <__swbuf_r>
 800aa00:	3001      	adds	r0, #1
 800aa02:	d1c9      	bne.n	800a998 <_puts_r+0x30>
 800aa04:	e7e9      	b.n	800a9da <_puts_r+0x72>
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	200a      	movs	r0, #10
 800aa0a:	1c5a      	adds	r2, r3, #1
 800aa0c:	6022      	str	r2, [r4, #0]
 800aa0e:	7018      	strb	r0, [r3, #0]
 800aa10:	e7e5      	b.n	800a9de <_puts_r+0x76>
 800aa12:	bf00      	nop
 800aa14:	0800c894 	.word	0x0800c894
 800aa18:	0800c8b4 	.word	0x0800c8b4
 800aa1c:	0800c874 	.word	0x0800c874

0800aa20 <puts>:
 800aa20:	4b02      	ldr	r3, [pc, #8]	; (800aa2c <puts+0xc>)
 800aa22:	4601      	mov	r1, r0
 800aa24:	6818      	ldr	r0, [r3, #0]
 800aa26:	f7ff bf9f 	b.w	800a968 <_puts_r>
 800aa2a:	bf00      	nop
 800aa2c:	200000f0 	.word	0x200000f0

0800aa30 <_sbrk_r>:
 800aa30:	b538      	push	{r3, r4, r5, lr}
 800aa32:	4c06      	ldr	r4, [pc, #24]	; (800aa4c <_sbrk_r+0x1c>)
 800aa34:	2300      	movs	r3, #0
 800aa36:	4605      	mov	r5, r0
 800aa38:	4608      	mov	r0, r1
 800aa3a:	6023      	str	r3, [r4, #0]
 800aa3c:	f7f8 fb9e 	bl	800317c <_sbrk>
 800aa40:	1c43      	adds	r3, r0, #1
 800aa42:	d102      	bne.n	800aa4a <_sbrk_r+0x1a>
 800aa44:	6823      	ldr	r3, [r4, #0]
 800aa46:	b103      	cbz	r3, 800aa4a <_sbrk_r+0x1a>
 800aa48:	602b      	str	r3, [r5, #0]
 800aa4a:	bd38      	pop	{r3, r4, r5, pc}
 800aa4c:	20000a48 	.word	0x20000a48

0800aa50 <setvbuf>:
 800aa50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa54:	461d      	mov	r5, r3
 800aa56:	4b51      	ldr	r3, [pc, #324]	; (800ab9c <setvbuf+0x14c>)
 800aa58:	681e      	ldr	r6, [r3, #0]
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	460f      	mov	r7, r1
 800aa5e:	4690      	mov	r8, r2
 800aa60:	b126      	cbz	r6, 800aa6c <setvbuf+0x1c>
 800aa62:	69b3      	ldr	r3, [r6, #24]
 800aa64:	b913      	cbnz	r3, 800aa6c <setvbuf+0x1c>
 800aa66:	4630      	mov	r0, r6
 800aa68:	f001 f896 	bl	800bb98 <__sinit>
 800aa6c:	4b4c      	ldr	r3, [pc, #304]	; (800aba0 <setvbuf+0x150>)
 800aa6e:	429c      	cmp	r4, r3
 800aa70:	d152      	bne.n	800ab18 <setvbuf+0xc8>
 800aa72:	6874      	ldr	r4, [r6, #4]
 800aa74:	f1b8 0f02 	cmp.w	r8, #2
 800aa78:	d006      	beq.n	800aa88 <setvbuf+0x38>
 800aa7a:	f1b8 0f01 	cmp.w	r8, #1
 800aa7e:	f200 8089 	bhi.w	800ab94 <setvbuf+0x144>
 800aa82:	2d00      	cmp	r5, #0
 800aa84:	f2c0 8086 	blt.w	800ab94 <setvbuf+0x144>
 800aa88:	4621      	mov	r1, r4
 800aa8a:	4630      	mov	r0, r6
 800aa8c:	f001 f81a 	bl	800bac4 <_fflush_r>
 800aa90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa92:	b141      	cbz	r1, 800aaa6 <setvbuf+0x56>
 800aa94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa98:	4299      	cmp	r1, r3
 800aa9a:	d002      	beq.n	800aaa2 <setvbuf+0x52>
 800aa9c:	4630      	mov	r0, r6
 800aa9e:	f7ff fa47 	bl	8009f30 <_free_r>
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	6363      	str	r3, [r4, #52]	; 0x34
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	61a3      	str	r3, [r4, #24]
 800aaaa:	6063      	str	r3, [r4, #4]
 800aaac:	89a3      	ldrh	r3, [r4, #12]
 800aaae:	061b      	lsls	r3, r3, #24
 800aab0:	d503      	bpl.n	800aaba <setvbuf+0x6a>
 800aab2:	6921      	ldr	r1, [r4, #16]
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7ff fa3b 	bl	8009f30 <_free_r>
 800aaba:	89a3      	ldrh	r3, [r4, #12]
 800aabc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800aac0:	f023 0303 	bic.w	r3, r3, #3
 800aac4:	f1b8 0f02 	cmp.w	r8, #2
 800aac8:	81a3      	strh	r3, [r4, #12]
 800aaca:	d05d      	beq.n	800ab88 <setvbuf+0x138>
 800aacc:	ab01      	add	r3, sp, #4
 800aace:	466a      	mov	r2, sp
 800aad0:	4621      	mov	r1, r4
 800aad2:	4630      	mov	r0, r6
 800aad4:	f001 f8f8 	bl	800bcc8 <__swhatbuf_r>
 800aad8:	89a3      	ldrh	r3, [r4, #12]
 800aada:	4318      	orrs	r0, r3
 800aadc:	81a0      	strh	r0, [r4, #12]
 800aade:	bb2d      	cbnz	r5, 800ab2c <setvbuf+0xdc>
 800aae0:	9d00      	ldr	r5, [sp, #0]
 800aae2:	4628      	mov	r0, r5
 800aae4:	f7ff fa00 	bl	8009ee8 <malloc>
 800aae8:	4607      	mov	r7, r0
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d14e      	bne.n	800ab8c <setvbuf+0x13c>
 800aaee:	f8dd 9000 	ldr.w	r9, [sp]
 800aaf2:	45a9      	cmp	r9, r5
 800aaf4:	d13c      	bne.n	800ab70 <setvbuf+0x120>
 800aaf6:	f04f 30ff 	mov.w	r0, #4294967295
 800aafa:	89a3      	ldrh	r3, [r4, #12]
 800aafc:	f043 0302 	orr.w	r3, r3, #2
 800ab00:	81a3      	strh	r3, [r4, #12]
 800ab02:	2300      	movs	r3, #0
 800ab04:	60a3      	str	r3, [r4, #8]
 800ab06:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ab0a:	6023      	str	r3, [r4, #0]
 800ab0c:	6123      	str	r3, [r4, #16]
 800ab0e:	2301      	movs	r3, #1
 800ab10:	6163      	str	r3, [r4, #20]
 800ab12:	b003      	add	sp, #12
 800ab14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab18:	4b22      	ldr	r3, [pc, #136]	; (800aba4 <setvbuf+0x154>)
 800ab1a:	429c      	cmp	r4, r3
 800ab1c:	d101      	bne.n	800ab22 <setvbuf+0xd2>
 800ab1e:	68b4      	ldr	r4, [r6, #8]
 800ab20:	e7a8      	b.n	800aa74 <setvbuf+0x24>
 800ab22:	4b21      	ldr	r3, [pc, #132]	; (800aba8 <setvbuf+0x158>)
 800ab24:	429c      	cmp	r4, r3
 800ab26:	bf08      	it	eq
 800ab28:	68f4      	ldreq	r4, [r6, #12]
 800ab2a:	e7a3      	b.n	800aa74 <setvbuf+0x24>
 800ab2c:	2f00      	cmp	r7, #0
 800ab2e:	d0d8      	beq.n	800aae2 <setvbuf+0x92>
 800ab30:	69b3      	ldr	r3, [r6, #24]
 800ab32:	b913      	cbnz	r3, 800ab3a <setvbuf+0xea>
 800ab34:	4630      	mov	r0, r6
 800ab36:	f001 f82f 	bl	800bb98 <__sinit>
 800ab3a:	f1b8 0f01 	cmp.w	r8, #1
 800ab3e:	bf08      	it	eq
 800ab40:	89a3      	ldrheq	r3, [r4, #12]
 800ab42:	6027      	str	r7, [r4, #0]
 800ab44:	bf04      	itt	eq
 800ab46:	f043 0301 	orreq.w	r3, r3, #1
 800ab4a:	81a3      	strheq	r3, [r4, #12]
 800ab4c:	89a3      	ldrh	r3, [r4, #12]
 800ab4e:	f013 0008 	ands.w	r0, r3, #8
 800ab52:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800ab56:	d01b      	beq.n	800ab90 <setvbuf+0x140>
 800ab58:	f013 0001 	ands.w	r0, r3, #1
 800ab5c:	bf18      	it	ne
 800ab5e:	426d      	negne	r5, r5
 800ab60:	f04f 0300 	mov.w	r3, #0
 800ab64:	bf1d      	ittte	ne
 800ab66:	60a3      	strne	r3, [r4, #8]
 800ab68:	61a5      	strne	r5, [r4, #24]
 800ab6a:	4618      	movne	r0, r3
 800ab6c:	60a5      	streq	r5, [r4, #8]
 800ab6e:	e7d0      	b.n	800ab12 <setvbuf+0xc2>
 800ab70:	4648      	mov	r0, r9
 800ab72:	f7ff f9b9 	bl	8009ee8 <malloc>
 800ab76:	4607      	mov	r7, r0
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	d0bc      	beq.n	800aaf6 <setvbuf+0xa6>
 800ab7c:	89a3      	ldrh	r3, [r4, #12]
 800ab7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab82:	81a3      	strh	r3, [r4, #12]
 800ab84:	464d      	mov	r5, r9
 800ab86:	e7d3      	b.n	800ab30 <setvbuf+0xe0>
 800ab88:	2000      	movs	r0, #0
 800ab8a:	e7b6      	b.n	800aafa <setvbuf+0xaa>
 800ab8c:	46a9      	mov	r9, r5
 800ab8e:	e7f5      	b.n	800ab7c <setvbuf+0x12c>
 800ab90:	60a0      	str	r0, [r4, #8]
 800ab92:	e7be      	b.n	800ab12 <setvbuf+0xc2>
 800ab94:	f04f 30ff 	mov.w	r0, #4294967295
 800ab98:	e7bb      	b.n	800ab12 <setvbuf+0xc2>
 800ab9a:	bf00      	nop
 800ab9c:	200000f0 	.word	0x200000f0
 800aba0:	0800c894 	.word	0x0800c894
 800aba4:	0800c8b4 	.word	0x0800c8b4
 800aba8:	0800c874 	.word	0x0800c874

0800abac <__swbuf_r>:
 800abac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abae:	460e      	mov	r6, r1
 800abb0:	4614      	mov	r4, r2
 800abb2:	4605      	mov	r5, r0
 800abb4:	b118      	cbz	r0, 800abbe <__swbuf_r+0x12>
 800abb6:	6983      	ldr	r3, [r0, #24]
 800abb8:	b90b      	cbnz	r3, 800abbe <__swbuf_r+0x12>
 800abba:	f000 ffed 	bl	800bb98 <__sinit>
 800abbe:	4b21      	ldr	r3, [pc, #132]	; (800ac44 <__swbuf_r+0x98>)
 800abc0:	429c      	cmp	r4, r3
 800abc2:	d12a      	bne.n	800ac1a <__swbuf_r+0x6e>
 800abc4:	686c      	ldr	r4, [r5, #4]
 800abc6:	69a3      	ldr	r3, [r4, #24]
 800abc8:	60a3      	str	r3, [r4, #8]
 800abca:	89a3      	ldrh	r3, [r4, #12]
 800abcc:	071a      	lsls	r2, r3, #28
 800abce:	d52e      	bpl.n	800ac2e <__swbuf_r+0x82>
 800abd0:	6923      	ldr	r3, [r4, #16]
 800abd2:	b363      	cbz	r3, 800ac2e <__swbuf_r+0x82>
 800abd4:	6923      	ldr	r3, [r4, #16]
 800abd6:	6820      	ldr	r0, [r4, #0]
 800abd8:	1ac0      	subs	r0, r0, r3
 800abda:	6963      	ldr	r3, [r4, #20]
 800abdc:	b2f6      	uxtb	r6, r6
 800abde:	4283      	cmp	r3, r0
 800abe0:	4637      	mov	r7, r6
 800abe2:	dc04      	bgt.n	800abee <__swbuf_r+0x42>
 800abe4:	4621      	mov	r1, r4
 800abe6:	4628      	mov	r0, r5
 800abe8:	f000 ff6c 	bl	800bac4 <_fflush_r>
 800abec:	bb28      	cbnz	r0, 800ac3a <__swbuf_r+0x8e>
 800abee:	68a3      	ldr	r3, [r4, #8]
 800abf0:	3b01      	subs	r3, #1
 800abf2:	60a3      	str	r3, [r4, #8]
 800abf4:	6823      	ldr	r3, [r4, #0]
 800abf6:	1c5a      	adds	r2, r3, #1
 800abf8:	6022      	str	r2, [r4, #0]
 800abfa:	701e      	strb	r6, [r3, #0]
 800abfc:	6963      	ldr	r3, [r4, #20]
 800abfe:	3001      	adds	r0, #1
 800ac00:	4283      	cmp	r3, r0
 800ac02:	d004      	beq.n	800ac0e <__swbuf_r+0x62>
 800ac04:	89a3      	ldrh	r3, [r4, #12]
 800ac06:	07db      	lsls	r3, r3, #31
 800ac08:	d519      	bpl.n	800ac3e <__swbuf_r+0x92>
 800ac0a:	2e0a      	cmp	r6, #10
 800ac0c:	d117      	bne.n	800ac3e <__swbuf_r+0x92>
 800ac0e:	4621      	mov	r1, r4
 800ac10:	4628      	mov	r0, r5
 800ac12:	f000 ff57 	bl	800bac4 <_fflush_r>
 800ac16:	b190      	cbz	r0, 800ac3e <__swbuf_r+0x92>
 800ac18:	e00f      	b.n	800ac3a <__swbuf_r+0x8e>
 800ac1a:	4b0b      	ldr	r3, [pc, #44]	; (800ac48 <__swbuf_r+0x9c>)
 800ac1c:	429c      	cmp	r4, r3
 800ac1e:	d101      	bne.n	800ac24 <__swbuf_r+0x78>
 800ac20:	68ac      	ldr	r4, [r5, #8]
 800ac22:	e7d0      	b.n	800abc6 <__swbuf_r+0x1a>
 800ac24:	4b09      	ldr	r3, [pc, #36]	; (800ac4c <__swbuf_r+0xa0>)
 800ac26:	429c      	cmp	r4, r3
 800ac28:	bf08      	it	eq
 800ac2a:	68ec      	ldreq	r4, [r5, #12]
 800ac2c:	e7cb      	b.n	800abc6 <__swbuf_r+0x1a>
 800ac2e:	4621      	mov	r1, r4
 800ac30:	4628      	mov	r0, r5
 800ac32:	f000 f80d 	bl	800ac50 <__swsetup_r>
 800ac36:	2800      	cmp	r0, #0
 800ac38:	d0cc      	beq.n	800abd4 <__swbuf_r+0x28>
 800ac3a:	f04f 37ff 	mov.w	r7, #4294967295
 800ac3e:	4638      	mov	r0, r7
 800ac40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac42:	bf00      	nop
 800ac44:	0800c894 	.word	0x0800c894
 800ac48:	0800c8b4 	.word	0x0800c8b4
 800ac4c:	0800c874 	.word	0x0800c874

0800ac50 <__swsetup_r>:
 800ac50:	4b32      	ldr	r3, [pc, #200]	; (800ad1c <__swsetup_r+0xcc>)
 800ac52:	b570      	push	{r4, r5, r6, lr}
 800ac54:	681d      	ldr	r5, [r3, #0]
 800ac56:	4606      	mov	r6, r0
 800ac58:	460c      	mov	r4, r1
 800ac5a:	b125      	cbz	r5, 800ac66 <__swsetup_r+0x16>
 800ac5c:	69ab      	ldr	r3, [r5, #24]
 800ac5e:	b913      	cbnz	r3, 800ac66 <__swsetup_r+0x16>
 800ac60:	4628      	mov	r0, r5
 800ac62:	f000 ff99 	bl	800bb98 <__sinit>
 800ac66:	4b2e      	ldr	r3, [pc, #184]	; (800ad20 <__swsetup_r+0xd0>)
 800ac68:	429c      	cmp	r4, r3
 800ac6a:	d10f      	bne.n	800ac8c <__swsetup_r+0x3c>
 800ac6c:	686c      	ldr	r4, [r5, #4]
 800ac6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac72:	b29a      	uxth	r2, r3
 800ac74:	0715      	lsls	r5, r2, #28
 800ac76:	d42c      	bmi.n	800acd2 <__swsetup_r+0x82>
 800ac78:	06d0      	lsls	r0, r2, #27
 800ac7a:	d411      	bmi.n	800aca0 <__swsetup_r+0x50>
 800ac7c:	2209      	movs	r2, #9
 800ac7e:	6032      	str	r2, [r6, #0]
 800ac80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac84:	81a3      	strh	r3, [r4, #12]
 800ac86:	f04f 30ff 	mov.w	r0, #4294967295
 800ac8a:	e03e      	b.n	800ad0a <__swsetup_r+0xba>
 800ac8c:	4b25      	ldr	r3, [pc, #148]	; (800ad24 <__swsetup_r+0xd4>)
 800ac8e:	429c      	cmp	r4, r3
 800ac90:	d101      	bne.n	800ac96 <__swsetup_r+0x46>
 800ac92:	68ac      	ldr	r4, [r5, #8]
 800ac94:	e7eb      	b.n	800ac6e <__swsetup_r+0x1e>
 800ac96:	4b24      	ldr	r3, [pc, #144]	; (800ad28 <__swsetup_r+0xd8>)
 800ac98:	429c      	cmp	r4, r3
 800ac9a:	bf08      	it	eq
 800ac9c:	68ec      	ldreq	r4, [r5, #12]
 800ac9e:	e7e6      	b.n	800ac6e <__swsetup_r+0x1e>
 800aca0:	0751      	lsls	r1, r2, #29
 800aca2:	d512      	bpl.n	800acca <__swsetup_r+0x7a>
 800aca4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aca6:	b141      	cbz	r1, 800acba <__swsetup_r+0x6a>
 800aca8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acac:	4299      	cmp	r1, r3
 800acae:	d002      	beq.n	800acb6 <__swsetup_r+0x66>
 800acb0:	4630      	mov	r0, r6
 800acb2:	f7ff f93d 	bl	8009f30 <_free_r>
 800acb6:	2300      	movs	r3, #0
 800acb8:	6363      	str	r3, [r4, #52]	; 0x34
 800acba:	89a3      	ldrh	r3, [r4, #12]
 800acbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800acc0:	81a3      	strh	r3, [r4, #12]
 800acc2:	2300      	movs	r3, #0
 800acc4:	6063      	str	r3, [r4, #4]
 800acc6:	6923      	ldr	r3, [r4, #16]
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	89a3      	ldrh	r3, [r4, #12]
 800accc:	f043 0308 	orr.w	r3, r3, #8
 800acd0:	81a3      	strh	r3, [r4, #12]
 800acd2:	6923      	ldr	r3, [r4, #16]
 800acd4:	b94b      	cbnz	r3, 800acea <__swsetup_r+0x9a>
 800acd6:	89a3      	ldrh	r3, [r4, #12]
 800acd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800acdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ace0:	d003      	beq.n	800acea <__swsetup_r+0x9a>
 800ace2:	4621      	mov	r1, r4
 800ace4:	4630      	mov	r0, r6
 800ace6:	f001 f813 	bl	800bd10 <__smakebuf_r>
 800acea:	89a2      	ldrh	r2, [r4, #12]
 800acec:	f012 0301 	ands.w	r3, r2, #1
 800acf0:	d00c      	beq.n	800ad0c <__swsetup_r+0xbc>
 800acf2:	2300      	movs	r3, #0
 800acf4:	60a3      	str	r3, [r4, #8]
 800acf6:	6963      	ldr	r3, [r4, #20]
 800acf8:	425b      	negs	r3, r3
 800acfa:	61a3      	str	r3, [r4, #24]
 800acfc:	6923      	ldr	r3, [r4, #16]
 800acfe:	b953      	cbnz	r3, 800ad16 <__swsetup_r+0xc6>
 800ad00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ad08:	d1ba      	bne.n	800ac80 <__swsetup_r+0x30>
 800ad0a:	bd70      	pop	{r4, r5, r6, pc}
 800ad0c:	0792      	lsls	r2, r2, #30
 800ad0e:	bf58      	it	pl
 800ad10:	6963      	ldrpl	r3, [r4, #20]
 800ad12:	60a3      	str	r3, [r4, #8]
 800ad14:	e7f2      	b.n	800acfc <__swsetup_r+0xac>
 800ad16:	2000      	movs	r0, #0
 800ad18:	e7f7      	b.n	800ad0a <__swsetup_r+0xba>
 800ad1a:	bf00      	nop
 800ad1c:	200000f0 	.word	0x200000f0
 800ad20:	0800c894 	.word	0x0800c894
 800ad24:	0800c8b4 	.word	0x0800c8b4
 800ad28:	0800c874 	.word	0x0800c874

0800ad2c <quorem>:
 800ad2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad30:	6903      	ldr	r3, [r0, #16]
 800ad32:	690c      	ldr	r4, [r1, #16]
 800ad34:	42a3      	cmp	r3, r4
 800ad36:	4680      	mov	r8, r0
 800ad38:	f2c0 8082 	blt.w	800ae40 <quorem+0x114>
 800ad3c:	3c01      	subs	r4, #1
 800ad3e:	f101 0714 	add.w	r7, r1, #20
 800ad42:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ad46:	f100 0614 	add.w	r6, r0, #20
 800ad4a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ad4e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ad52:	eb06 030c 	add.w	r3, r6, ip
 800ad56:	3501      	adds	r5, #1
 800ad58:	eb07 090c 	add.w	r9, r7, ip
 800ad5c:	9301      	str	r3, [sp, #4]
 800ad5e:	fbb0 f5f5 	udiv	r5, r0, r5
 800ad62:	b395      	cbz	r5, 800adca <quorem+0x9e>
 800ad64:	f04f 0a00 	mov.w	sl, #0
 800ad68:	4638      	mov	r0, r7
 800ad6a:	46b6      	mov	lr, r6
 800ad6c:	46d3      	mov	fp, sl
 800ad6e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad72:	b293      	uxth	r3, r2
 800ad74:	fb05 a303 	mla	r3, r5, r3, sl
 800ad78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	ebab 0303 	sub.w	r3, fp, r3
 800ad82:	0c12      	lsrs	r2, r2, #16
 800ad84:	f8de b000 	ldr.w	fp, [lr]
 800ad88:	fb05 a202 	mla	r2, r5, r2, sl
 800ad8c:	fa13 f38b 	uxtah	r3, r3, fp
 800ad90:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ad94:	fa1f fb82 	uxth.w	fp, r2
 800ad98:	f8de 2000 	ldr.w	r2, [lr]
 800ad9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ada0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adaa:	4581      	cmp	r9, r0
 800adac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800adb0:	f84e 3b04 	str.w	r3, [lr], #4
 800adb4:	d2db      	bcs.n	800ad6e <quorem+0x42>
 800adb6:	f856 300c 	ldr.w	r3, [r6, ip]
 800adba:	b933      	cbnz	r3, 800adca <quorem+0x9e>
 800adbc:	9b01      	ldr	r3, [sp, #4]
 800adbe:	3b04      	subs	r3, #4
 800adc0:	429e      	cmp	r6, r3
 800adc2:	461a      	mov	r2, r3
 800adc4:	d330      	bcc.n	800ae28 <quorem+0xfc>
 800adc6:	f8c8 4010 	str.w	r4, [r8, #16]
 800adca:	4640      	mov	r0, r8
 800adcc:	f001 f9f8 	bl	800c1c0 <__mcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	db25      	blt.n	800ae20 <quorem+0xf4>
 800add4:	3501      	adds	r5, #1
 800add6:	4630      	mov	r0, r6
 800add8:	f04f 0c00 	mov.w	ip, #0
 800addc:	f857 2b04 	ldr.w	r2, [r7], #4
 800ade0:	f8d0 e000 	ldr.w	lr, [r0]
 800ade4:	b293      	uxth	r3, r2
 800ade6:	ebac 0303 	sub.w	r3, ip, r3
 800adea:	0c12      	lsrs	r2, r2, #16
 800adec:	fa13 f38e 	uxtah	r3, r3, lr
 800adf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800adf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adfe:	45b9      	cmp	r9, r7
 800ae00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae04:	f840 3b04 	str.w	r3, [r0], #4
 800ae08:	d2e8      	bcs.n	800addc <quorem+0xb0>
 800ae0a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ae0e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ae12:	b92a      	cbnz	r2, 800ae20 <quorem+0xf4>
 800ae14:	3b04      	subs	r3, #4
 800ae16:	429e      	cmp	r6, r3
 800ae18:	461a      	mov	r2, r3
 800ae1a:	d30b      	bcc.n	800ae34 <quorem+0x108>
 800ae1c:	f8c8 4010 	str.w	r4, [r8, #16]
 800ae20:	4628      	mov	r0, r5
 800ae22:	b003      	add	sp, #12
 800ae24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae28:	6812      	ldr	r2, [r2, #0]
 800ae2a:	3b04      	subs	r3, #4
 800ae2c:	2a00      	cmp	r2, #0
 800ae2e:	d1ca      	bne.n	800adc6 <quorem+0x9a>
 800ae30:	3c01      	subs	r4, #1
 800ae32:	e7c5      	b.n	800adc0 <quorem+0x94>
 800ae34:	6812      	ldr	r2, [r2, #0]
 800ae36:	3b04      	subs	r3, #4
 800ae38:	2a00      	cmp	r2, #0
 800ae3a:	d1ef      	bne.n	800ae1c <quorem+0xf0>
 800ae3c:	3c01      	subs	r4, #1
 800ae3e:	e7ea      	b.n	800ae16 <quorem+0xea>
 800ae40:	2000      	movs	r0, #0
 800ae42:	e7ee      	b.n	800ae22 <quorem+0xf6>
 800ae44:	0000      	movs	r0, r0
	...

0800ae48 <_dtoa_r>:
 800ae48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4c:	ec57 6b10 	vmov	r6, r7, d0
 800ae50:	b097      	sub	sp, #92	; 0x5c
 800ae52:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae54:	9106      	str	r1, [sp, #24]
 800ae56:	4604      	mov	r4, r0
 800ae58:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae5a:	9312      	str	r3, [sp, #72]	; 0x48
 800ae5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ae60:	e9cd 6700 	strd	r6, r7, [sp]
 800ae64:	b93d      	cbnz	r5, 800ae76 <_dtoa_r+0x2e>
 800ae66:	2010      	movs	r0, #16
 800ae68:	f7ff f83e 	bl	8009ee8 <malloc>
 800ae6c:	6260      	str	r0, [r4, #36]	; 0x24
 800ae6e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae72:	6005      	str	r5, [r0, #0]
 800ae74:	60c5      	str	r5, [r0, #12]
 800ae76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae78:	6819      	ldr	r1, [r3, #0]
 800ae7a:	b151      	cbz	r1, 800ae92 <_dtoa_r+0x4a>
 800ae7c:	685a      	ldr	r2, [r3, #4]
 800ae7e:	604a      	str	r2, [r1, #4]
 800ae80:	2301      	movs	r3, #1
 800ae82:	4093      	lsls	r3, r2
 800ae84:	608b      	str	r3, [r1, #8]
 800ae86:	4620      	mov	r0, r4
 800ae88:	f000 ffb8 	bl	800bdfc <_Bfree>
 800ae8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae8e:	2200      	movs	r2, #0
 800ae90:	601a      	str	r2, [r3, #0]
 800ae92:	1e3b      	subs	r3, r7, #0
 800ae94:	bfbb      	ittet	lt
 800ae96:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ae9a:	9301      	strlt	r3, [sp, #4]
 800ae9c:	2300      	movge	r3, #0
 800ae9e:	2201      	movlt	r2, #1
 800aea0:	bfac      	ite	ge
 800aea2:	f8c8 3000 	strge.w	r3, [r8]
 800aea6:	f8c8 2000 	strlt.w	r2, [r8]
 800aeaa:	4baf      	ldr	r3, [pc, #700]	; (800b168 <_dtoa_r+0x320>)
 800aeac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aeb0:	ea33 0308 	bics.w	r3, r3, r8
 800aeb4:	d114      	bne.n	800aee0 <_dtoa_r+0x98>
 800aeb6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aeb8:	f242 730f 	movw	r3, #9999	; 0x270f
 800aebc:	6013      	str	r3, [r2, #0]
 800aebe:	9b00      	ldr	r3, [sp, #0]
 800aec0:	b923      	cbnz	r3, 800aecc <_dtoa_r+0x84>
 800aec2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800aec6:	2800      	cmp	r0, #0
 800aec8:	f000 8542 	beq.w	800b950 <_dtoa_r+0xb08>
 800aecc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aece:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b17c <_dtoa_r+0x334>
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f000 8544 	beq.w	800b960 <_dtoa_r+0xb18>
 800aed8:	f10b 0303 	add.w	r3, fp, #3
 800aedc:	f000 bd3e 	b.w	800b95c <_dtoa_r+0xb14>
 800aee0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aee4:	2200      	movs	r2, #0
 800aee6:	2300      	movs	r3, #0
 800aee8:	4630      	mov	r0, r6
 800aeea:	4639      	mov	r1, r7
 800aeec:	f7f5 fdfc 	bl	8000ae8 <__aeabi_dcmpeq>
 800aef0:	4681      	mov	r9, r0
 800aef2:	b168      	cbz	r0, 800af10 <_dtoa_r+0xc8>
 800aef4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aef6:	2301      	movs	r3, #1
 800aef8:	6013      	str	r3, [r2, #0]
 800aefa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f000 8524 	beq.w	800b94a <_dtoa_r+0xb02>
 800af02:	4b9a      	ldr	r3, [pc, #616]	; (800b16c <_dtoa_r+0x324>)
 800af04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af06:	f103 3bff 	add.w	fp, r3, #4294967295
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	f000 bd28 	b.w	800b960 <_dtoa_r+0xb18>
 800af10:	aa14      	add	r2, sp, #80	; 0x50
 800af12:	a915      	add	r1, sp, #84	; 0x54
 800af14:	ec47 6b10 	vmov	d0, r6, r7
 800af18:	4620      	mov	r0, r4
 800af1a:	f001 f9c8 	bl	800c2ae <__d2b>
 800af1e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800af22:	9004      	str	r0, [sp, #16]
 800af24:	2d00      	cmp	r5, #0
 800af26:	d07c      	beq.n	800b022 <_dtoa_r+0x1da>
 800af28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af2c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800af30:	46b2      	mov	sl, r6
 800af32:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800af36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800af3a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800af3e:	2200      	movs	r2, #0
 800af40:	4b8b      	ldr	r3, [pc, #556]	; (800b170 <_dtoa_r+0x328>)
 800af42:	4650      	mov	r0, sl
 800af44:	4659      	mov	r1, fp
 800af46:	f7f5 f9af 	bl	80002a8 <__aeabi_dsub>
 800af4a:	a381      	add	r3, pc, #516	; (adr r3, 800b150 <_dtoa_r+0x308>)
 800af4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af50:	f7f5 fb62 	bl	8000618 <__aeabi_dmul>
 800af54:	a380      	add	r3, pc, #512	; (adr r3, 800b158 <_dtoa_r+0x310>)
 800af56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5a:	f7f5 f9a7 	bl	80002ac <__adddf3>
 800af5e:	4606      	mov	r6, r0
 800af60:	4628      	mov	r0, r5
 800af62:	460f      	mov	r7, r1
 800af64:	f7f5 faee 	bl	8000544 <__aeabi_i2d>
 800af68:	a37d      	add	r3, pc, #500	; (adr r3, 800b160 <_dtoa_r+0x318>)
 800af6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6e:	f7f5 fb53 	bl	8000618 <__aeabi_dmul>
 800af72:	4602      	mov	r2, r0
 800af74:	460b      	mov	r3, r1
 800af76:	4630      	mov	r0, r6
 800af78:	4639      	mov	r1, r7
 800af7a:	f7f5 f997 	bl	80002ac <__adddf3>
 800af7e:	4606      	mov	r6, r0
 800af80:	460f      	mov	r7, r1
 800af82:	f7f5 fdf9 	bl	8000b78 <__aeabi_d2iz>
 800af86:	2200      	movs	r2, #0
 800af88:	4682      	mov	sl, r0
 800af8a:	2300      	movs	r3, #0
 800af8c:	4630      	mov	r0, r6
 800af8e:	4639      	mov	r1, r7
 800af90:	f7f5 fdb4 	bl	8000afc <__aeabi_dcmplt>
 800af94:	b148      	cbz	r0, 800afaa <_dtoa_r+0x162>
 800af96:	4650      	mov	r0, sl
 800af98:	f7f5 fad4 	bl	8000544 <__aeabi_i2d>
 800af9c:	4632      	mov	r2, r6
 800af9e:	463b      	mov	r3, r7
 800afa0:	f7f5 fda2 	bl	8000ae8 <__aeabi_dcmpeq>
 800afa4:	b908      	cbnz	r0, 800afaa <_dtoa_r+0x162>
 800afa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afaa:	f1ba 0f16 	cmp.w	sl, #22
 800afae:	d859      	bhi.n	800b064 <_dtoa_r+0x21c>
 800afb0:	4970      	ldr	r1, [pc, #448]	; (800b174 <_dtoa_r+0x32c>)
 800afb2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800afb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afbe:	f7f5 fdbb 	bl	8000b38 <__aeabi_dcmpgt>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d050      	beq.n	800b068 <_dtoa_r+0x220>
 800afc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afca:	2300      	movs	r3, #0
 800afcc:	930f      	str	r3, [sp, #60]	; 0x3c
 800afce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afd0:	1b5d      	subs	r5, r3, r5
 800afd2:	f1b5 0801 	subs.w	r8, r5, #1
 800afd6:	bf49      	itett	mi
 800afd8:	f1c5 0301 	rsbmi	r3, r5, #1
 800afdc:	2300      	movpl	r3, #0
 800afde:	9305      	strmi	r3, [sp, #20]
 800afe0:	f04f 0800 	movmi.w	r8, #0
 800afe4:	bf58      	it	pl
 800afe6:	9305      	strpl	r3, [sp, #20]
 800afe8:	f1ba 0f00 	cmp.w	sl, #0
 800afec:	db3e      	blt.n	800b06c <_dtoa_r+0x224>
 800afee:	2300      	movs	r3, #0
 800aff0:	44d0      	add	r8, sl
 800aff2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800aff6:	9307      	str	r3, [sp, #28]
 800aff8:	9b06      	ldr	r3, [sp, #24]
 800affa:	2b09      	cmp	r3, #9
 800affc:	f200 8090 	bhi.w	800b120 <_dtoa_r+0x2d8>
 800b000:	2b05      	cmp	r3, #5
 800b002:	bfc4      	itt	gt
 800b004:	3b04      	subgt	r3, #4
 800b006:	9306      	strgt	r3, [sp, #24]
 800b008:	9b06      	ldr	r3, [sp, #24]
 800b00a:	f1a3 0302 	sub.w	r3, r3, #2
 800b00e:	bfcc      	ite	gt
 800b010:	2500      	movgt	r5, #0
 800b012:	2501      	movle	r5, #1
 800b014:	2b03      	cmp	r3, #3
 800b016:	f200 808f 	bhi.w	800b138 <_dtoa_r+0x2f0>
 800b01a:	e8df f003 	tbb	[pc, r3]
 800b01e:	7f7d      	.short	0x7f7d
 800b020:	7131      	.short	0x7131
 800b022:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b026:	441d      	add	r5, r3
 800b028:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b02c:	2820      	cmp	r0, #32
 800b02e:	dd13      	ble.n	800b058 <_dtoa_r+0x210>
 800b030:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b034:	9b00      	ldr	r3, [sp, #0]
 800b036:	fa08 f800 	lsl.w	r8, r8, r0
 800b03a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b03e:	fa23 f000 	lsr.w	r0, r3, r0
 800b042:	ea48 0000 	orr.w	r0, r8, r0
 800b046:	f7f5 fa6d 	bl	8000524 <__aeabi_ui2d>
 800b04a:	2301      	movs	r3, #1
 800b04c:	4682      	mov	sl, r0
 800b04e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b052:	3d01      	subs	r5, #1
 800b054:	9313      	str	r3, [sp, #76]	; 0x4c
 800b056:	e772      	b.n	800af3e <_dtoa_r+0xf6>
 800b058:	9b00      	ldr	r3, [sp, #0]
 800b05a:	f1c0 0020 	rsb	r0, r0, #32
 800b05e:	fa03 f000 	lsl.w	r0, r3, r0
 800b062:	e7f0      	b.n	800b046 <_dtoa_r+0x1fe>
 800b064:	2301      	movs	r3, #1
 800b066:	e7b1      	b.n	800afcc <_dtoa_r+0x184>
 800b068:	900f      	str	r0, [sp, #60]	; 0x3c
 800b06a:	e7b0      	b.n	800afce <_dtoa_r+0x186>
 800b06c:	9b05      	ldr	r3, [sp, #20]
 800b06e:	eba3 030a 	sub.w	r3, r3, sl
 800b072:	9305      	str	r3, [sp, #20]
 800b074:	f1ca 0300 	rsb	r3, sl, #0
 800b078:	9307      	str	r3, [sp, #28]
 800b07a:	2300      	movs	r3, #0
 800b07c:	930e      	str	r3, [sp, #56]	; 0x38
 800b07e:	e7bb      	b.n	800aff8 <_dtoa_r+0x1b0>
 800b080:	2301      	movs	r3, #1
 800b082:	930a      	str	r3, [sp, #40]	; 0x28
 800b084:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b086:	2b00      	cmp	r3, #0
 800b088:	dd59      	ble.n	800b13e <_dtoa_r+0x2f6>
 800b08a:	9302      	str	r3, [sp, #8]
 800b08c:	4699      	mov	r9, r3
 800b08e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b090:	2200      	movs	r2, #0
 800b092:	6072      	str	r2, [r6, #4]
 800b094:	2204      	movs	r2, #4
 800b096:	f102 0014 	add.w	r0, r2, #20
 800b09a:	4298      	cmp	r0, r3
 800b09c:	6871      	ldr	r1, [r6, #4]
 800b09e:	d953      	bls.n	800b148 <_dtoa_r+0x300>
 800b0a0:	4620      	mov	r0, r4
 800b0a2:	f000 fe77 	bl	800bd94 <_Balloc>
 800b0a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0a8:	6030      	str	r0, [r6, #0]
 800b0aa:	f1b9 0f0e 	cmp.w	r9, #14
 800b0ae:	f8d3 b000 	ldr.w	fp, [r3]
 800b0b2:	f200 80e6 	bhi.w	800b282 <_dtoa_r+0x43a>
 800b0b6:	2d00      	cmp	r5, #0
 800b0b8:	f000 80e3 	beq.w	800b282 <_dtoa_r+0x43a>
 800b0bc:	ed9d 7b00 	vldr	d7, [sp]
 800b0c0:	f1ba 0f00 	cmp.w	sl, #0
 800b0c4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800b0c8:	dd74      	ble.n	800b1b4 <_dtoa_r+0x36c>
 800b0ca:	4a2a      	ldr	r2, [pc, #168]	; (800b174 <_dtoa_r+0x32c>)
 800b0cc:	f00a 030f 	and.w	r3, sl, #15
 800b0d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b0d4:	ed93 7b00 	vldr	d7, [r3]
 800b0d8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b0dc:	06f0      	lsls	r0, r6, #27
 800b0de:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b0e2:	d565      	bpl.n	800b1b0 <_dtoa_r+0x368>
 800b0e4:	4b24      	ldr	r3, [pc, #144]	; (800b178 <_dtoa_r+0x330>)
 800b0e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b0ea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b0ee:	f7f5 fbbd 	bl	800086c <__aeabi_ddiv>
 800b0f2:	e9cd 0100 	strd	r0, r1, [sp]
 800b0f6:	f006 060f 	and.w	r6, r6, #15
 800b0fa:	2503      	movs	r5, #3
 800b0fc:	4f1e      	ldr	r7, [pc, #120]	; (800b178 <_dtoa_r+0x330>)
 800b0fe:	e04c      	b.n	800b19a <_dtoa_r+0x352>
 800b100:	2301      	movs	r3, #1
 800b102:	930a      	str	r3, [sp, #40]	; 0x28
 800b104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b106:	4453      	add	r3, sl
 800b108:	f103 0901 	add.w	r9, r3, #1
 800b10c:	9302      	str	r3, [sp, #8]
 800b10e:	464b      	mov	r3, r9
 800b110:	2b01      	cmp	r3, #1
 800b112:	bfb8      	it	lt
 800b114:	2301      	movlt	r3, #1
 800b116:	e7ba      	b.n	800b08e <_dtoa_r+0x246>
 800b118:	2300      	movs	r3, #0
 800b11a:	e7b2      	b.n	800b082 <_dtoa_r+0x23a>
 800b11c:	2300      	movs	r3, #0
 800b11e:	e7f0      	b.n	800b102 <_dtoa_r+0x2ba>
 800b120:	2501      	movs	r5, #1
 800b122:	2300      	movs	r3, #0
 800b124:	9306      	str	r3, [sp, #24]
 800b126:	950a      	str	r5, [sp, #40]	; 0x28
 800b128:	f04f 33ff 	mov.w	r3, #4294967295
 800b12c:	9302      	str	r3, [sp, #8]
 800b12e:	4699      	mov	r9, r3
 800b130:	2200      	movs	r2, #0
 800b132:	2312      	movs	r3, #18
 800b134:	920b      	str	r2, [sp, #44]	; 0x2c
 800b136:	e7aa      	b.n	800b08e <_dtoa_r+0x246>
 800b138:	2301      	movs	r3, #1
 800b13a:	930a      	str	r3, [sp, #40]	; 0x28
 800b13c:	e7f4      	b.n	800b128 <_dtoa_r+0x2e0>
 800b13e:	2301      	movs	r3, #1
 800b140:	9302      	str	r3, [sp, #8]
 800b142:	4699      	mov	r9, r3
 800b144:	461a      	mov	r2, r3
 800b146:	e7f5      	b.n	800b134 <_dtoa_r+0x2ec>
 800b148:	3101      	adds	r1, #1
 800b14a:	6071      	str	r1, [r6, #4]
 800b14c:	0052      	lsls	r2, r2, #1
 800b14e:	e7a2      	b.n	800b096 <_dtoa_r+0x24e>
 800b150:	636f4361 	.word	0x636f4361
 800b154:	3fd287a7 	.word	0x3fd287a7
 800b158:	8b60c8b3 	.word	0x8b60c8b3
 800b15c:	3fc68a28 	.word	0x3fc68a28
 800b160:	509f79fb 	.word	0x509f79fb
 800b164:	3fd34413 	.word	0x3fd34413
 800b168:	7ff00000 	.word	0x7ff00000
 800b16c:	0800c841 	.word	0x0800c841
 800b170:	3ff80000 	.word	0x3ff80000
 800b174:	0800c900 	.word	0x0800c900
 800b178:	0800c8d8 	.word	0x0800c8d8
 800b17c:	0800c86d 	.word	0x0800c86d
 800b180:	07f1      	lsls	r1, r6, #31
 800b182:	d508      	bpl.n	800b196 <_dtoa_r+0x34e>
 800b184:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b18c:	f7f5 fa44 	bl	8000618 <__aeabi_dmul>
 800b190:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b194:	3501      	adds	r5, #1
 800b196:	1076      	asrs	r6, r6, #1
 800b198:	3708      	adds	r7, #8
 800b19a:	2e00      	cmp	r6, #0
 800b19c:	d1f0      	bne.n	800b180 <_dtoa_r+0x338>
 800b19e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b1a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1a6:	f7f5 fb61 	bl	800086c <__aeabi_ddiv>
 800b1aa:	e9cd 0100 	strd	r0, r1, [sp]
 800b1ae:	e01a      	b.n	800b1e6 <_dtoa_r+0x39e>
 800b1b0:	2502      	movs	r5, #2
 800b1b2:	e7a3      	b.n	800b0fc <_dtoa_r+0x2b4>
 800b1b4:	f000 80a0 	beq.w	800b2f8 <_dtoa_r+0x4b0>
 800b1b8:	f1ca 0600 	rsb	r6, sl, #0
 800b1bc:	4b9f      	ldr	r3, [pc, #636]	; (800b43c <_dtoa_r+0x5f4>)
 800b1be:	4fa0      	ldr	r7, [pc, #640]	; (800b440 <_dtoa_r+0x5f8>)
 800b1c0:	f006 020f 	and.w	r2, r6, #15
 800b1c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b1d0:	f7f5 fa22 	bl	8000618 <__aeabi_dmul>
 800b1d4:	e9cd 0100 	strd	r0, r1, [sp]
 800b1d8:	1136      	asrs	r6, r6, #4
 800b1da:	2300      	movs	r3, #0
 800b1dc:	2502      	movs	r5, #2
 800b1de:	2e00      	cmp	r6, #0
 800b1e0:	d17f      	bne.n	800b2e2 <_dtoa_r+0x49a>
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1e1      	bne.n	800b1aa <_dtoa_r+0x362>
 800b1e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	f000 8087 	beq.w	800b2fc <_dtoa_r+0x4b4>
 800b1ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	4b93      	ldr	r3, [pc, #588]	; (800b444 <_dtoa_r+0x5fc>)
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	4639      	mov	r1, r7
 800b1fa:	f7f5 fc7f 	bl	8000afc <__aeabi_dcmplt>
 800b1fe:	2800      	cmp	r0, #0
 800b200:	d07c      	beq.n	800b2fc <_dtoa_r+0x4b4>
 800b202:	f1b9 0f00 	cmp.w	r9, #0
 800b206:	d079      	beq.n	800b2fc <_dtoa_r+0x4b4>
 800b208:	9b02      	ldr	r3, [sp, #8]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	dd35      	ble.n	800b27a <_dtoa_r+0x432>
 800b20e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b212:	9308      	str	r3, [sp, #32]
 800b214:	4639      	mov	r1, r7
 800b216:	2200      	movs	r2, #0
 800b218:	4b8b      	ldr	r3, [pc, #556]	; (800b448 <_dtoa_r+0x600>)
 800b21a:	4630      	mov	r0, r6
 800b21c:	f7f5 f9fc 	bl	8000618 <__aeabi_dmul>
 800b220:	e9cd 0100 	strd	r0, r1, [sp]
 800b224:	9f02      	ldr	r7, [sp, #8]
 800b226:	3501      	adds	r5, #1
 800b228:	4628      	mov	r0, r5
 800b22a:	f7f5 f98b 	bl	8000544 <__aeabi_i2d>
 800b22e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b232:	f7f5 f9f1 	bl	8000618 <__aeabi_dmul>
 800b236:	2200      	movs	r2, #0
 800b238:	4b84      	ldr	r3, [pc, #528]	; (800b44c <_dtoa_r+0x604>)
 800b23a:	f7f5 f837 	bl	80002ac <__adddf3>
 800b23e:	4605      	mov	r5, r0
 800b240:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b244:	2f00      	cmp	r7, #0
 800b246:	d15d      	bne.n	800b304 <_dtoa_r+0x4bc>
 800b248:	2200      	movs	r2, #0
 800b24a:	4b81      	ldr	r3, [pc, #516]	; (800b450 <_dtoa_r+0x608>)
 800b24c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b250:	f7f5 f82a 	bl	80002a8 <__aeabi_dsub>
 800b254:	462a      	mov	r2, r5
 800b256:	4633      	mov	r3, r6
 800b258:	e9cd 0100 	strd	r0, r1, [sp]
 800b25c:	f7f5 fc6c 	bl	8000b38 <__aeabi_dcmpgt>
 800b260:	2800      	cmp	r0, #0
 800b262:	f040 8288 	bne.w	800b776 <_dtoa_r+0x92e>
 800b266:	462a      	mov	r2, r5
 800b268:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b26c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b270:	f7f5 fc44 	bl	8000afc <__aeabi_dcmplt>
 800b274:	2800      	cmp	r0, #0
 800b276:	f040 827c 	bne.w	800b772 <_dtoa_r+0x92a>
 800b27a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b27e:	e9cd 2300 	strd	r2, r3, [sp]
 800b282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b284:	2b00      	cmp	r3, #0
 800b286:	f2c0 8150 	blt.w	800b52a <_dtoa_r+0x6e2>
 800b28a:	f1ba 0f0e 	cmp.w	sl, #14
 800b28e:	f300 814c 	bgt.w	800b52a <_dtoa_r+0x6e2>
 800b292:	4b6a      	ldr	r3, [pc, #424]	; (800b43c <_dtoa_r+0x5f4>)
 800b294:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b298:	ed93 7b00 	vldr	d7, [r3]
 800b29c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b2a4:	f280 80d8 	bge.w	800b458 <_dtoa_r+0x610>
 800b2a8:	f1b9 0f00 	cmp.w	r9, #0
 800b2ac:	f300 80d4 	bgt.w	800b458 <_dtoa_r+0x610>
 800b2b0:	f040 825e 	bne.w	800b770 <_dtoa_r+0x928>
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	4b66      	ldr	r3, [pc, #408]	; (800b450 <_dtoa_r+0x608>)
 800b2b8:	ec51 0b17 	vmov	r0, r1, d7
 800b2bc:	f7f5 f9ac 	bl	8000618 <__aeabi_dmul>
 800b2c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2c4:	f7f5 fc2e 	bl	8000b24 <__aeabi_dcmpge>
 800b2c8:	464f      	mov	r7, r9
 800b2ca:	464e      	mov	r6, r9
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	f040 8234 	bne.w	800b73a <_dtoa_r+0x8f2>
 800b2d2:	2331      	movs	r3, #49	; 0x31
 800b2d4:	f10b 0501 	add.w	r5, fp, #1
 800b2d8:	f88b 3000 	strb.w	r3, [fp]
 800b2dc:	f10a 0a01 	add.w	sl, sl, #1
 800b2e0:	e22f      	b.n	800b742 <_dtoa_r+0x8fa>
 800b2e2:	07f2      	lsls	r2, r6, #31
 800b2e4:	d505      	bpl.n	800b2f2 <_dtoa_r+0x4aa>
 800b2e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2ea:	f7f5 f995 	bl	8000618 <__aeabi_dmul>
 800b2ee:	3501      	adds	r5, #1
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	1076      	asrs	r6, r6, #1
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	e772      	b.n	800b1de <_dtoa_r+0x396>
 800b2f8:	2502      	movs	r5, #2
 800b2fa:	e774      	b.n	800b1e6 <_dtoa_r+0x39e>
 800b2fc:	f8cd a020 	str.w	sl, [sp, #32]
 800b300:	464f      	mov	r7, r9
 800b302:	e791      	b.n	800b228 <_dtoa_r+0x3e0>
 800b304:	4b4d      	ldr	r3, [pc, #308]	; (800b43c <_dtoa_r+0x5f4>)
 800b306:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b30a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b30e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b310:	2b00      	cmp	r3, #0
 800b312:	d047      	beq.n	800b3a4 <_dtoa_r+0x55c>
 800b314:	4602      	mov	r2, r0
 800b316:	460b      	mov	r3, r1
 800b318:	2000      	movs	r0, #0
 800b31a:	494e      	ldr	r1, [pc, #312]	; (800b454 <_dtoa_r+0x60c>)
 800b31c:	f7f5 faa6 	bl	800086c <__aeabi_ddiv>
 800b320:	462a      	mov	r2, r5
 800b322:	4633      	mov	r3, r6
 800b324:	f7f4 ffc0 	bl	80002a8 <__aeabi_dsub>
 800b328:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b32c:	465d      	mov	r5, fp
 800b32e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b332:	f7f5 fc21 	bl	8000b78 <__aeabi_d2iz>
 800b336:	4606      	mov	r6, r0
 800b338:	f7f5 f904 	bl	8000544 <__aeabi_i2d>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b344:	f7f4 ffb0 	bl	80002a8 <__aeabi_dsub>
 800b348:	3630      	adds	r6, #48	; 0x30
 800b34a:	f805 6b01 	strb.w	r6, [r5], #1
 800b34e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b352:	e9cd 0100 	strd	r0, r1, [sp]
 800b356:	f7f5 fbd1 	bl	8000afc <__aeabi_dcmplt>
 800b35a:	2800      	cmp	r0, #0
 800b35c:	d163      	bne.n	800b426 <_dtoa_r+0x5de>
 800b35e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b362:	2000      	movs	r0, #0
 800b364:	4937      	ldr	r1, [pc, #220]	; (800b444 <_dtoa_r+0x5fc>)
 800b366:	f7f4 ff9f 	bl	80002a8 <__aeabi_dsub>
 800b36a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b36e:	f7f5 fbc5 	bl	8000afc <__aeabi_dcmplt>
 800b372:	2800      	cmp	r0, #0
 800b374:	f040 80b7 	bne.w	800b4e6 <_dtoa_r+0x69e>
 800b378:	eba5 030b 	sub.w	r3, r5, fp
 800b37c:	429f      	cmp	r7, r3
 800b37e:	f77f af7c 	ble.w	800b27a <_dtoa_r+0x432>
 800b382:	2200      	movs	r2, #0
 800b384:	4b30      	ldr	r3, [pc, #192]	; (800b448 <_dtoa_r+0x600>)
 800b386:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b38a:	f7f5 f945 	bl	8000618 <__aeabi_dmul>
 800b38e:	2200      	movs	r2, #0
 800b390:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b394:	4b2c      	ldr	r3, [pc, #176]	; (800b448 <_dtoa_r+0x600>)
 800b396:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b39a:	f7f5 f93d 	bl	8000618 <__aeabi_dmul>
 800b39e:	e9cd 0100 	strd	r0, r1, [sp]
 800b3a2:	e7c4      	b.n	800b32e <_dtoa_r+0x4e6>
 800b3a4:	462a      	mov	r2, r5
 800b3a6:	4633      	mov	r3, r6
 800b3a8:	f7f5 f936 	bl	8000618 <__aeabi_dmul>
 800b3ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b3b0:	eb0b 0507 	add.w	r5, fp, r7
 800b3b4:	465e      	mov	r6, fp
 800b3b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3ba:	f7f5 fbdd 	bl	8000b78 <__aeabi_d2iz>
 800b3be:	4607      	mov	r7, r0
 800b3c0:	f7f5 f8c0 	bl	8000544 <__aeabi_i2d>
 800b3c4:	3730      	adds	r7, #48	; 0x30
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3ce:	f7f4 ff6b 	bl	80002a8 <__aeabi_dsub>
 800b3d2:	f806 7b01 	strb.w	r7, [r6], #1
 800b3d6:	42ae      	cmp	r6, r5
 800b3d8:	e9cd 0100 	strd	r0, r1, [sp]
 800b3dc:	f04f 0200 	mov.w	r2, #0
 800b3e0:	d126      	bne.n	800b430 <_dtoa_r+0x5e8>
 800b3e2:	4b1c      	ldr	r3, [pc, #112]	; (800b454 <_dtoa_r+0x60c>)
 800b3e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b3e8:	f7f4 ff60 	bl	80002ac <__adddf3>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	460b      	mov	r3, r1
 800b3f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3f4:	f7f5 fba0 	bl	8000b38 <__aeabi_dcmpgt>
 800b3f8:	2800      	cmp	r0, #0
 800b3fa:	d174      	bne.n	800b4e6 <_dtoa_r+0x69e>
 800b3fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b400:	2000      	movs	r0, #0
 800b402:	4914      	ldr	r1, [pc, #80]	; (800b454 <_dtoa_r+0x60c>)
 800b404:	f7f4 ff50 	bl	80002a8 <__aeabi_dsub>
 800b408:	4602      	mov	r2, r0
 800b40a:	460b      	mov	r3, r1
 800b40c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b410:	f7f5 fb74 	bl	8000afc <__aeabi_dcmplt>
 800b414:	2800      	cmp	r0, #0
 800b416:	f43f af30 	beq.w	800b27a <_dtoa_r+0x432>
 800b41a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b41e:	2b30      	cmp	r3, #48	; 0x30
 800b420:	f105 32ff 	add.w	r2, r5, #4294967295
 800b424:	d002      	beq.n	800b42c <_dtoa_r+0x5e4>
 800b426:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b42a:	e04a      	b.n	800b4c2 <_dtoa_r+0x67a>
 800b42c:	4615      	mov	r5, r2
 800b42e:	e7f4      	b.n	800b41a <_dtoa_r+0x5d2>
 800b430:	4b05      	ldr	r3, [pc, #20]	; (800b448 <_dtoa_r+0x600>)
 800b432:	f7f5 f8f1 	bl	8000618 <__aeabi_dmul>
 800b436:	e9cd 0100 	strd	r0, r1, [sp]
 800b43a:	e7bc      	b.n	800b3b6 <_dtoa_r+0x56e>
 800b43c:	0800c900 	.word	0x0800c900
 800b440:	0800c8d8 	.word	0x0800c8d8
 800b444:	3ff00000 	.word	0x3ff00000
 800b448:	40240000 	.word	0x40240000
 800b44c:	401c0000 	.word	0x401c0000
 800b450:	40140000 	.word	0x40140000
 800b454:	3fe00000 	.word	0x3fe00000
 800b458:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b45c:	465d      	mov	r5, fp
 800b45e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b462:	4630      	mov	r0, r6
 800b464:	4639      	mov	r1, r7
 800b466:	f7f5 fa01 	bl	800086c <__aeabi_ddiv>
 800b46a:	f7f5 fb85 	bl	8000b78 <__aeabi_d2iz>
 800b46e:	4680      	mov	r8, r0
 800b470:	f7f5 f868 	bl	8000544 <__aeabi_i2d>
 800b474:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b478:	f7f5 f8ce 	bl	8000618 <__aeabi_dmul>
 800b47c:	4602      	mov	r2, r0
 800b47e:	460b      	mov	r3, r1
 800b480:	4630      	mov	r0, r6
 800b482:	4639      	mov	r1, r7
 800b484:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b488:	f7f4 ff0e 	bl	80002a8 <__aeabi_dsub>
 800b48c:	f805 6b01 	strb.w	r6, [r5], #1
 800b490:	eba5 060b 	sub.w	r6, r5, fp
 800b494:	45b1      	cmp	r9, r6
 800b496:	4602      	mov	r2, r0
 800b498:	460b      	mov	r3, r1
 800b49a:	d139      	bne.n	800b510 <_dtoa_r+0x6c8>
 800b49c:	f7f4 ff06 	bl	80002ac <__adddf3>
 800b4a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4a4:	4606      	mov	r6, r0
 800b4a6:	460f      	mov	r7, r1
 800b4a8:	f7f5 fb46 	bl	8000b38 <__aeabi_dcmpgt>
 800b4ac:	b9c8      	cbnz	r0, 800b4e2 <_dtoa_r+0x69a>
 800b4ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4b2:	4630      	mov	r0, r6
 800b4b4:	4639      	mov	r1, r7
 800b4b6:	f7f5 fb17 	bl	8000ae8 <__aeabi_dcmpeq>
 800b4ba:	b110      	cbz	r0, 800b4c2 <_dtoa_r+0x67a>
 800b4bc:	f018 0f01 	tst.w	r8, #1
 800b4c0:	d10f      	bne.n	800b4e2 <_dtoa_r+0x69a>
 800b4c2:	9904      	ldr	r1, [sp, #16]
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	f000 fc99 	bl	800bdfc <_Bfree>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4ce:	702b      	strb	r3, [r5, #0]
 800b4d0:	f10a 0301 	add.w	r3, sl, #1
 800b4d4:	6013      	str	r3, [r2, #0]
 800b4d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	f000 8241 	beq.w	800b960 <_dtoa_r+0xb18>
 800b4de:	601d      	str	r5, [r3, #0]
 800b4e0:	e23e      	b.n	800b960 <_dtoa_r+0xb18>
 800b4e2:	f8cd a020 	str.w	sl, [sp, #32]
 800b4e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b4ea:	2a39      	cmp	r2, #57	; 0x39
 800b4ec:	f105 33ff 	add.w	r3, r5, #4294967295
 800b4f0:	d108      	bne.n	800b504 <_dtoa_r+0x6bc>
 800b4f2:	459b      	cmp	fp, r3
 800b4f4:	d10a      	bne.n	800b50c <_dtoa_r+0x6c4>
 800b4f6:	9b08      	ldr	r3, [sp, #32]
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	9308      	str	r3, [sp, #32]
 800b4fc:	2330      	movs	r3, #48	; 0x30
 800b4fe:	f88b 3000 	strb.w	r3, [fp]
 800b502:	465b      	mov	r3, fp
 800b504:	781a      	ldrb	r2, [r3, #0]
 800b506:	3201      	adds	r2, #1
 800b508:	701a      	strb	r2, [r3, #0]
 800b50a:	e78c      	b.n	800b426 <_dtoa_r+0x5de>
 800b50c:	461d      	mov	r5, r3
 800b50e:	e7ea      	b.n	800b4e6 <_dtoa_r+0x69e>
 800b510:	2200      	movs	r2, #0
 800b512:	4b9b      	ldr	r3, [pc, #620]	; (800b780 <_dtoa_r+0x938>)
 800b514:	f7f5 f880 	bl	8000618 <__aeabi_dmul>
 800b518:	2200      	movs	r2, #0
 800b51a:	2300      	movs	r3, #0
 800b51c:	4606      	mov	r6, r0
 800b51e:	460f      	mov	r7, r1
 800b520:	f7f5 fae2 	bl	8000ae8 <__aeabi_dcmpeq>
 800b524:	2800      	cmp	r0, #0
 800b526:	d09a      	beq.n	800b45e <_dtoa_r+0x616>
 800b528:	e7cb      	b.n	800b4c2 <_dtoa_r+0x67a>
 800b52a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b52c:	2a00      	cmp	r2, #0
 800b52e:	f000 808b 	beq.w	800b648 <_dtoa_r+0x800>
 800b532:	9a06      	ldr	r2, [sp, #24]
 800b534:	2a01      	cmp	r2, #1
 800b536:	dc6e      	bgt.n	800b616 <_dtoa_r+0x7ce>
 800b538:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b53a:	2a00      	cmp	r2, #0
 800b53c:	d067      	beq.n	800b60e <_dtoa_r+0x7c6>
 800b53e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b542:	9f07      	ldr	r7, [sp, #28]
 800b544:	9d05      	ldr	r5, [sp, #20]
 800b546:	9a05      	ldr	r2, [sp, #20]
 800b548:	2101      	movs	r1, #1
 800b54a:	441a      	add	r2, r3
 800b54c:	4620      	mov	r0, r4
 800b54e:	9205      	str	r2, [sp, #20]
 800b550:	4498      	add	r8, r3
 800b552:	f000 fcf3 	bl	800bf3c <__i2b>
 800b556:	4606      	mov	r6, r0
 800b558:	2d00      	cmp	r5, #0
 800b55a:	dd0c      	ble.n	800b576 <_dtoa_r+0x72e>
 800b55c:	f1b8 0f00 	cmp.w	r8, #0
 800b560:	dd09      	ble.n	800b576 <_dtoa_r+0x72e>
 800b562:	4545      	cmp	r5, r8
 800b564:	9a05      	ldr	r2, [sp, #20]
 800b566:	462b      	mov	r3, r5
 800b568:	bfa8      	it	ge
 800b56a:	4643      	movge	r3, r8
 800b56c:	1ad2      	subs	r2, r2, r3
 800b56e:	9205      	str	r2, [sp, #20]
 800b570:	1aed      	subs	r5, r5, r3
 800b572:	eba8 0803 	sub.w	r8, r8, r3
 800b576:	9b07      	ldr	r3, [sp, #28]
 800b578:	b1eb      	cbz	r3, 800b5b6 <_dtoa_r+0x76e>
 800b57a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d067      	beq.n	800b650 <_dtoa_r+0x808>
 800b580:	b18f      	cbz	r7, 800b5a6 <_dtoa_r+0x75e>
 800b582:	4631      	mov	r1, r6
 800b584:	463a      	mov	r2, r7
 800b586:	4620      	mov	r0, r4
 800b588:	f000 fd78 	bl	800c07c <__pow5mult>
 800b58c:	9a04      	ldr	r2, [sp, #16]
 800b58e:	4601      	mov	r1, r0
 800b590:	4606      	mov	r6, r0
 800b592:	4620      	mov	r0, r4
 800b594:	f000 fcdb 	bl	800bf4e <__multiply>
 800b598:	9904      	ldr	r1, [sp, #16]
 800b59a:	9008      	str	r0, [sp, #32]
 800b59c:	4620      	mov	r0, r4
 800b59e:	f000 fc2d 	bl	800bdfc <_Bfree>
 800b5a2:	9b08      	ldr	r3, [sp, #32]
 800b5a4:	9304      	str	r3, [sp, #16]
 800b5a6:	9b07      	ldr	r3, [sp, #28]
 800b5a8:	1bda      	subs	r2, r3, r7
 800b5aa:	d004      	beq.n	800b5b6 <_dtoa_r+0x76e>
 800b5ac:	9904      	ldr	r1, [sp, #16]
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f000 fd64 	bl	800c07c <__pow5mult>
 800b5b4:	9004      	str	r0, [sp, #16]
 800b5b6:	2101      	movs	r1, #1
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	f000 fcbf 	bl	800bf3c <__i2b>
 800b5be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5c0:	4607      	mov	r7, r0
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	f000 81d0 	beq.w	800b968 <_dtoa_r+0xb20>
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	4601      	mov	r1, r0
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f000 fd55 	bl	800c07c <__pow5mult>
 800b5d2:	9b06      	ldr	r3, [sp, #24]
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	4607      	mov	r7, r0
 800b5d8:	dc40      	bgt.n	800b65c <_dtoa_r+0x814>
 800b5da:	9b00      	ldr	r3, [sp, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d139      	bne.n	800b654 <_dtoa_r+0x80c>
 800b5e0:	9b01      	ldr	r3, [sp, #4]
 800b5e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d136      	bne.n	800b658 <_dtoa_r+0x810>
 800b5ea:	9b01      	ldr	r3, [sp, #4]
 800b5ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b5f0:	0d1b      	lsrs	r3, r3, #20
 800b5f2:	051b      	lsls	r3, r3, #20
 800b5f4:	b12b      	cbz	r3, 800b602 <_dtoa_r+0x7ba>
 800b5f6:	9b05      	ldr	r3, [sp, #20]
 800b5f8:	3301      	adds	r3, #1
 800b5fa:	9305      	str	r3, [sp, #20]
 800b5fc:	f108 0801 	add.w	r8, r8, #1
 800b600:	2301      	movs	r3, #1
 800b602:	9307      	str	r3, [sp, #28]
 800b604:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b606:	2b00      	cmp	r3, #0
 800b608:	d12a      	bne.n	800b660 <_dtoa_r+0x818>
 800b60a:	2001      	movs	r0, #1
 800b60c:	e030      	b.n	800b670 <_dtoa_r+0x828>
 800b60e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b610:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b614:	e795      	b.n	800b542 <_dtoa_r+0x6fa>
 800b616:	9b07      	ldr	r3, [sp, #28]
 800b618:	f109 37ff 	add.w	r7, r9, #4294967295
 800b61c:	42bb      	cmp	r3, r7
 800b61e:	bfbf      	itttt	lt
 800b620:	9b07      	ldrlt	r3, [sp, #28]
 800b622:	9707      	strlt	r7, [sp, #28]
 800b624:	1afa      	sublt	r2, r7, r3
 800b626:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b628:	bfbb      	ittet	lt
 800b62a:	189b      	addlt	r3, r3, r2
 800b62c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b62e:	1bdf      	subge	r7, r3, r7
 800b630:	2700      	movlt	r7, #0
 800b632:	f1b9 0f00 	cmp.w	r9, #0
 800b636:	bfb5      	itete	lt
 800b638:	9b05      	ldrlt	r3, [sp, #20]
 800b63a:	9d05      	ldrge	r5, [sp, #20]
 800b63c:	eba3 0509 	sublt.w	r5, r3, r9
 800b640:	464b      	movge	r3, r9
 800b642:	bfb8      	it	lt
 800b644:	2300      	movlt	r3, #0
 800b646:	e77e      	b.n	800b546 <_dtoa_r+0x6fe>
 800b648:	9f07      	ldr	r7, [sp, #28]
 800b64a:	9d05      	ldr	r5, [sp, #20]
 800b64c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b64e:	e783      	b.n	800b558 <_dtoa_r+0x710>
 800b650:	9a07      	ldr	r2, [sp, #28]
 800b652:	e7ab      	b.n	800b5ac <_dtoa_r+0x764>
 800b654:	2300      	movs	r3, #0
 800b656:	e7d4      	b.n	800b602 <_dtoa_r+0x7ba>
 800b658:	9b00      	ldr	r3, [sp, #0]
 800b65a:	e7d2      	b.n	800b602 <_dtoa_r+0x7ba>
 800b65c:	2300      	movs	r3, #0
 800b65e:	9307      	str	r3, [sp, #28]
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b666:	6918      	ldr	r0, [r3, #16]
 800b668:	f000 fc1a 	bl	800bea0 <__hi0bits>
 800b66c:	f1c0 0020 	rsb	r0, r0, #32
 800b670:	4440      	add	r0, r8
 800b672:	f010 001f 	ands.w	r0, r0, #31
 800b676:	d047      	beq.n	800b708 <_dtoa_r+0x8c0>
 800b678:	f1c0 0320 	rsb	r3, r0, #32
 800b67c:	2b04      	cmp	r3, #4
 800b67e:	dd3b      	ble.n	800b6f8 <_dtoa_r+0x8b0>
 800b680:	9b05      	ldr	r3, [sp, #20]
 800b682:	f1c0 001c 	rsb	r0, r0, #28
 800b686:	4403      	add	r3, r0
 800b688:	9305      	str	r3, [sp, #20]
 800b68a:	4405      	add	r5, r0
 800b68c:	4480      	add	r8, r0
 800b68e:	9b05      	ldr	r3, [sp, #20]
 800b690:	2b00      	cmp	r3, #0
 800b692:	dd05      	ble.n	800b6a0 <_dtoa_r+0x858>
 800b694:	461a      	mov	r2, r3
 800b696:	9904      	ldr	r1, [sp, #16]
 800b698:	4620      	mov	r0, r4
 800b69a:	f000 fd3d 	bl	800c118 <__lshift>
 800b69e:	9004      	str	r0, [sp, #16]
 800b6a0:	f1b8 0f00 	cmp.w	r8, #0
 800b6a4:	dd05      	ble.n	800b6b2 <_dtoa_r+0x86a>
 800b6a6:	4639      	mov	r1, r7
 800b6a8:	4642      	mov	r2, r8
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 fd34 	bl	800c118 <__lshift>
 800b6b0:	4607      	mov	r7, r0
 800b6b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6b4:	b353      	cbz	r3, 800b70c <_dtoa_r+0x8c4>
 800b6b6:	4639      	mov	r1, r7
 800b6b8:	9804      	ldr	r0, [sp, #16]
 800b6ba:	f000 fd81 	bl	800c1c0 <__mcmp>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	da24      	bge.n	800b70c <_dtoa_r+0x8c4>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	220a      	movs	r2, #10
 800b6c6:	9904      	ldr	r1, [sp, #16]
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	f000 fbae 	bl	800be2a <__multadd>
 800b6ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6d0:	9004      	str	r0, [sp, #16]
 800b6d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f000 814d 	beq.w	800b976 <_dtoa_r+0xb2e>
 800b6dc:	2300      	movs	r3, #0
 800b6de:	4631      	mov	r1, r6
 800b6e0:	220a      	movs	r2, #10
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f000 fba1 	bl	800be2a <__multadd>
 800b6e8:	9b02      	ldr	r3, [sp, #8]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	4606      	mov	r6, r0
 800b6ee:	dc4f      	bgt.n	800b790 <_dtoa_r+0x948>
 800b6f0:	9b06      	ldr	r3, [sp, #24]
 800b6f2:	2b02      	cmp	r3, #2
 800b6f4:	dd4c      	ble.n	800b790 <_dtoa_r+0x948>
 800b6f6:	e011      	b.n	800b71c <_dtoa_r+0x8d4>
 800b6f8:	d0c9      	beq.n	800b68e <_dtoa_r+0x846>
 800b6fa:	9a05      	ldr	r2, [sp, #20]
 800b6fc:	331c      	adds	r3, #28
 800b6fe:	441a      	add	r2, r3
 800b700:	9205      	str	r2, [sp, #20]
 800b702:	441d      	add	r5, r3
 800b704:	4498      	add	r8, r3
 800b706:	e7c2      	b.n	800b68e <_dtoa_r+0x846>
 800b708:	4603      	mov	r3, r0
 800b70a:	e7f6      	b.n	800b6fa <_dtoa_r+0x8b2>
 800b70c:	f1b9 0f00 	cmp.w	r9, #0
 800b710:	dc38      	bgt.n	800b784 <_dtoa_r+0x93c>
 800b712:	9b06      	ldr	r3, [sp, #24]
 800b714:	2b02      	cmp	r3, #2
 800b716:	dd35      	ble.n	800b784 <_dtoa_r+0x93c>
 800b718:	f8cd 9008 	str.w	r9, [sp, #8]
 800b71c:	9b02      	ldr	r3, [sp, #8]
 800b71e:	b963      	cbnz	r3, 800b73a <_dtoa_r+0x8f2>
 800b720:	4639      	mov	r1, r7
 800b722:	2205      	movs	r2, #5
 800b724:	4620      	mov	r0, r4
 800b726:	f000 fb80 	bl	800be2a <__multadd>
 800b72a:	4601      	mov	r1, r0
 800b72c:	4607      	mov	r7, r0
 800b72e:	9804      	ldr	r0, [sp, #16]
 800b730:	f000 fd46 	bl	800c1c0 <__mcmp>
 800b734:	2800      	cmp	r0, #0
 800b736:	f73f adcc 	bgt.w	800b2d2 <_dtoa_r+0x48a>
 800b73a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b73c:	465d      	mov	r5, fp
 800b73e:	ea6f 0a03 	mvn.w	sl, r3
 800b742:	f04f 0900 	mov.w	r9, #0
 800b746:	4639      	mov	r1, r7
 800b748:	4620      	mov	r0, r4
 800b74a:	f000 fb57 	bl	800bdfc <_Bfree>
 800b74e:	2e00      	cmp	r6, #0
 800b750:	f43f aeb7 	beq.w	800b4c2 <_dtoa_r+0x67a>
 800b754:	f1b9 0f00 	cmp.w	r9, #0
 800b758:	d005      	beq.n	800b766 <_dtoa_r+0x91e>
 800b75a:	45b1      	cmp	r9, r6
 800b75c:	d003      	beq.n	800b766 <_dtoa_r+0x91e>
 800b75e:	4649      	mov	r1, r9
 800b760:	4620      	mov	r0, r4
 800b762:	f000 fb4b 	bl	800bdfc <_Bfree>
 800b766:	4631      	mov	r1, r6
 800b768:	4620      	mov	r0, r4
 800b76a:	f000 fb47 	bl	800bdfc <_Bfree>
 800b76e:	e6a8      	b.n	800b4c2 <_dtoa_r+0x67a>
 800b770:	2700      	movs	r7, #0
 800b772:	463e      	mov	r6, r7
 800b774:	e7e1      	b.n	800b73a <_dtoa_r+0x8f2>
 800b776:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b77a:	463e      	mov	r6, r7
 800b77c:	e5a9      	b.n	800b2d2 <_dtoa_r+0x48a>
 800b77e:	bf00      	nop
 800b780:	40240000 	.word	0x40240000
 800b784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b786:	f8cd 9008 	str.w	r9, [sp, #8]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	f000 80fa 	beq.w	800b984 <_dtoa_r+0xb3c>
 800b790:	2d00      	cmp	r5, #0
 800b792:	dd05      	ble.n	800b7a0 <_dtoa_r+0x958>
 800b794:	4631      	mov	r1, r6
 800b796:	462a      	mov	r2, r5
 800b798:	4620      	mov	r0, r4
 800b79a:	f000 fcbd 	bl	800c118 <__lshift>
 800b79e:	4606      	mov	r6, r0
 800b7a0:	9b07      	ldr	r3, [sp, #28]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d04c      	beq.n	800b840 <_dtoa_r+0x9f8>
 800b7a6:	6871      	ldr	r1, [r6, #4]
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	f000 faf3 	bl	800bd94 <_Balloc>
 800b7ae:	6932      	ldr	r2, [r6, #16]
 800b7b0:	3202      	adds	r2, #2
 800b7b2:	4605      	mov	r5, r0
 800b7b4:	0092      	lsls	r2, r2, #2
 800b7b6:	f106 010c 	add.w	r1, r6, #12
 800b7ba:	300c      	adds	r0, #12
 800b7bc:	f7fe fba4 	bl	8009f08 <memcpy>
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	4629      	mov	r1, r5
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	f000 fca7 	bl	800c118 <__lshift>
 800b7ca:	9b00      	ldr	r3, [sp, #0]
 800b7cc:	f8cd b014 	str.w	fp, [sp, #20]
 800b7d0:	f003 0301 	and.w	r3, r3, #1
 800b7d4:	46b1      	mov	r9, r6
 800b7d6:	9307      	str	r3, [sp, #28]
 800b7d8:	4606      	mov	r6, r0
 800b7da:	4639      	mov	r1, r7
 800b7dc:	9804      	ldr	r0, [sp, #16]
 800b7de:	f7ff faa5 	bl	800ad2c <quorem>
 800b7e2:	4649      	mov	r1, r9
 800b7e4:	4605      	mov	r5, r0
 800b7e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b7ea:	9804      	ldr	r0, [sp, #16]
 800b7ec:	f000 fce8 	bl	800c1c0 <__mcmp>
 800b7f0:	4632      	mov	r2, r6
 800b7f2:	9000      	str	r0, [sp, #0]
 800b7f4:	4639      	mov	r1, r7
 800b7f6:	4620      	mov	r0, r4
 800b7f8:	f000 fcfc 	bl	800c1f4 <__mdiff>
 800b7fc:	68c3      	ldr	r3, [r0, #12]
 800b7fe:	4602      	mov	r2, r0
 800b800:	bb03      	cbnz	r3, 800b844 <_dtoa_r+0x9fc>
 800b802:	4601      	mov	r1, r0
 800b804:	9008      	str	r0, [sp, #32]
 800b806:	9804      	ldr	r0, [sp, #16]
 800b808:	f000 fcda 	bl	800c1c0 <__mcmp>
 800b80c:	9a08      	ldr	r2, [sp, #32]
 800b80e:	4603      	mov	r3, r0
 800b810:	4611      	mov	r1, r2
 800b812:	4620      	mov	r0, r4
 800b814:	9308      	str	r3, [sp, #32]
 800b816:	f000 faf1 	bl	800bdfc <_Bfree>
 800b81a:	9b08      	ldr	r3, [sp, #32]
 800b81c:	b9a3      	cbnz	r3, 800b848 <_dtoa_r+0xa00>
 800b81e:	9a06      	ldr	r2, [sp, #24]
 800b820:	b992      	cbnz	r2, 800b848 <_dtoa_r+0xa00>
 800b822:	9a07      	ldr	r2, [sp, #28]
 800b824:	b982      	cbnz	r2, 800b848 <_dtoa_r+0xa00>
 800b826:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b82a:	d029      	beq.n	800b880 <_dtoa_r+0xa38>
 800b82c:	9b00      	ldr	r3, [sp, #0]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	dd01      	ble.n	800b836 <_dtoa_r+0x9ee>
 800b832:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b836:	9b05      	ldr	r3, [sp, #20]
 800b838:	1c5d      	adds	r5, r3, #1
 800b83a:	f883 8000 	strb.w	r8, [r3]
 800b83e:	e782      	b.n	800b746 <_dtoa_r+0x8fe>
 800b840:	4630      	mov	r0, r6
 800b842:	e7c2      	b.n	800b7ca <_dtoa_r+0x982>
 800b844:	2301      	movs	r3, #1
 800b846:	e7e3      	b.n	800b810 <_dtoa_r+0x9c8>
 800b848:	9a00      	ldr	r2, [sp, #0]
 800b84a:	2a00      	cmp	r2, #0
 800b84c:	db04      	blt.n	800b858 <_dtoa_r+0xa10>
 800b84e:	d125      	bne.n	800b89c <_dtoa_r+0xa54>
 800b850:	9a06      	ldr	r2, [sp, #24]
 800b852:	bb1a      	cbnz	r2, 800b89c <_dtoa_r+0xa54>
 800b854:	9a07      	ldr	r2, [sp, #28]
 800b856:	bb0a      	cbnz	r2, 800b89c <_dtoa_r+0xa54>
 800b858:	2b00      	cmp	r3, #0
 800b85a:	ddec      	ble.n	800b836 <_dtoa_r+0x9ee>
 800b85c:	2201      	movs	r2, #1
 800b85e:	9904      	ldr	r1, [sp, #16]
 800b860:	4620      	mov	r0, r4
 800b862:	f000 fc59 	bl	800c118 <__lshift>
 800b866:	4639      	mov	r1, r7
 800b868:	9004      	str	r0, [sp, #16]
 800b86a:	f000 fca9 	bl	800c1c0 <__mcmp>
 800b86e:	2800      	cmp	r0, #0
 800b870:	dc03      	bgt.n	800b87a <_dtoa_r+0xa32>
 800b872:	d1e0      	bne.n	800b836 <_dtoa_r+0x9ee>
 800b874:	f018 0f01 	tst.w	r8, #1
 800b878:	d0dd      	beq.n	800b836 <_dtoa_r+0x9ee>
 800b87a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b87e:	d1d8      	bne.n	800b832 <_dtoa_r+0x9ea>
 800b880:	9b05      	ldr	r3, [sp, #20]
 800b882:	9a05      	ldr	r2, [sp, #20]
 800b884:	1c5d      	adds	r5, r3, #1
 800b886:	2339      	movs	r3, #57	; 0x39
 800b888:	7013      	strb	r3, [r2, #0]
 800b88a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b88e:	2b39      	cmp	r3, #57	; 0x39
 800b890:	f105 32ff 	add.w	r2, r5, #4294967295
 800b894:	d04f      	beq.n	800b936 <_dtoa_r+0xaee>
 800b896:	3301      	adds	r3, #1
 800b898:	7013      	strb	r3, [r2, #0]
 800b89a:	e754      	b.n	800b746 <_dtoa_r+0x8fe>
 800b89c:	9a05      	ldr	r2, [sp, #20]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f102 0501 	add.w	r5, r2, #1
 800b8a4:	dd06      	ble.n	800b8b4 <_dtoa_r+0xa6c>
 800b8a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b8aa:	d0e9      	beq.n	800b880 <_dtoa_r+0xa38>
 800b8ac:	f108 0801 	add.w	r8, r8, #1
 800b8b0:	9b05      	ldr	r3, [sp, #20]
 800b8b2:	e7c2      	b.n	800b83a <_dtoa_r+0x9f2>
 800b8b4:	9a02      	ldr	r2, [sp, #8]
 800b8b6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b8ba:	eba5 030b 	sub.w	r3, r5, fp
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	d021      	beq.n	800b906 <_dtoa_r+0xabe>
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	220a      	movs	r2, #10
 800b8c6:	9904      	ldr	r1, [sp, #16]
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	f000 faae 	bl	800be2a <__multadd>
 800b8ce:	45b1      	cmp	r9, r6
 800b8d0:	9004      	str	r0, [sp, #16]
 800b8d2:	f04f 0300 	mov.w	r3, #0
 800b8d6:	f04f 020a 	mov.w	r2, #10
 800b8da:	4649      	mov	r1, r9
 800b8dc:	4620      	mov	r0, r4
 800b8de:	d105      	bne.n	800b8ec <_dtoa_r+0xaa4>
 800b8e0:	f000 faa3 	bl	800be2a <__multadd>
 800b8e4:	4681      	mov	r9, r0
 800b8e6:	4606      	mov	r6, r0
 800b8e8:	9505      	str	r5, [sp, #20]
 800b8ea:	e776      	b.n	800b7da <_dtoa_r+0x992>
 800b8ec:	f000 fa9d 	bl	800be2a <__multadd>
 800b8f0:	4631      	mov	r1, r6
 800b8f2:	4681      	mov	r9, r0
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	220a      	movs	r2, #10
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	f000 fa96 	bl	800be2a <__multadd>
 800b8fe:	4606      	mov	r6, r0
 800b900:	e7f2      	b.n	800b8e8 <_dtoa_r+0xaa0>
 800b902:	f04f 0900 	mov.w	r9, #0
 800b906:	2201      	movs	r2, #1
 800b908:	9904      	ldr	r1, [sp, #16]
 800b90a:	4620      	mov	r0, r4
 800b90c:	f000 fc04 	bl	800c118 <__lshift>
 800b910:	4639      	mov	r1, r7
 800b912:	9004      	str	r0, [sp, #16]
 800b914:	f000 fc54 	bl	800c1c0 <__mcmp>
 800b918:	2800      	cmp	r0, #0
 800b91a:	dcb6      	bgt.n	800b88a <_dtoa_r+0xa42>
 800b91c:	d102      	bne.n	800b924 <_dtoa_r+0xadc>
 800b91e:	f018 0f01 	tst.w	r8, #1
 800b922:	d1b2      	bne.n	800b88a <_dtoa_r+0xa42>
 800b924:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b928:	2b30      	cmp	r3, #48	; 0x30
 800b92a:	f105 32ff 	add.w	r2, r5, #4294967295
 800b92e:	f47f af0a 	bne.w	800b746 <_dtoa_r+0x8fe>
 800b932:	4615      	mov	r5, r2
 800b934:	e7f6      	b.n	800b924 <_dtoa_r+0xadc>
 800b936:	4593      	cmp	fp, r2
 800b938:	d105      	bne.n	800b946 <_dtoa_r+0xafe>
 800b93a:	2331      	movs	r3, #49	; 0x31
 800b93c:	f10a 0a01 	add.w	sl, sl, #1
 800b940:	f88b 3000 	strb.w	r3, [fp]
 800b944:	e6ff      	b.n	800b746 <_dtoa_r+0x8fe>
 800b946:	4615      	mov	r5, r2
 800b948:	e79f      	b.n	800b88a <_dtoa_r+0xa42>
 800b94a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b9b0 <_dtoa_r+0xb68>
 800b94e:	e007      	b.n	800b960 <_dtoa_r+0xb18>
 800b950:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b952:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b9b4 <_dtoa_r+0xb6c>
 800b956:	b11b      	cbz	r3, 800b960 <_dtoa_r+0xb18>
 800b958:	f10b 0308 	add.w	r3, fp, #8
 800b95c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b95e:	6013      	str	r3, [r2, #0]
 800b960:	4658      	mov	r0, fp
 800b962:	b017      	add	sp, #92	; 0x5c
 800b964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b968:	9b06      	ldr	r3, [sp, #24]
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	f77f ae35 	ble.w	800b5da <_dtoa_r+0x792>
 800b970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b972:	9307      	str	r3, [sp, #28]
 800b974:	e649      	b.n	800b60a <_dtoa_r+0x7c2>
 800b976:	9b02      	ldr	r3, [sp, #8]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	dc03      	bgt.n	800b984 <_dtoa_r+0xb3c>
 800b97c:	9b06      	ldr	r3, [sp, #24]
 800b97e:	2b02      	cmp	r3, #2
 800b980:	f73f aecc 	bgt.w	800b71c <_dtoa_r+0x8d4>
 800b984:	465d      	mov	r5, fp
 800b986:	4639      	mov	r1, r7
 800b988:	9804      	ldr	r0, [sp, #16]
 800b98a:	f7ff f9cf 	bl	800ad2c <quorem>
 800b98e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b992:	f805 8b01 	strb.w	r8, [r5], #1
 800b996:	9a02      	ldr	r2, [sp, #8]
 800b998:	eba5 030b 	sub.w	r3, r5, fp
 800b99c:	429a      	cmp	r2, r3
 800b99e:	ddb0      	ble.n	800b902 <_dtoa_r+0xaba>
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	220a      	movs	r2, #10
 800b9a4:	9904      	ldr	r1, [sp, #16]
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f000 fa3f 	bl	800be2a <__multadd>
 800b9ac:	9004      	str	r0, [sp, #16]
 800b9ae:	e7ea      	b.n	800b986 <_dtoa_r+0xb3e>
 800b9b0:	0800c840 	.word	0x0800c840
 800b9b4:	0800c864 	.word	0x0800c864

0800b9b8 <__sflush_r>:
 800b9b8:	898a      	ldrh	r2, [r1, #12]
 800b9ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9be:	4605      	mov	r5, r0
 800b9c0:	0710      	lsls	r0, r2, #28
 800b9c2:	460c      	mov	r4, r1
 800b9c4:	d458      	bmi.n	800ba78 <__sflush_r+0xc0>
 800b9c6:	684b      	ldr	r3, [r1, #4]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	dc05      	bgt.n	800b9d8 <__sflush_r+0x20>
 800b9cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	dc02      	bgt.n	800b9d8 <__sflush_r+0x20>
 800b9d2:	2000      	movs	r0, #0
 800b9d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9da:	2e00      	cmp	r6, #0
 800b9dc:	d0f9      	beq.n	800b9d2 <__sflush_r+0x1a>
 800b9de:	2300      	movs	r3, #0
 800b9e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b9e4:	682f      	ldr	r7, [r5, #0]
 800b9e6:	6a21      	ldr	r1, [r4, #32]
 800b9e8:	602b      	str	r3, [r5, #0]
 800b9ea:	d032      	beq.n	800ba52 <__sflush_r+0x9a>
 800b9ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b9ee:	89a3      	ldrh	r3, [r4, #12]
 800b9f0:	075a      	lsls	r2, r3, #29
 800b9f2:	d505      	bpl.n	800ba00 <__sflush_r+0x48>
 800b9f4:	6863      	ldr	r3, [r4, #4]
 800b9f6:	1ac0      	subs	r0, r0, r3
 800b9f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b9fa:	b10b      	cbz	r3, 800ba00 <__sflush_r+0x48>
 800b9fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b9fe:	1ac0      	subs	r0, r0, r3
 800ba00:	2300      	movs	r3, #0
 800ba02:	4602      	mov	r2, r0
 800ba04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba06:	6a21      	ldr	r1, [r4, #32]
 800ba08:	4628      	mov	r0, r5
 800ba0a:	47b0      	blx	r6
 800ba0c:	1c43      	adds	r3, r0, #1
 800ba0e:	89a3      	ldrh	r3, [r4, #12]
 800ba10:	d106      	bne.n	800ba20 <__sflush_r+0x68>
 800ba12:	6829      	ldr	r1, [r5, #0]
 800ba14:	291d      	cmp	r1, #29
 800ba16:	d848      	bhi.n	800baaa <__sflush_r+0xf2>
 800ba18:	4a29      	ldr	r2, [pc, #164]	; (800bac0 <__sflush_r+0x108>)
 800ba1a:	40ca      	lsrs	r2, r1
 800ba1c:	07d6      	lsls	r6, r2, #31
 800ba1e:	d544      	bpl.n	800baaa <__sflush_r+0xf2>
 800ba20:	2200      	movs	r2, #0
 800ba22:	6062      	str	r2, [r4, #4]
 800ba24:	04d9      	lsls	r1, r3, #19
 800ba26:	6922      	ldr	r2, [r4, #16]
 800ba28:	6022      	str	r2, [r4, #0]
 800ba2a:	d504      	bpl.n	800ba36 <__sflush_r+0x7e>
 800ba2c:	1c42      	adds	r2, r0, #1
 800ba2e:	d101      	bne.n	800ba34 <__sflush_r+0x7c>
 800ba30:	682b      	ldr	r3, [r5, #0]
 800ba32:	b903      	cbnz	r3, 800ba36 <__sflush_r+0x7e>
 800ba34:	6560      	str	r0, [r4, #84]	; 0x54
 800ba36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba38:	602f      	str	r7, [r5, #0]
 800ba3a:	2900      	cmp	r1, #0
 800ba3c:	d0c9      	beq.n	800b9d2 <__sflush_r+0x1a>
 800ba3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba42:	4299      	cmp	r1, r3
 800ba44:	d002      	beq.n	800ba4c <__sflush_r+0x94>
 800ba46:	4628      	mov	r0, r5
 800ba48:	f7fe fa72 	bl	8009f30 <_free_r>
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	6360      	str	r0, [r4, #52]	; 0x34
 800ba50:	e7c0      	b.n	800b9d4 <__sflush_r+0x1c>
 800ba52:	2301      	movs	r3, #1
 800ba54:	4628      	mov	r0, r5
 800ba56:	47b0      	blx	r6
 800ba58:	1c41      	adds	r1, r0, #1
 800ba5a:	d1c8      	bne.n	800b9ee <__sflush_r+0x36>
 800ba5c:	682b      	ldr	r3, [r5, #0]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d0c5      	beq.n	800b9ee <__sflush_r+0x36>
 800ba62:	2b1d      	cmp	r3, #29
 800ba64:	d001      	beq.n	800ba6a <__sflush_r+0xb2>
 800ba66:	2b16      	cmp	r3, #22
 800ba68:	d101      	bne.n	800ba6e <__sflush_r+0xb6>
 800ba6a:	602f      	str	r7, [r5, #0]
 800ba6c:	e7b1      	b.n	800b9d2 <__sflush_r+0x1a>
 800ba6e:	89a3      	ldrh	r3, [r4, #12]
 800ba70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba74:	81a3      	strh	r3, [r4, #12]
 800ba76:	e7ad      	b.n	800b9d4 <__sflush_r+0x1c>
 800ba78:	690f      	ldr	r7, [r1, #16]
 800ba7a:	2f00      	cmp	r7, #0
 800ba7c:	d0a9      	beq.n	800b9d2 <__sflush_r+0x1a>
 800ba7e:	0793      	lsls	r3, r2, #30
 800ba80:	680e      	ldr	r6, [r1, #0]
 800ba82:	bf08      	it	eq
 800ba84:	694b      	ldreq	r3, [r1, #20]
 800ba86:	600f      	str	r7, [r1, #0]
 800ba88:	bf18      	it	ne
 800ba8a:	2300      	movne	r3, #0
 800ba8c:	eba6 0807 	sub.w	r8, r6, r7
 800ba90:	608b      	str	r3, [r1, #8]
 800ba92:	f1b8 0f00 	cmp.w	r8, #0
 800ba96:	dd9c      	ble.n	800b9d2 <__sflush_r+0x1a>
 800ba98:	4643      	mov	r3, r8
 800ba9a:	463a      	mov	r2, r7
 800ba9c:	6a21      	ldr	r1, [r4, #32]
 800ba9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800baa0:	4628      	mov	r0, r5
 800baa2:	47b0      	blx	r6
 800baa4:	2800      	cmp	r0, #0
 800baa6:	dc06      	bgt.n	800bab6 <__sflush_r+0xfe>
 800baa8:	89a3      	ldrh	r3, [r4, #12]
 800baaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baae:	81a3      	strh	r3, [r4, #12]
 800bab0:	f04f 30ff 	mov.w	r0, #4294967295
 800bab4:	e78e      	b.n	800b9d4 <__sflush_r+0x1c>
 800bab6:	4407      	add	r7, r0
 800bab8:	eba8 0800 	sub.w	r8, r8, r0
 800babc:	e7e9      	b.n	800ba92 <__sflush_r+0xda>
 800babe:	bf00      	nop
 800bac0:	20400001 	.word	0x20400001

0800bac4 <_fflush_r>:
 800bac4:	b538      	push	{r3, r4, r5, lr}
 800bac6:	690b      	ldr	r3, [r1, #16]
 800bac8:	4605      	mov	r5, r0
 800baca:	460c      	mov	r4, r1
 800bacc:	b1db      	cbz	r3, 800bb06 <_fflush_r+0x42>
 800bace:	b118      	cbz	r0, 800bad8 <_fflush_r+0x14>
 800bad0:	6983      	ldr	r3, [r0, #24]
 800bad2:	b90b      	cbnz	r3, 800bad8 <_fflush_r+0x14>
 800bad4:	f000 f860 	bl	800bb98 <__sinit>
 800bad8:	4b0c      	ldr	r3, [pc, #48]	; (800bb0c <_fflush_r+0x48>)
 800bada:	429c      	cmp	r4, r3
 800badc:	d109      	bne.n	800baf2 <_fflush_r+0x2e>
 800bade:	686c      	ldr	r4, [r5, #4]
 800bae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bae4:	b17b      	cbz	r3, 800bb06 <_fflush_r+0x42>
 800bae6:	4621      	mov	r1, r4
 800bae8:	4628      	mov	r0, r5
 800baea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800baee:	f7ff bf63 	b.w	800b9b8 <__sflush_r>
 800baf2:	4b07      	ldr	r3, [pc, #28]	; (800bb10 <_fflush_r+0x4c>)
 800baf4:	429c      	cmp	r4, r3
 800baf6:	d101      	bne.n	800bafc <_fflush_r+0x38>
 800baf8:	68ac      	ldr	r4, [r5, #8]
 800bafa:	e7f1      	b.n	800bae0 <_fflush_r+0x1c>
 800bafc:	4b05      	ldr	r3, [pc, #20]	; (800bb14 <_fflush_r+0x50>)
 800bafe:	429c      	cmp	r4, r3
 800bb00:	bf08      	it	eq
 800bb02:	68ec      	ldreq	r4, [r5, #12]
 800bb04:	e7ec      	b.n	800bae0 <_fflush_r+0x1c>
 800bb06:	2000      	movs	r0, #0
 800bb08:	bd38      	pop	{r3, r4, r5, pc}
 800bb0a:	bf00      	nop
 800bb0c:	0800c894 	.word	0x0800c894
 800bb10:	0800c8b4 	.word	0x0800c8b4
 800bb14:	0800c874 	.word	0x0800c874

0800bb18 <std>:
 800bb18:	2300      	movs	r3, #0
 800bb1a:	b510      	push	{r4, lr}
 800bb1c:	4604      	mov	r4, r0
 800bb1e:	e9c0 3300 	strd	r3, r3, [r0]
 800bb22:	6083      	str	r3, [r0, #8]
 800bb24:	8181      	strh	r1, [r0, #12]
 800bb26:	6643      	str	r3, [r0, #100]	; 0x64
 800bb28:	81c2      	strh	r2, [r0, #14]
 800bb2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb2e:	6183      	str	r3, [r0, #24]
 800bb30:	4619      	mov	r1, r3
 800bb32:	2208      	movs	r2, #8
 800bb34:	305c      	adds	r0, #92	; 0x5c
 800bb36:	f7fe f9f2 	bl	8009f1e <memset>
 800bb3a:	4b05      	ldr	r3, [pc, #20]	; (800bb50 <std+0x38>)
 800bb3c:	6263      	str	r3, [r4, #36]	; 0x24
 800bb3e:	4b05      	ldr	r3, [pc, #20]	; (800bb54 <std+0x3c>)
 800bb40:	62a3      	str	r3, [r4, #40]	; 0x28
 800bb42:	4b05      	ldr	r3, [pc, #20]	; (800bb58 <std+0x40>)
 800bb44:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bb46:	4b05      	ldr	r3, [pc, #20]	; (800bb5c <std+0x44>)
 800bb48:	6224      	str	r4, [r4, #32]
 800bb4a:	6323      	str	r3, [r4, #48]	; 0x30
 800bb4c:	bd10      	pop	{r4, pc}
 800bb4e:	bf00      	nop
 800bb50:	0800c5e9 	.word	0x0800c5e9
 800bb54:	0800c60b 	.word	0x0800c60b
 800bb58:	0800c643 	.word	0x0800c643
 800bb5c:	0800c667 	.word	0x0800c667

0800bb60 <_cleanup_r>:
 800bb60:	4901      	ldr	r1, [pc, #4]	; (800bb68 <_cleanup_r+0x8>)
 800bb62:	f000 b885 	b.w	800bc70 <_fwalk_reent>
 800bb66:	bf00      	nop
 800bb68:	0800bac5 	.word	0x0800bac5

0800bb6c <__sfmoreglue>:
 800bb6c:	b570      	push	{r4, r5, r6, lr}
 800bb6e:	1e4a      	subs	r2, r1, #1
 800bb70:	2568      	movs	r5, #104	; 0x68
 800bb72:	4355      	muls	r5, r2
 800bb74:	460e      	mov	r6, r1
 800bb76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bb7a:	f7fe fa27 	bl	8009fcc <_malloc_r>
 800bb7e:	4604      	mov	r4, r0
 800bb80:	b140      	cbz	r0, 800bb94 <__sfmoreglue+0x28>
 800bb82:	2100      	movs	r1, #0
 800bb84:	e9c0 1600 	strd	r1, r6, [r0]
 800bb88:	300c      	adds	r0, #12
 800bb8a:	60a0      	str	r0, [r4, #8]
 800bb8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bb90:	f7fe f9c5 	bl	8009f1e <memset>
 800bb94:	4620      	mov	r0, r4
 800bb96:	bd70      	pop	{r4, r5, r6, pc}

0800bb98 <__sinit>:
 800bb98:	6983      	ldr	r3, [r0, #24]
 800bb9a:	b510      	push	{r4, lr}
 800bb9c:	4604      	mov	r4, r0
 800bb9e:	bb33      	cbnz	r3, 800bbee <__sinit+0x56>
 800bba0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800bba4:	6503      	str	r3, [r0, #80]	; 0x50
 800bba6:	4b12      	ldr	r3, [pc, #72]	; (800bbf0 <__sinit+0x58>)
 800bba8:	4a12      	ldr	r2, [pc, #72]	; (800bbf4 <__sinit+0x5c>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	6282      	str	r2, [r0, #40]	; 0x28
 800bbae:	4298      	cmp	r0, r3
 800bbb0:	bf04      	itt	eq
 800bbb2:	2301      	moveq	r3, #1
 800bbb4:	6183      	streq	r3, [r0, #24]
 800bbb6:	f000 f81f 	bl	800bbf8 <__sfp>
 800bbba:	6060      	str	r0, [r4, #4]
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f000 f81b 	bl	800bbf8 <__sfp>
 800bbc2:	60a0      	str	r0, [r4, #8]
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	f000 f817 	bl	800bbf8 <__sfp>
 800bbca:	2200      	movs	r2, #0
 800bbcc:	60e0      	str	r0, [r4, #12]
 800bbce:	2104      	movs	r1, #4
 800bbd0:	6860      	ldr	r0, [r4, #4]
 800bbd2:	f7ff ffa1 	bl	800bb18 <std>
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	2109      	movs	r1, #9
 800bbda:	68a0      	ldr	r0, [r4, #8]
 800bbdc:	f7ff ff9c 	bl	800bb18 <std>
 800bbe0:	2202      	movs	r2, #2
 800bbe2:	2112      	movs	r1, #18
 800bbe4:	68e0      	ldr	r0, [r4, #12]
 800bbe6:	f7ff ff97 	bl	800bb18 <std>
 800bbea:	2301      	movs	r3, #1
 800bbec:	61a3      	str	r3, [r4, #24]
 800bbee:	bd10      	pop	{r4, pc}
 800bbf0:	0800c82c 	.word	0x0800c82c
 800bbf4:	0800bb61 	.word	0x0800bb61

0800bbf8 <__sfp>:
 800bbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfa:	4b1b      	ldr	r3, [pc, #108]	; (800bc68 <__sfp+0x70>)
 800bbfc:	681e      	ldr	r6, [r3, #0]
 800bbfe:	69b3      	ldr	r3, [r6, #24]
 800bc00:	4607      	mov	r7, r0
 800bc02:	b913      	cbnz	r3, 800bc0a <__sfp+0x12>
 800bc04:	4630      	mov	r0, r6
 800bc06:	f7ff ffc7 	bl	800bb98 <__sinit>
 800bc0a:	3648      	adds	r6, #72	; 0x48
 800bc0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bc10:	3b01      	subs	r3, #1
 800bc12:	d503      	bpl.n	800bc1c <__sfp+0x24>
 800bc14:	6833      	ldr	r3, [r6, #0]
 800bc16:	b133      	cbz	r3, 800bc26 <__sfp+0x2e>
 800bc18:	6836      	ldr	r6, [r6, #0]
 800bc1a:	e7f7      	b.n	800bc0c <__sfp+0x14>
 800bc1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bc20:	b16d      	cbz	r5, 800bc3e <__sfp+0x46>
 800bc22:	3468      	adds	r4, #104	; 0x68
 800bc24:	e7f4      	b.n	800bc10 <__sfp+0x18>
 800bc26:	2104      	movs	r1, #4
 800bc28:	4638      	mov	r0, r7
 800bc2a:	f7ff ff9f 	bl	800bb6c <__sfmoreglue>
 800bc2e:	6030      	str	r0, [r6, #0]
 800bc30:	2800      	cmp	r0, #0
 800bc32:	d1f1      	bne.n	800bc18 <__sfp+0x20>
 800bc34:	230c      	movs	r3, #12
 800bc36:	603b      	str	r3, [r7, #0]
 800bc38:	4604      	mov	r4, r0
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc3e:	4b0b      	ldr	r3, [pc, #44]	; (800bc6c <__sfp+0x74>)
 800bc40:	6665      	str	r5, [r4, #100]	; 0x64
 800bc42:	e9c4 5500 	strd	r5, r5, [r4]
 800bc46:	60a5      	str	r5, [r4, #8]
 800bc48:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800bc4c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800bc50:	2208      	movs	r2, #8
 800bc52:	4629      	mov	r1, r5
 800bc54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bc58:	f7fe f961 	bl	8009f1e <memset>
 800bc5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bc60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bc64:	e7e9      	b.n	800bc3a <__sfp+0x42>
 800bc66:	bf00      	nop
 800bc68:	0800c82c 	.word	0x0800c82c
 800bc6c:	ffff0001 	.word	0xffff0001

0800bc70 <_fwalk_reent>:
 800bc70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc74:	4680      	mov	r8, r0
 800bc76:	4689      	mov	r9, r1
 800bc78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bc7c:	2600      	movs	r6, #0
 800bc7e:	b914      	cbnz	r4, 800bc86 <_fwalk_reent+0x16>
 800bc80:	4630      	mov	r0, r6
 800bc82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc86:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800bc8a:	3f01      	subs	r7, #1
 800bc8c:	d501      	bpl.n	800bc92 <_fwalk_reent+0x22>
 800bc8e:	6824      	ldr	r4, [r4, #0]
 800bc90:	e7f5      	b.n	800bc7e <_fwalk_reent+0xe>
 800bc92:	89ab      	ldrh	r3, [r5, #12]
 800bc94:	2b01      	cmp	r3, #1
 800bc96:	d907      	bls.n	800bca8 <_fwalk_reent+0x38>
 800bc98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc9c:	3301      	adds	r3, #1
 800bc9e:	d003      	beq.n	800bca8 <_fwalk_reent+0x38>
 800bca0:	4629      	mov	r1, r5
 800bca2:	4640      	mov	r0, r8
 800bca4:	47c8      	blx	r9
 800bca6:	4306      	orrs	r6, r0
 800bca8:	3568      	adds	r5, #104	; 0x68
 800bcaa:	e7ee      	b.n	800bc8a <_fwalk_reent+0x1a>

0800bcac <_localeconv_r>:
 800bcac:	4b04      	ldr	r3, [pc, #16]	; (800bcc0 <_localeconv_r+0x14>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	6a18      	ldr	r0, [r3, #32]
 800bcb2:	4b04      	ldr	r3, [pc, #16]	; (800bcc4 <_localeconv_r+0x18>)
 800bcb4:	2800      	cmp	r0, #0
 800bcb6:	bf08      	it	eq
 800bcb8:	4618      	moveq	r0, r3
 800bcba:	30f0      	adds	r0, #240	; 0xf0
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	200000f0 	.word	0x200000f0
 800bcc4:	20000154 	.word	0x20000154

0800bcc8 <__swhatbuf_r>:
 800bcc8:	b570      	push	{r4, r5, r6, lr}
 800bcca:	460e      	mov	r6, r1
 800bccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcd0:	2900      	cmp	r1, #0
 800bcd2:	b096      	sub	sp, #88	; 0x58
 800bcd4:	4614      	mov	r4, r2
 800bcd6:	461d      	mov	r5, r3
 800bcd8:	da07      	bge.n	800bcea <__swhatbuf_r+0x22>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	602b      	str	r3, [r5, #0]
 800bcde:	89b3      	ldrh	r3, [r6, #12]
 800bce0:	061a      	lsls	r2, r3, #24
 800bce2:	d410      	bmi.n	800bd06 <__swhatbuf_r+0x3e>
 800bce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bce8:	e00e      	b.n	800bd08 <__swhatbuf_r+0x40>
 800bcea:	466a      	mov	r2, sp
 800bcec:	f000 fce2 	bl	800c6b4 <_fstat_r>
 800bcf0:	2800      	cmp	r0, #0
 800bcf2:	dbf2      	blt.n	800bcda <__swhatbuf_r+0x12>
 800bcf4:	9a01      	ldr	r2, [sp, #4]
 800bcf6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bcfa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bcfe:	425a      	negs	r2, r3
 800bd00:	415a      	adcs	r2, r3
 800bd02:	602a      	str	r2, [r5, #0]
 800bd04:	e7ee      	b.n	800bce4 <__swhatbuf_r+0x1c>
 800bd06:	2340      	movs	r3, #64	; 0x40
 800bd08:	2000      	movs	r0, #0
 800bd0a:	6023      	str	r3, [r4, #0]
 800bd0c:	b016      	add	sp, #88	; 0x58
 800bd0e:	bd70      	pop	{r4, r5, r6, pc}

0800bd10 <__smakebuf_r>:
 800bd10:	898b      	ldrh	r3, [r1, #12]
 800bd12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bd14:	079d      	lsls	r5, r3, #30
 800bd16:	4606      	mov	r6, r0
 800bd18:	460c      	mov	r4, r1
 800bd1a:	d507      	bpl.n	800bd2c <__smakebuf_r+0x1c>
 800bd1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bd20:	6023      	str	r3, [r4, #0]
 800bd22:	6123      	str	r3, [r4, #16]
 800bd24:	2301      	movs	r3, #1
 800bd26:	6163      	str	r3, [r4, #20]
 800bd28:	b002      	add	sp, #8
 800bd2a:	bd70      	pop	{r4, r5, r6, pc}
 800bd2c:	ab01      	add	r3, sp, #4
 800bd2e:	466a      	mov	r2, sp
 800bd30:	f7ff ffca 	bl	800bcc8 <__swhatbuf_r>
 800bd34:	9900      	ldr	r1, [sp, #0]
 800bd36:	4605      	mov	r5, r0
 800bd38:	4630      	mov	r0, r6
 800bd3a:	f7fe f947 	bl	8009fcc <_malloc_r>
 800bd3e:	b948      	cbnz	r0, 800bd54 <__smakebuf_r+0x44>
 800bd40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd44:	059a      	lsls	r2, r3, #22
 800bd46:	d4ef      	bmi.n	800bd28 <__smakebuf_r+0x18>
 800bd48:	f023 0303 	bic.w	r3, r3, #3
 800bd4c:	f043 0302 	orr.w	r3, r3, #2
 800bd50:	81a3      	strh	r3, [r4, #12]
 800bd52:	e7e3      	b.n	800bd1c <__smakebuf_r+0xc>
 800bd54:	4b0d      	ldr	r3, [pc, #52]	; (800bd8c <__smakebuf_r+0x7c>)
 800bd56:	62b3      	str	r3, [r6, #40]	; 0x28
 800bd58:	89a3      	ldrh	r3, [r4, #12]
 800bd5a:	6020      	str	r0, [r4, #0]
 800bd5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd60:	81a3      	strh	r3, [r4, #12]
 800bd62:	9b00      	ldr	r3, [sp, #0]
 800bd64:	6163      	str	r3, [r4, #20]
 800bd66:	9b01      	ldr	r3, [sp, #4]
 800bd68:	6120      	str	r0, [r4, #16]
 800bd6a:	b15b      	cbz	r3, 800bd84 <__smakebuf_r+0x74>
 800bd6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd70:	4630      	mov	r0, r6
 800bd72:	f000 fcb1 	bl	800c6d8 <_isatty_r>
 800bd76:	b128      	cbz	r0, 800bd84 <__smakebuf_r+0x74>
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	f023 0303 	bic.w	r3, r3, #3
 800bd7e:	f043 0301 	orr.w	r3, r3, #1
 800bd82:	81a3      	strh	r3, [r4, #12]
 800bd84:	89a3      	ldrh	r3, [r4, #12]
 800bd86:	431d      	orrs	r5, r3
 800bd88:	81a5      	strh	r5, [r4, #12]
 800bd8a:	e7cd      	b.n	800bd28 <__smakebuf_r+0x18>
 800bd8c:	0800bb61 	.word	0x0800bb61

0800bd90 <__malloc_lock>:
 800bd90:	4770      	bx	lr

0800bd92 <__malloc_unlock>:
 800bd92:	4770      	bx	lr

0800bd94 <_Balloc>:
 800bd94:	b570      	push	{r4, r5, r6, lr}
 800bd96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bd98:	4604      	mov	r4, r0
 800bd9a:	460e      	mov	r6, r1
 800bd9c:	b93d      	cbnz	r5, 800bdae <_Balloc+0x1a>
 800bd9e:	2010      	movs	r0, #16
 800bda0:	f7fe f8a2 	bl	8009ee8 <malloc>
 800bda4:	6260      	str	r0, [r4, #36]	; 0x24
 800bda6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bdaa:	6005      	str	r5, [r0, #0]
 800bdac:	60c5      	str	r5, [r0, #12]
 800bdae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bdb0:	68eb      	ldr	r3, [r5, #12]
 800bdb2:	b183      	cbz	r3, 800bdd6 <_Balloc+0x42>
 800bdb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdb6:	68db      	ldr	r3, [r3, #12]
 800bdb8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bdbc:	b9b8      	cbnz	r0, 800bdee <_Balloc+0x5a>
 800bdbe:	2101      	movs	r1, #1
 800bdc0:	fa01 f506 	lsl.w	r5, r1, r6
 800bdc4:	1d6a      	adds	r2, r5, #5
 800bdc6:	0092      	lsls	r2, r2, #2
 800bdc8:	4620      	mov	r0, r4
 800bdca:	f000 fabf 	bl	800c34c <_calloc_r>
 800bdce:	b160      	cbz	r0, 800bdea <_Balloc+0x56>
 800bdd0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800bdd4:	e00e      	b.n	800bdf4 <_Balloc+0x60>
 800bdd6:	2221      	movs	r2, #33	; 0x21
 800bdd8:	2104      	movs	r1, #4
 800bdda:	4620      	mov	r0, r4
 800bddc:	f000 fab6 	bl	800c34c <_calloc_r>
 800bde0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bde2:	60e8      	str	r0, [r5, #12]
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1e4      	bne.n	800bdb4 <_Balloc+0x20>
 800bdea:	2000      	movs	r0, #0
 800bdec:	bd70      	pop	{r4, r5, r6, pc}
 800bdee:	6802      	ldr	r2, [r0, #0]
 800bdf0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bdfa:	e7f7      	b.n	800bdec <_Balloc+0x58>

0800bdfc <_Bfree>:
 800bdfc:	b570      	push	{r4, r5, r6, lr}
 800bdfe:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800be00:	4606      	mov	r6, r0
 800be02:	460d      	mov	r5, r1
 800be04:	b93c      	cbnz	r4, 800be16 <_Bfree+0x1a>
 800be06:	2010      	movs	r0, #16
 800be08:	f7fe f86e 	bl	8009ee8 <malloc>
 800be0c:	6270      	str	r0, [r6, #36]	; 0x24
 800be0e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be12:	6004      	str	r4, [r0, #0]
 800be14:	60c4      	str	r4, [r0, #12]
 800be16:	b13d      	cbz	r5, 800be28 <_Bfree+0x2c>
 800be18:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800be1a:	686a      	ldr	r2, [r5, #4]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be22:	6029      	str	r1, [r5, #0]
 800be24:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800be28:	bd70      	pop	{r4, r5, r6, pc}

0800be2a <__multadd>:
 800be2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be2e:	690d      	ldr	r5, [r1, #16]
 800be30:	461f      	mov	r7, r3
 800be32:	4606      	mov	r6, r0
 800be34:	460c      	mov	r4, r1
 800be36:	f101 0c14 	add.w	ip, r1, #20
 800be3a:	2300      	movs	r3, #0
 800be3c:	f8dc 0000 	ldr.w	r0, [ip]
 800be40:	b281      	uxth	r1, r0
 800be42:	fb02 7101 	mla	r1, r2, r1, r7
 800be46:	0c0f      	lsrs	r7, r1, #16
 800be48:	0c00      	lsrs	r0, r0, #16
 800be4a:	fb02 7000 	mla	r0, r2, r0, r7
 800be4e:	b289      	uxth	r1, r1
 800be50:	3301      	adds	r3, #1
 800be52:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800be56:	429d      	cmp	r5, r3
 800be58:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800be5c:	f84c 1b04 	str.w	r1, [ip], #4
 800be60:	dcec      	bgt.n	800be3c <__multadd+0x12>
 800be62:	b1d7      	cbz	r7, 800be9a <__multadd+0x70>
 800be64:	68a3      	ldr	r3, [r4, #8]
 800be66:	42ab      	cmp	r3, r5
 800be68:	dc12      	bgt.n	800be90 <__multadd+0x66>
 800be6a:	6861      	ldr	r1, [r4, #4]
 800be6c:	4630      	mov	r0, r6
 800be6e:	3101      	adds	r1, #1
 800be70:	f7ff ff90 	bl	800bd94 <_Balloc>
 800be74:	6922      	ldr	r2, [r4, #16]
 800be76:	3202      	adds	r2, #2
 800be78:	f104 010c 	add.w	r1, r4, #12
 800be7c:	4680      	mov	r8, r0
 800be7e:	0092      	lsls	r2, r2, #2
 800be80:	300c      	adds	r0, #12
 800be82:	f7fe f841 	bl	8009f08 <memcpy>
 800be86:	4621      	mov	r1, r4
 800be88:	4630      	mov	r0, r6
 800be8a:	f7ff ffb7 	bl	800bdfc <_Bfree>
 800be8e:	4644      	mov	r4, r8
 800be90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800be94:	3501      	adds	r5, #1
 800be96:	615f      	str	r7, [r3, #20]
 800be98:	6125      	str	r5, [r4, #16]
 800be9a:	4620      	mov	r0, r4
 800be9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bea0 <__hi0bits>:
 800bea0:	0c02      	lsrs	r2, r0, #16
 800bea2:	0412      	lsls	r2, r2, #16
 800bea4:	4603      	mov	r3, r0
 800bea6:	b9b2      	cbnz	r2, 800bed6 <__hi0bits+0x36>
 800bea8:	0403      	lsls	r3, r0, #16
 800beaa:	2010      	movs	r0, #16
 800beac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800beb0:	bf04      	itt	eq
 800beb2:	021b      	lsleq	r3, r3, #8
 800beb4:	3008      	addeq	r0, #8
 800beb6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800beba:	bf04      	itt	eq
 800bebc:	011b      	lsleq	r3, r3, #4
 800bebe:	3004      	addeq	r0, #4
 800bec0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bec4:	bf04      	itt	eq
 800bec6:	009b      	lsleq	r3, r3, #2
 800bec8:	3002      	addeq	r0, #2
 800beca:	2b00      	cmp	r3, #0
 800becc:	db06      	blt.n	800bedc <__hi0bits+0x3c>
 800bece:	005b      	lsls	r3, r3, #1
 800bed0:	d503      	bpl.n	800beda <__hi0bits+0x3a>
 800bed2:	3001      	adds	r0, #1
 800bed4:	4770      	bx	lr
 800bed6:	2000      	movs	r0, #0
 800bed8:	e7e8      	b.n	800beac <__hi0bits+0xc>
 800beda:	2020      	movs	r0, #32
 800bedc:	4770      	bx	lr

0800bede <__lo0bits>:
 800bede:	6803      	ldr	r3, [r0, #0]
 800bee0:	f013 0207 	ands.w	r2, r3, #7
 800bee4:	4601      	mov	r1, r0
 800bee6:	d00b      	beq.n	800bf00 <__lo0bits+0x22>
 800bee8:	07da      	lsls	r2, r3, #31
 800beea:	d423      	bmi.n	800bf34 <__lo0bits+0x56>
 800beec:	0798      	lsls	r0, r3, #30
 800beee:	bf49      	itett	mi
 800bef0:	085b      	lsrmi	r3, r3, #1
 800bef2:	089b      	lsrpl	r3, r3, #2
 800bef4:	2001      	movmi	r0, #1
 800bef6:	600b      	strmi	r3, [r1, #0]
 800bef8:	bf5c      	itt	pl
 800befa:	600b      	strpl	r3, [r1, #0]
 800befc:	2002      	movpl	r0, #2
 800befe:	4770      	bx	lr
 800bf00:	b298      	uxth	r0, r3
 800bf02:	b9a8      	cbnz	r0, 800bf30 <__lo0bits+0x52>
 800bf04:	0c1b      	lsrs	r3, r3, #16
 800bf06:	2010      	movs	r0, #16
 800bf08:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bf0c:	bf04      	itt	eq
 800bf0e:	0a1b      	lsreq	r3, r3, #8
 800bf10:	3008      	addeq	r0, #8
 800bf12:	071a      	lsls	r2, r3, #28
 800bf14:	bf04      	itt	eq
 800bf16:	091b      	lsreq	r3, r3, #4
 800bf18:	3004      	addeq	r0, #4
 800bf1a:	079a      	lsls	r2, r3, #30
 800bf1c:	bf04      	itt	eq
 800bf1e:	089b      	lsreq	r3, r3, #2
 800bf20:	3002      	addeq	r0, #2
 800bf22:	07da      	lsls	r2, r3, #31
 800bf24:	d402      	bmi.n	800bf2c <__lo0bits+0x4e>
 800bf26:	085b      	lsrs	r3, r3, #1
 800bf28:	d006      	beq.n	800bf38 <__lo0bits+0x5a>
 800bf2a:	3001      	adds	r0, #1
 800bf2c:	600b      	str	r3, [r1, #0]
 800bf2e:	4770      	bx	lr
 800bf30:	4610      	mov	r0, r2
 800bf32:	e7e9      	b.n	800bf08 <__lo0bits+0x2a>
 800bf34:	2000      	movs	r0, #0
 800bf36:	4770      	bx	lr
 800bf38:	2020      	movs	r0, #32
 800bf3a:	4770      	bx	lr

0800bf3c <__i2b>:
 800bf3c:	b510      	push	{r4, lr}
 800bf3e:	460c      	mov	r4, r1
 800bf40:	2101      	movs	r1, #1
 800bf42:	f7ff ff27 	bl	800bd94 <_Balloc>
 800bf46:	2201      	movs	r2, #1
 800bf48:	6144      	str	r4, [r0, #20]
 800bf4a:	6102      	str	r2, [r0, #16]
 800bf4c:	bd10      	pop	{r4, pc}

0800bf4e <__multiply>:
 800bf4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf52:	4614      	mov	r4, r2
 800bf54:	690a      	ldr	r2, [r1, #16]
 800bf56:	6923      	ldr	r3, [r4, #16]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	bfb8      	it	lt
 800bf5c:	460b      	movlt	r3, r1
 800bf5e:	4688      	mov	r8, r1
 800bf60:	bfbc      	itt	lt
 800bf62:	46a0      	movlt	r8, r4
 800bf64:	461c      	movlt	r4, r3
 800bf66:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bf6a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bf6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf72:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bf76:	eb07 0609 	add.w	r6, r7, r9
 800bf7a:	42b3      	cmp	r3, r6
 800bf7c:	bfb8      	it	lt
 800bf7e:	3101      	addlt	r1, #1
 800bf80:	f7ff ff08 	bl	800bd94 <_Balloc>
 800bf84:	f100 0514 	add.w	r5, r0, #20
 800bf88:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bf8c:	462b      	mov	r3, r5
 800bf8e:	2200      	movs	r2, #0
 800bf90:	4573      	cmp	r3, lr
 800bf92:	d316      	bcc.n	800bfc2 <__multiply+0x74>
 800bf94:	f104 0214 	add.w	r2, r4, #20
 800bf98:	f108 0114 	add.w	r1, r8, #20
 800bf9c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bfa0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bfa4:	9300      	str	r3, [sp, #0]
 800bfa6:	9b00      	ldr	r3, [sp, #0]
 800bfa8:	9201      	str	r2, [sp, #4]
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	d80c      	bhi.n	800bfc8 <__multiply+0x7a>
 800bfae:	2e00      	cmp	r6, #0
 800bfb0:	dd03      	ble.n	800bfba <__multiply+0x6c>
 800bfb2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d05d      	beq.n	800c076 <__multiply+0x128>
 800bfba:	6106      	str	r6, [r0, #16]
 800bfbc:	b003      	add	sp, #12
 800bfbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc2:	f843 2b04 	str.w	r2, [r3], #4
 800bfc6:	e7e3      	b.n	800bf90 <__multiply+0x42>
 800bfc8:	f8b2 b000 	ldrh.w	fp, [r2]
 800bfcc:	f1bb 0f00 	cmp.w	fp, #0
 800bfd0:	d023      	beq.n	800c01a <__multiply+0xcc>
 800bfd2:	4689      	mov	r9, r1
 800bfd4:	46ac      	mov	ip, r5
 800bfd6:	f04f 0800 	mov.w	r8, #0
 800bfda:	f859 4b04 	ldr.w	r4, [r9], #4
 800bfde:	f8dc a000 	ldr.w	sl, [ip]
 800bfe2:	b2a3      	uxth	r3, r4
 800bfe4:	fa1f fa8a 	uxth.w	sl, sl
 800bfe8:	fb0b a303 	mla	r3, fp, r3, sl
 800bfec:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bff0:	f8dc 4000 	ldr.w	r4, [ip]
 800bff4:	4443      	add	r3, r8
 800bff6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bffa:	fb0b 840a 	mla	r4, fp, sl, r8
 800bffe:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c002:	46e2      	mov	sl, ip
 800c004:	b29b      	uxth	r3, r3
 800c006:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c00a:	454f      	cmp	r7, r9
 800c00c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c010:	f84a 3b04 	str.w	r3, [sl], #4
 800c014:	d82b      	bhi.n	800c06e <__multiply+0x120>
 800c016:	f8cc 8004 	str.w	r8, [ip, #4]
 800c01a:	9b01      	ldr	r3, [sp, #4]
 800c01c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c020:	3204      	adds	r2, #4
 800c022:	f1ba 0f00 	cmp.w	sl, #0
 800c026:	d020      	beq.n	800c06a <__multiply+0x11c>
 800c028:	682b      	ldr	r3, [r5, #0]
 800c02a:	4689      	mov	r9, r1
 800c02c:	46a8      	mov	r8, r5
 800c02e:	f04f 0b00 	mov.w	fp, #0
 800c032:	f8b9 c000 	ldrh.w	ip, [r9]
 800c036:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c03a:	fb0a 440c 	mla	r4, sl, ip, r4
 800c03e:	445c      	add	r4, fp
 800c040:	46c4      	mov	ip, r8
 800c042:	b29b      	uxth	r3, r3
 800c044:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c048:	f84c 3b04 	str.w	r3, [ip], #4
 800c04c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c050:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800c054:	0c1b      	lsrs	r3, r3, #16
 800c056:	fb0a b303 	mla	r3, sl, r3, fp
 800c05a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c05e:	454f      	cmp	r7, r9
 800c060:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800c064:	d805      	bhi.n	800c072 <__multiply+0x124>
 800c066:	f8c8 3004 	str.w	r3, [r8, #4]
 800c06a:	3504      	adds	r5, #4
 800c06c:	e79b      	b.n	800bfa6 <__multiply+0x58>
 800c06e:	46d4      	mov	ip, sl
 800c070:	e7b3      	b.n	800bfda <__multiply+0x8c>
 800c072:	46e0      	mov	r8, ip
 800c074:	e7dd      	b.n	800c032 <__multiply+0xe4>
 800c076:	3e01      	subs	r6, #1
 800c078:	e799      	b.n	800bfae <__multiply+0x60>
	...

0800c07c <__pow5mult>:
 800c07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c080:	4615      	mov	r5, r2
 800c082:	f012 0203 	ands.w	r2, r2, #3
 800c086:	4606      	mov	r6, r0
 800c088:	460f      	mov	r7, r1
 800c08a:	d007      	beq.n	800c09c <__pow5mult+0x20>
 800c08c:	3a01      	subs	r2, #1
 800c08e:	4c21      	ldr	r4, [pc, #132]	; (800c114 <__pow5mult+0x98>)
 800c090:	2300      	movs	r3, #0
 800c092:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c096:	f7ff fec8 	bl	800be2a <__multadd>
 800c09a:	4607      	mov	r7, r0
 800c09c:	10ad      	asrs	r5, r5, #2
 800c09e:	d035      	beq.n	800c10c <__pow5mult+0x90>
 800c0a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c0a2:	b93c      	cbnz	r4, 800c0b4 <__pow5mult+0x38>
 800c0a4:	2010      	movs	r0, #16
 800c0a6:	f7fd ff1f 	bl	8009ee8 <malloc>
 800c0aa:	6270      	str	r0, [r6, #36]	; 0x24
 800c0ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c0b0:	6004      	str	r4, [r0, #0]
 800c0b2:	60c4      	str	r4, [r0, #12]
 800c0b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c0b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0bc:	b94c      	cbnz	r4, 800c0d2 <__pow5mult+0x56>
 800c0be:	f240 2171 	movw	r1, #625	; 0x271
 800c0c2:	4630      	mov	r0, r6
 800c0c4:	f7ff ff3a 	bl	800bf3c <__i2b>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0ce:	4604      	mov	r4, r0
 800c0d0:	6003      	str	r3, [r0, #0]
 800c0d2:	f04f 0800 	mov.w	r8, #0
 800c0d6:	07eb      	lsls	r3, r5, #31
 800c0d8:	d50a      	bpl.n	800c0f0 <__pow5mult+0x74>
 800c0da:	4639      	mov	r1, r7
 800c0dc:	4622      	mov	r2, r4
 800c0de:	4630      	mov	r0, r6
 800c0e0:	f7ff ff35 	bl	800bf4e <__multiply>
 800c0e4:	4639      	mov	r1, r7
 800c0e6:	4681      	mov	r9, r0
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	f7ff fe87 	bl	800bdfc <_Bfree>
 800c0ee:	464f      	mov	r7, r9
 800c0f0:	106d      	asrs	r5, r5, #1
 800c0f2:	d00b      	beq.n	800c10c <__pow5mult+0x90>
 800c0f4:	6820      	ldr	r0, [r4, #0]
 800c0f6:	b938      	cbnz	r0, 800c108 <__pow5mult+0x8c>
 800c0f8:	4622      	mov	r2, r4
 800c0fa:	4621      	mov	r1, r4
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	f7ff ff26 	bl	800bf4e <__multiply>
 800c102:	6020      	str	r0, [r4, #0]
 800c104:	f8c0 8000 	str.w	r8, [r0]
 800c108:	4604      	mov	r4, r0
 800c10a:	e7e4      	b.n	800c0d6 <__pow5mult+0x5a>
 800c10c:	4638      	mov	r0, r7
 800c10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c112:	bf00      	nop
 800c114:	0800c9c8 	.word	0x0800c9c8

0800c118 <__lshift>:
 800c118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c11c:	460c      	mov	r4, r1
 800c11e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c122:	6923      	ldr	r3, [r4, #16]
 800c124:	6849      	ldr	r1, [r1, #4]
 800c126:	eb0a 0903 	add.w	r9, sl, r3
 800c12a:	68a3      	ldr	r3, [r4, #8]
 800c12c:	4607      	mov	r7, r0
 800c12e:	4616      	mov	r6, r2
 800c130:	f109 0501 	add.w	r5, r9, #1
 800c134:	42ab      	cmp	r3, r5
 800c136:	db32      	blt.n	800c19e <__lshift+0x86>
 800c138:	4638      	mov	r0, r7
 800c13a:	f7ff fe2b 	bl	800bd94 <_Balloc>
 800c13e:	2300      	movs	r3, #0
 800c140:	4680      	mov	r8, r0
 800c142:	f100 0114 	add.w	r1, r0, #20
 800c146:	461a      	mov	r2, r3
 800c148:	4553      	cmp	r3, sl
 800c14a:	db2b      	blt.n	800c1a4 <__lshift+0x8c>
 800c14c:	6920      	ldr	r0, [r4, #16]
 800c14e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c152:	f104 0314 	add.w	r3, r4, #20
 800c156:	f016 021f 	ands.w	r2, r6, #31
 800c15a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c15e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c162:	d025      	beq.n	800c1b0 <__lshift+0x98>
 800c164:	f1c2 0e20 	rsb	lr, r2, #32
 800c168:	2000      	movs	r0, #0
 800c16a:	681e      	ldr	r6, [r3, #0]
 800c16c:	468a      	mov	sl, r1
 800c16e:	4096      	lsls	r6, r2
 800c170:	4330      	orrs	r0, r6
 800c172:	f84a 0b04 	str.w	r0, [sl], #4
 800c176:	f853 0b04 	ldr.w	r0, [r3], #4
 800c17a:	459c      	cmp	ip, r3
 800c17c:	fa20 f00e 	lsr.w	r0, r0, lr
 800c180:	d814      	bhi.n	800c1ac <__lshift+0x94>
 800c182:	6048      	str	r0, [r1, #4]
 800c184:	b108      	cbz	r0, 800c18a <__lshift+0x72>
 800c186:	f109 0502 	add.w	r5, r9, #2
 800c18a:	3d01      	subs	r5, #1
 800c18c:	4638      	mov	r0, r7
 800c18e:	f8c8 5010 	str.w	r5, [r8, #16]
 800c192:	4621      	mov	r1, r4
 800c194:	f7ff fe32 	bl	800bdfc <_Bfree>
 800c198:	4640      	mov	r0, r8
 800c19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c19e:	3101      	adds	r1, #1
 800c1a0:	005b      	lsls	r3, r3, #1
 800c1a2:	e7c7      	b.n	800c134 <__lshift+0x1c>
 800c1a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	e7cd      	b.n	800c148 <__lshift+0x30>
 800c1ac:	4651      	mov	r1, sl
 800c1ae:	e7dc      	b.n	800c16a <__lshift+0x52>
 800c1b0:	3904      	subs	r1, #4
 800c1b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1b6:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1ba:	459c      	cmp	ip, r3
 800c1bc:	d8f9      	bhi.n	800c1b2 <__lshift+0x9a>
 800c1be:	e7e4      	b.n	800c18a <__lshift+0x72>

0800c1c0 <__mcmp>:
 800c1c0:	6903      	ldr	r3, [r0, #16]
 800c1c2:	690a      	ldr	r2, [r1, #16]
 800c1c4:	1a9b      	subs	r3, r3, r2
 800c1c6:	b530      	push	{r4, r5, lr}
 800c1c8:	d10c      	bne.n	800c1e4 <__mcmp+0x24>
 800c1ca:	0092      	lsls	r2, r2, #2
 800c1cc:	3014      	adds	r0, #20
 800c1ce:	3114      	adds	r1, #20
 800c1d0:	1884      	adds	r4, r0, r2
 800c1d2:	4411      	add	r1, r2
 800c1d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c1d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c1dc:	4295      	cmp	r5, r2
 800c1de:	d003      	beq.n	800c1e8 <__mcmp+0x28>
 800c1e0:	d305      	bcc.n	800c1ee <__mcmp+0x2e>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	bd30      	pop	{r4, r5, pc}
 800c1e8:	42a0      	cmp	r0, r4
 800c1ea:	d3f3      	bcc.n	800c1d4 <__mcmp+0x14>
 800c1ec:	e7fa      	b.n	800c1e4 <__mcmp+0x24>
 800c1ee:	f04f 33ff 	mov.w	r3, #4294967295
 800c1f2:	e7f7      	b.n	800c1e4 <__mcmp+0x24>

0800c1f4 <__mdiff>:
 800c1f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1f8:	460d      	mov	r5, r1
 800c1fa:	4607      	mov	r7, r0
 800c1fc:	4611      	mov	r1, r2
 800c1fe:	4628      	mov	r0, r5
 800c200:	4614      	mov	r4, r2
 800c202:	f7ff ffdd 	bl	800c1c0 <__mcmp>
 800c206:	1e06      	subs	r6, r0, #0
 800c208:	d108      	bne.n	800c21c <__mdiff+0x28>
 800c20a:	4631      	mov	r1, r6
 800c20c:	4638      	mov	r0, r7
 800c20e:	f7ff fdc1 	bl	800bd94 <_Balloc>
 800c212:	2301      	movs	r3, #1
 800c214:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c21c:	bfa4      	itt	ge
 800c21e:	4623      	movge	r3, r4
 800c220:	462c      	movge	r4, r5
 800c222:	4638      	mov	r0, r7
 800c224:	6861      	ldr	r1, [r4, #4]
 800c226:	bfa6      	itte	ge
 800c228:	461d      	movge	r5, r3
 800c22a:	2600      	movge	r6, #0
 800c22c:	2601      	movlt	r6, #1
 800c22e:	f7ff fdb1 	bl	800bd94 <_Balloc>
 800c232:	692b      	ldr	r3, [r5, #16]
 800c234:	60c6      	str	r6, [r0, #12]
 800c236:	6926      	ldr	r6, [r4, #16]
 800c238:	f105 0914 	add.w	r9, r5, #20
 800c23c:	f104 0214 	add.w	r2, r4, #20
 800c240:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c244:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c248:	f100 0514 	add.w	r5, r0, #20
 800c24c:	f04f 0e00 	mov.w	lr, #0
 800c250:	f852 ab04 	ldr.w	sl, [r2], #4
 800c254:	f859 4b04 	ldr.w	r4, [r9], #4
 800c258:	fa1e f18a 	uxtah	r1, lr, sl
 800c25c:	b2a3      	uxth	r3, r4
 800c25e:	1ac9      	subs	r1, r1, r3
 800c260:	0c23      	lsrs	r3, r4, #16
 800c262:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c266:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c26a:	b289      	uxth	r1, r1
 800c26c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c270:	45c8      	cmp	r8, r9
 800c272:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c276:	4694      	mov	ip, r2
 800c278:	f845 3b04 	str.w	r3, [r5], #4
 800c27c:	d8e8      	bhi.n	800c250 <__mdiff+0x5c>
 800c27e:	45bc      	cmp	ip, r7
 800c280:	d304      	bcc.n	800c28c <__mdiff+0x98>
 800c282:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c286:	b183      	cbz	r3, 800c2aa <__mdiff+0xb6>
 800c288:	6106      	str	r6, [r0, #16]
 800c28a:	e7c5      	b.n	800c218 <__mdiff+0x24>
 800c28c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c290:	fa1e f381 	uxtah	r3, lr, r1
 800c294:	141a      	asrs	r2, r3, #16
 800c296:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c29a:	b29b      	uxth	r3, r3
 800c29c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2a0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c2a4:	f845 3b04 	str.w	r3, [r5], #4
 800c2a8:	e7e9      	b.n	800c27e <__mdiff+0x8a>
 800c2aa:	3e01      	subs	r6, #1
 800c2ac:	e7e9      	b.n	800c282 <__mdiff+0x8e>

0800c2ae <__d2b>:
 800c2ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c2b2:	460e      	mov	r6, r1
 800c2b4:	2101      	movs	r1, #1
 800c2b6:	ec59 8b10 	vmov	r8, r9, d0
 800c2ba:	4615      	mov	r5, r2
 800c2bc:	f7ff fd6a 	bl	800bd94 <_Balloc>
 800c2c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c2c4:	4607      	mov	r7, r0
 800c2c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2ca:	bb34      	cbnz	r4, 800c31a <__d2b+0x6c>
 800c2cc:	9301      	str	r3, [sp, #4]
 800c2ce:	f1b8 0300 	subs.w	r3, r8, #0
 800c2d2:	d027      	beq.n	800c324 <__d2b+0x76>
 800c2d4:	a802      	add	r0, sp, #8
 800c2d6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c2da:	f7ff fe00 	bl	800bede <__lo0bits>
 800c2de:	9900      	ldr	r1, [sp, #0]
 800c2e0:	b1f0      	cbz	r0, 800c320 <__d2b+0x72>
 800c2e2:	9a01      	ldr	r2, [sp, #4]
 800c2e4:	f1c0 0320 	rsb	r3, r0, #32
 800c2e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c2ec:	430b      	orrs	r3, r1
 800c2ee:	40c2      	lsrs	r2, r0
 800c2f0:	617b      	str	r3, [r7, #20]
 800c2f2:	9201      	str	r2, [sp, #4]
 800c2f4:	9b01      	ldr	r3, [sp, #4]
 800c2f6:	61bb      	str	r3, [r7, #24]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	bf14      	ite	ne
 800c2fc:	2102      	movne	r1, #2
 800c2fe:	2101      	moveq	r1, #1
 800c300:	6139      	str	r1, [r7, #16]
 800c302:	b1c4      	cbz	r4, 800c336 <__d2b+0x88>
 800c304:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c308:	4404      	add	r4, r0
 800c30a:	6034      	str	r4, [r6, #0]
 800c30c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c310:	6028      	str	r0, [r5, #0]
 800c312:	4638      	mov	r0, r7
 800c314:	b003      	add	sp, #12
 800c316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c31a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c31e:	e7d5      	b.n	800c2cc <__d2b+0x1e>
 800c320:	6179      	str	r1, [r7, #20]
 800c322:	e7e7      	b.n	800c2f4 <__d2b+0x46>
 800c324:	a801      	add	r0, sp, #4
 800c326:	f7ff fdda 	bl	800bede <__lo0bits>
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	617b      	str	r3, [r7, #20]
 800c32e:	2101      	movs	r1, #1
 800c330:	6139      	str	r1, [r7, #16]
 800c332:	3020      	adds	r0, #32
 800c334:	e7e5      	b.n	800c302 <__d2b+0x54>
 800c336:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c33a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c33e:	6030      	str	r0, [r6, #0]
 800c340:	6918      	ldr	r0, [r3, #16]
 800c342:	f7ff fdad 	bl	800bea0 <__hi0bits>
 800c346:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c34a:	e7e1      	b.n	800c310 <__d2b+0x62>

0800c34c <_calloc_r>:
 800c34c:	b538      	push	{r3, r4, r5, lr}
 800c34e:	fb02 f401 	mul.w	r4, r2, r1
 800c352:	4621      	mov	r1, r4
 800c354:	f7fd fe3a 	bl	8009fcc <_malloc_r>
 800c358:	4605      	mov	r5, r0
 800c35a:	b118      	cbz	r0, 800c364 <_calloc_r+0x18>
 800c35c:	4622      	mov	r2, r4
 800c35e:	2100      	movs	r1, #0
 800c360:	f7fd fddd 	bl	8009f1e <memset>
 800c364:	4628      	mov	r0, r5
 800c366:	bd38      	pop	{r3, r4, r5, pc}

0800c368 <__sfputc_r>:
 800c368:	6893      	ldr	r3, [r2, #8]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	b410      	push	{r4}
 800c370:	6093      	str	r3, [r2, #8]
 800c372:	da08      	bge.n	800c386 <__sfputc_r+0x1e>
 800c374:	6994      	ldr	r4, [r2, #24]
 800c376:	42a3      	cmp	r3, r4
 800c378:	db01      	blt.n	800c37e <__sfputc_r+0x16>
 800c37a:	290a      	cmp	r1, #10
 800c37c:	d103      	bne.n	800c386 <__sfputc_r+0x1e>
 800c37e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c382:	f7fe bc13 	b.w	800abac <__swbuf_r>
 800c386:	6813      	ldr	r3, [r2, #0]
 800c388:	1c58      	adds	r0, r3, #1
 800c38a:	6010      	str	r0, [r2, #0]
 800c38c:	7019      	strb	r1, [r3, #0]
 800c38e:	4608      	mov	r0, r1
 800c390:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c394:	4770      	bx	lr

0800c396 <__sfputs_r>:
 800c396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c398:	4606      	mov	r6, r0
 800c39a:	460f      	mov	r7, r1
 800c39c:	4614      	mov	r4, r2
 800c39e:	18d5      	adds	r5, r2, r3
 800c3a0:	42ac      	cmp	r4, r5
 800c3a2:	d101      	bne.n	800c3a8 <__sfputs_r+0x12>
 800c3a4:	2000      	movs	r0, #0
 800c3a6:	e007      	b.n	800c3b8 <__sfputs_r+0x22>
 800c3a8:	463a      	mov	r2, r7
 800c3aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ae:	4630      	mov	r0, r6
 800c3b0:	f7ff ffda 	bl	800c368 <__sfputc_r>
 800c3b4:	1c43      	adds	r3, r0, #1
 800c3b6:	d1f3      	bne.n	800c3a0 <__sfputs_r+0xa>
 800c3b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c3bc <_vfiprintf_r>:
 800c3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3c0:	460c      	mov	r4, r1
 800c3c2:	b09d      	sub	sp, #116	; 0x74
 800c3c4:	4617      	mov	r7, r2
 800c3c6:	461d      	mov	r5, r3
 800c3c8:	4606      	mov	r6, r0
 800c3ca:	b118      	cbz	r0, 800c3d4 <_vfiprintf_r+0x18>
 800c3cc:	6983      	ldr	r3, [r0, #24]
 800c3ce:	b90b      	cbnz	r3, 800c3d4 <_vfiprintf_r+0x18>
 800c3d0:	f7ff fbe2 	bl	800bb98 <__sinit>
 800c3d4:	4b7c      	ldr	r3, [pc, #496]	; (800c5c8 <_vfiprintf_r+0x20c>)
 800c3d6:	429c      	cmp	r4, r3
 800c3d8:	d158      	bne.n	800c48c <_vfiprintf_r+0xd0>
 800c3da:	6874      	ldr	r4, [r6, #4]
 800c3dc:	89a3      	ldrh	r3, [r4, #12]
 800c3de:	0718      	lsls	r0, r3, #28
 800c3e0:	d55e      	bpl.n	800c4a0 <_vfiprintf_r+0xe4>
 800c3e2:	6923      	ldr	r3, [r4, #16]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d05b      	beq.n	800c4a0 <_vfiprintf_r+0xe4>
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ec:	2320      	movs	r3, #32
 800c3ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c3f2:	2330      	movs	r3, #48	; 0x30
 800c3f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3f8:	9503      	str	r5, [sp, #12]
 800c3fa:	f04f 0b01 	mov.w	fp, #1
 800c3fe:	46b8      	mov	r8, r7
 800c400:	4645      	mov	r5, r8
 800c402:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c406:	b10b      	cbz	r3, 800c40c <_vfiprintf_r+0x50>
 800c408:	2b25      	cmp	r3, #37	; 0x25
 800c40a:	d154      	bne.n	800c4b6 <_vfiprintf_r+0xfa>
 800c40c:	ebb8 0a07 	subs.w	sl, r8, r7
 800c410:	d00b      	beq.n	800c42a <_vfiprintf_r+0x6e>
 800c412:	4653      	mov	r3, sl
 800c414:	463a      	mov	r2, r7
 800c416:	4621      	mov	r1, r4
 800c418:	4630      	mov	r0, r6
 800c41a:	f7ff ffbc 	bl	800c396 <__sfputs_r>
 800c41e:	3001      	adds	r0, #1
 800c420:	f000 80c2 	beq.w	800c5a8 <_vfiprintf_r+0x1ec>
 800c424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c426:	4453      	add	r3, sl
 800c428:	9309      	str	r3, [sp, #36]	; 0x24
 800c42a:	f898 3000 	ldrb.w	r3, [r8]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	f000 80ba 	beq.w	800c5a8 <_vfiprintf_r+0x1ec>
 800c434:	2300      	movs	r3, #0
 800c436:	f04f 32ff 	mov.w	r2, #4294967295
 800c43a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c43e:	9304      	str	r3, [sp, #16]
 800c440:	9307      	str	r3, [sp, #28]
 800c442:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c446:	931a      	str	r3, [sp, #104]	; 0x68
 800c448:	46a8      	mov	r8, r5
 800c44a:	2205      	movs	r2, #5
 800c44c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c450:	485e      	ldr	r0, [pc, #376]	; (800c5cc <_vfiprintf_r+0x210>)
 800c452:	f7f3 fed5 	bl	8000200 <memchr>
 800c456:	9b04      	ldr	r3, [sp, #16]
 800c458:	bb78      	cbnz	r0, 800c4ba <_vfiprintf_r+0xfe>
 800c45a:	06d9      	lsls	r1, r3, #27
 800c45c:	bf44      	itt	mi
 800c45e:	2220      	movmi	r2, #32
 800c460:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c464:	071a      	lsls	r2, r3, #28
 800c466:	bf44      	itt	mi
 800c468:	222b      	movmi	r2, #43	; 0x2b
 800c46a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c46e:	782a      	ldrb	r2, [r5, #0]
 800c470:	2a2a      	cmp	r2, #42	; 0x2a
 800c472:	d02a      	beq.n	800c4ca <_vfiprintf_r+0x10e>
 800c474:	9a07      	ldr	r2, [sp, #28]
 800c476:	46a8      	mov	r8, r5
 800c478:	2000      	movs	r0, #0
 800c47a:	250a      	movs	r5, #10
 800c47c:	4641      	mov	r1, r8
 800c47e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c482:	3b30      	subs	r3, #48	; 0x30
 800c484:	2b09      	cmp	r3, #9
 800c486:	d969      	bls.n	800c55c <_vfiprintf_r+0x1a0>
 800c488:	b360      	cbz	r0, 800c4e4 <_vfiprintf_r+0x128>
 800c48a:	e024      	b.n	800c4d6 <_vfiprintf_r+0x11a>
 800c48c:	4b50      	ldr	r3, [pc, #320]	; (800c5d0 <_vfiprintf_r+0x214>)
 800c48e:	429c      	cmp	r4, r3
 800c490:	d101      	bne.n	800c496 <_vfiprintf_r+0xda>
 800c492:	68b4      	ldr	r4, [r6, #8]
 800c494:	e7a2      	b.n	800c3dc <_vfiprintf_r+0x20>
 800c496:	4b4f      	ldr	r3, [pc, #316]	; (800c5d4 <_vfiprintf_r+0x218>)
 800c498:	429c      	cmp	r4, r3
 800c49a:	bf08      	it	eq
 800c49c:	68f4      	ldreq	r4, [r6, #12]
 800c49e:	e79d      	b.n	800c3dc <_vfiprintf_r+0x20>
 800c4a0:	4621      	mov	r1, r4
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	f7fe fbd4 	bl	800ac50 <__swsetup_r>
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	d09d      	beq.n	800c3e8 <_vfiprintf_r+0x2c>
 800c4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b0:	b01d      	add	sp, #116	; 0x74
 800c4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b6:	46a8      	mov	r8, r5
 800c4b8:	e7a2      	b.n	800c400 <_vfiprintf_r+0x44>
 800c4ba:	4a44      	ldr	r2, [pc, #272]	; (800c5cc <_vfiprintf_r+0x210>)
 800c4bc:	1a80      	subs	r0, r0, r2
 800c4be:	fa0b f000 	lsl.w	r0, fp, r0
 800c4c2:	4318      	orrs	r0, r3
 800c4c4:	9004      	str	r0, [sp, #16]
 800c4c6:	4645      	mov	r5, r8
 800c4c8:	e7be      	b.n	800c448 <_vfiprintf_r+0x8c>
 800c4ca:	9a03      	ldr	r2, [sp, #12]
 800c4cc:	1d11      	adds	r1, r2, #4
 800c4ce:	6812      	ldr	r2, [r2, #0]
 800c4d0:	9103      	str	r1, [sp, #12]
 800c4d2:	2a00      	cmp	r2, #0
 800c4d4:	db01      	blt.n	800c4da <_vfiprintf_r+0x11e>
 800c4d6:	9207      	str	r2, [sp, #28]
 800c4d8:	e004      	b.n	800c4e4 <_vfiprintf_r+0x128>
 800c4da:	4252      	negs	r2, r2
 800c4dc:	f043 0302 	orr.w	r3, r3, #2
 800c4e0:	9207      	str	r2, [sp, #28]
 800c4e2:	9304      	str	r3, [sp, #16]
 800c4e4:	f898 3000 	ldrb.w	r3, [r8]
 800c4e8:	2b2e      	cmp	r3, #46	; 0x2e
 800c4ea:	d10e      	bne.n	800c50a <_vfiprintf_r+0x14e>
 800c4ec:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c4f0:	2b2a      	cmp	r3, #42	; 0x2a
 800c4f2:	d138      	bne.n	800c566 <_vfiprintf_r+0x1aa>
 800c4f4:	9b03      	ldr	r3, [sp, #12]
 800c4f6:	1d1a      	adds	r2, r3, #4
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	9203      	str	r2, [sp, #12]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	bfb8      	it	lt
 800c500:	f04f 33ff 	movlt.w	r3, #4294967295
 800c504:	f108 0802 	add.w	r8, r8, #2
 800c508:	9305      	str	r3, [sp, #20]
 800c50a:	4d33      	ldr	r5, [pc, #204]	; (800c5d8 <_vfiprintf_r+0x21c>)
 800c50c:	f898 1000 	ldrb.w	r1, [r8]
 800c510:	2203      	movs	r2, #3
 800c512:	4628      	mov	r0, r5
 800c514:	f7f3 fe74 	bl	8000200 <memchr>
 800c518:	b140      	cbz	r0, 800c52c <_vfiprintf_r+0x170>
 800c51a:	2340      	movs	r3, #64	; 0x40
 800c51c:	1b40      	subs	r0, r0, r5
 800c51e:	fa03 f000 	lsl.w	r0, r3, r0
 800c522:	9b04      	ldr	r3, [sp, #16]
 800c524:	4303      	orrs	r3, r0
 800c526:	f108 0801 	add.w	r8, r8, #1
 800c52a:	9304      	str	r3, [sp, #16]
 800c52c:	f898 1000 	ldrb.w	r1, [r8]
 800c530:	482a      	ldr	r0, [pc, #168]	; (800c5dc <_vfiprintf_r+0x220>)
 800c532:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c536:	2206      	movs	r2, #6
 800c538:	f108 0701 	add.w	r7, r8, #1
 800c53c:	f7f3 fe60 	bl	8000200 <memchr>
 800c540:	2800      	cmp	r0, #0
 800c542:	d037      	beq.n	800c5b4 <_vfiprintf_r+0x1f8>
 800c544:	4b26      	ldr	r3, [pc, #152]	; (800c5e0 <_vfiprintf_r+0x224>)
 800c546:	bb1b      	cbnz	r3, 800c590 <_vfiprintf_r+0x1d4>
 800c548:	9b03      	ldr	r3, [sp, #12]
 800c54a:	3307      	adds	r3, #7
 800c54c:	f023 0307 	bic.w	r3, r3, #7
 800c550:	3308      	adds	r3, #8
 800c552:	9303      	str	r3, [sp, #12]
 800c554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c556:	444b      	add	r3, r9
 800c558:	9309      	str	r3, [sp, #36]	; 0x24
 800c55a:	e750      	b.n	800c3fe <_vfiprintf_r+0x42>
 800c55c:	fb05 3202 	mla	r2, r5, r2, r3
 800c560:	2001      	movs	r0, #1
 800c562:	4688      	mov	r8, r1
 800c564:	e78a      	b.n	800c47c <_vfiprintf_r+0xc0>
 800c566:	2300      	movs	r3, #0
 800c568:	f108 0801 	add.w	r8, r8, #1
 800c56c:	9305      	str	r3, [sp, #20]
 800c56e:	4619      	mov	r1, r3
 800c570:	250a      	movs	r5, #10
 800c572:	4640      	mov	r0, r8
 800c574:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c578:	3a30      	subs	r2, #48	; 0x30
 800c57a:	2a09      	cmp	r2, #9
 800c57c:	d903      	bls.n	800c586 <_vfiprintf_r+0x1ca>
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d0c3      	beq.n	800c50a <_vfiprintf_r+0x14e>
 800c582:	9105      	str	r1, [sp, #20]
 800c584:	e7c1      	b.n	800c50a <_vfiprintf_r+0x14e>
 800c586:	fb05 2101 	mla	r1, r5, r1, r2
 800c58a:	2301      	movs	r3, #1
 800c58c:	4680      	mov	r8, r0
 800c58e:	e7f0      	b.n	800c572 <_vfiprintf_r+0x1b6>
 800c590:	ab03      	add	r3, sp, #12
 800c592:	9300      	str	r3, [sp, #0]
 800c594:	4622      	mov	r2, r4
 800c596:	4b13      	ldr	r3, [pc, #76]	; (800c5e4 <_vfiprintf_r+0x228>)
 800c598:	a904      	add	r1, sp, #16
 800c59a:	4630      	mov	r0, r6
 800c59c:	f7fd fe04 	bl	800a1a8 <_printf_float>
 800c5a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c5a4:	4681      	mov	r9, r0
 800c5a6:	d1d5      	bne.n	800c554 <_vfiprintf_r+0x198>
 800c5a8:	89a3      	ldrh	r3, [r4, #12]
 800c5aa:	065b      	lsls	r3, r3, #25
 800c5ac:	f53f af7e 	bmi.w	800c4ac <_vfiprintf_r+0xf0>
 800c5b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5b2:	e77d      	b.n	800c4b0 <_vfiprintf_r+0xf4>
 800c5b4:	ab03      	add	r3, sp, #12
 800c5b6:	9300      	str	r3, [sp, #0]
 800c5b8:	4622      	mov	r2, r4
 800c5ba:	4b0a      	ldr	r3, [pc, #40]	; (800c5e4 <_vfiprintf_r+0x228>)
 800c5bc:	a904      	add	r1, sp, #16
 800c5be:	4630      	mov	r0, r6
 800c5c0:	f7fe f8a8 	bl	800a714 <_printf_i>
 800c5c4:	e7ec      	b.n	800c5a0 <_vfiprintf_r+0x1e4>
 800c5c6:	bf00      	nop
 800c5c8:	0800c894 	.word	0x0800c894
 800c5cc:	0800c9d4 	.word	0x0800c9d4
 800c5d0:	0800c8b4 	.word	0x0800c8b4
 800c5d4:	0800c874 	.word	0x0800c874
 800c5d8:	0800c9da 	.word	0x0800c9da
 800c5dc:	0800c9de 	.word	0x0800c9de
 800c5e0:	0800a1a9 	.word	0x0800a1a9
 800c5e4:	0800c397 	.word	0x0800c397

0800c5e8 <__sread>:
 800c5e8:	b510      	push	{r4, lr}
 800c5ea:	460c      	mov	r4, r1
 800c5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5f0:	f000 f8a6 	bl	800c740 <_read_r>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	bfab      	itete	ge
 800c5f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c5fa:	89a3      	ldrhlt	r3, [r4, #12]
 800c5fc:	181b      	addge	r3, r3, r0
 800c5fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c602:	bfac      	ite	ge
 800c604:	6563      	strge	r3, [r4, #84]	; 0x54
 800c606:	81a3      	strhlt	r3, [r4, #12]
 800c608:	bd10      	pop	{r4, pc}

0800c60a <__swrite>:
 800c60a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c60e:	461f      	mov	r7, r3
 800c610:	898b      	ldrh	r3, [r1, #12]
 800c612:	05db      	lsls	r3, r3, #23
 800c614:	4605      	mov	r5, r0
 800c616:	460c      	mov	r4, r1
 800c618:	4616      	mov	r6, r2
 800c61a:	d505      	bpl.n	800c628 <__swrite+0x1e>
 800c61c:	2302      	movs	r3, #2
 800c61e:	2200      	movs	r2, #0
 800c620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c624:	f000 f868 	bl	800c6f8 <_lseek_r>
 800c628:	89a3      	ldrh	r3, [r4, #12]
 800c62a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c62e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c632:	81a3      	strh	r3, [r4, #12]
 800c634:	4632      	mov	r2, r6
 800c636:	463b      	mov	r3, r7
 800c638:	4628      	mov	r0, r5
 800c63a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c63e:	f000 b817 	b.w	800c670 <_write_r>

0800c642 <__sseek>:
 800c642:	b510      	push	{r4, lr}
 800c644:	460c      	mov	r4, r1
 800c646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c64a:	f000 f855 	bl	800c6f8 <_lseek_r>
 800c64e:	1c43      	adds	r3, r0, #1
 800c650:	89a3      	ldrh	r3, [r4, #12]
 800c652:	bf15      	itete	ne
 800c654:	6560      	strne	r0, [r4, #84]	; 0x54
 800c656:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c65a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c65e:	81a3      	strheq	r3, [r4, #12]
 800c660:	bf18      	it	ne
 800c662:	81a3      	strhne	r3, [r4, #12]
 800c664:	bd10      	pop	{r4, pc}

0800c666 <__sclose>:
 800c666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c66a:	f000 b813 	b.w	800c694 <_close_r>
	...

0800c670 <_write_r>:
 800c670:	b538      	push	{r3, r4, r5, lr}
 800c672:	4c07      	ldr	r4, [pc, #28]	; (800c690 <_write_r+0x20>)
 800c674:	4605      	mov	r5, r0
 800c676:	4608      	mov	r0, r1
 800c678:	4611      	mov	r1, r2
 800c67a:	2200      	movs	r2, #0
 800c67c:	6022      	str	r2, [r4, #0]
 800c67e:	461a      	mov	r2, r3
 800c680:	f7f6 fbf0 	bl	8002e64 <_write>
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d102      	bne.n	800c68e <_write_r+0x1e>
 800c688:	6823      	ldr	r3, [r4, #0]
 800c68a:	b103      	cbz	r3, 800c68e <_write_r+0x1e>
 800c68c:	602b      	str	r3, [r5, #0]
 800c68e:	bd38      	pop	{r3, r4, r5, pc}
 800c690:	20000a48 	.word	0x20000a48

0800c694 <_close_r>:
 800c694:	b538      	push	{r3, r4, r5, lr}
 800c696:	4c06      	ldr	r4, [pc, #24]	; (800c6b0 <_close_r+0x1c>)
 800c698:	2300      	movs	r3, #0
 800c69a:	4605      	mov	r5, r0
 800c69c:	4608      	mov	r0, r1
 800c69e:	6023      	str	r3, [r4, #0]
 800c6a0:	f7f6 fd37 	bl	8003112 <_close>
 800c6a4:	1c43      	adds	r3, r0, #1
 800c6a6:	d102      	bne.n	800c6ae <_close_r+0x1a>
 800c6a8:	6823      	ldr	r3, [r4, #0]
 800c6aa:	b103      	cbz	r3, 800c6ae <_close_r+0x1a>
 800c6ac:	602b      	str	r3, [r5, #0]
 800c6ae:	bd38      	pop	{r3, r4, r5, pc}
 800c6b0:	20000a48 	.word	0x20000a48

0800c6b4 <_fstat_r>:
 800c6b4:	b538      	push	{r3, r4, r5, lr}
 800c6b6:	4c07      	ldr	r4, [pc, #28]	; (800c6d4 <_fstat_r+0x20>)
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	4605      	mov	r5, r0
 800c6bc:	4608      	mov	r0, r1
 800c6be:	4611      	mov	r1, r2
 800c6c0:	6023      	str	r3, [r4, #0]
 800c6c2:	f7f6 fd32 	bl	800312a <_fstat>
 800c6c6:	1c43      	adds	r3, r0, #1
 800c6c8:	d102      	bne.n	800c6d0 <_fstat_r+0x1c>
 800c6ca:	6823      	ldr	r3, [r4, #0]
 800c6cc:	b103      	cbz	r3, 800c6d0 <_fstat_r+0x1c>
 800c6ce:	602b      	str	r3, [r5, #0]
 800c6d0:	bd38      	pop	{r3, r4, r5, pc}
 800c6d2:	bf00      	nop
 800c6d4:	20000a48 	.word	0x20000a48

0800c6d8 <_isatty_r>:
 800c6d8:	b538      	push	{r3, r4, r5, lr}
 800c6da:	4c06      	ldr	r4, [pc, #24]	; (800c6f4 <_isatty_r+0x1c>)
 800c6dc:	2300      	movs	r3, #0
 800c6de:	4605      	mov	r5, r0
 800c6e0:	4608      	mov	r0, r1
 800c6e2:	6023      	str	r3, [r4, #0]
 800c6e4:	f7f6 fd31 	bl	800314a <_isatty>
 800c6e8:	1c43      	adds	r3, r0, #1
 800c6ea:	d102      	bne.n	800c6f2 <_isatty_r+0x1a>
 800c6ec:	6823      	ldr	r3, [r4, #0]
 800c6ee:	b103      	cbz	r3, 800c6f2 <_isatty_r+0x1a>
 800c6f0:	602b      	str	r3, [r5, #0]
 800c6f2:	bd38      	pop	{r3, r4, r5, pc}
 800c6f4:	20000a48 	.word	0x20000a48

0800c6f8 <_lseek_r>:
 800c6f8:	b538      	push	{r3, r4, r5, lr}
 800c6fa:	4c07      	ldr	r4, [pc, #28]	; (800c718 <_lseek_r+0x20>)
 800c6fc:	4605      	mov	r5, r0
 800c6fe:	4608      	mov	r0, r1
 800c700:	4611      	mov	r1, r2
 800c702:	2200      	movs	r2, #0
 800c704:	6022      	str	r2, [r4, #0]
 800c706:	461a      	mov	r2, r3
 800c708:	f7f6 fd2a 	bl	8003160 <_lseek>
 800c70c:	1c43      	adds	r3, r0, #1
 800c70e:	d102      	bne.n	800c716 <_lseek_r+0x1e>
 800c710:	6823      	ldr	r3, [r4, #0]
 800c712:	b103      	cbz	r3, 800c716 <_lseek_r+0x1e>
 800c714:	602b      	str	r3, [r5, #0]
 800c716:	bd38      	pop	{r3, r4, r5, pc}
 800c718:	20000a48 	.word	0x20000a48

0800c71c <__ascii_mbtowc>:
 800c71c:	b082      	sub	sp, #8
 800c71e:	b901      	cbnz	r1, 800c722 <__ascii_mbtowc+0x6>
 800c720:	a901      	add	r1, sp, #4
 800c722:	b142      	cbz	r2, 800c736 <__ascii_mbtowc+0x1a>
 800c724:	b14b      	cbz	r3, 800c73a <__ascii_mbtowc+0x1e>
 800c726:	7813      	ldrb	r3, [r2, #0]
 800c728:	600b      	str	r3, [r1, #0]
 800c72a:	7812      	ldrb	r2, [r2, #0]
 800c72c:	1c10      	adds	r0, r2, #0
 800c72e:	bf18      	it	ne
 800c730:	2001      	movne	r0, #1
 800c732:	b002      	add	sp, #8
 800c734:	4770      	bx	lr
 800c736:	4610      	mov	r0, r2
 800c738:	e7fb      	b.n	800c732 <__ascii_mbtowc+0x16>
 800c73a:	f06f 0001 	mvn.w	r0, #1
 800c73e:	e7f8      	b.n	800c732 <__ascii_mbtowc+0x16>

0800c740 <_read_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	4c07      	ldr	r4, [pc, #28]	; (800c760 <_read_r+0x20>)
 800c744:	4605      	mov	r5, r0
 800c746:	4608      	mov	r0, r1
 800c748:	4611      	mov	r1, r2
 800c74a:	2200      	movs	r2, #0
 800c74c:	6022      	str	r2, [r4, #0]
 800c74e:	461a      	mov	r2, r3
 800c750:	f7f6 fcc2 	bl	80030d8 <_read>
 800c754:	1c43      	adds	r3, r0, #1
 800c756:	d102      	bne.n	800c75e <_read_r+0x1e>
 800c758:	6823      	ldr	r3, [r4, #0]
 800c75a:	b103      	cbz	r3, 800c75e <_read_r+0x1e>
 800c75c:	602b      	str	r3, [r5, #0]
 800c75e:	bd38      	pop	{r3, r4, r5, pc}
 800c760:	20000a48 	.word	0x20000a48

0800c764 <__ascii_wctomb>:
 800c764:	b149      	cbz	r1, 800c77a <__ascii_wctomb+0x16>
 800c766:	2aff      	cmp	r2, #255	; 0xff
 800c768:	bf85      	ittet	hi
 800c76a:	238a      	movhi	r3, #138	; 0x8a
 800c76c:	6003      	strhi	r3, [r0, #0]
 800c76e:	700a      	strbls	r2, [r1, #0]
 800c770:	f04f 30ff 	movhi.w	r0, #4294967295
 800c774:	bf98      	it	ls
 800c776:	2001      	movls	r0, #1
 800c778:	4770      	bx	lr
 800c77a:	4608      	mov	r0, r1
 800c77c:	4770      	bx	lr
	...

0800c780 <_init>:
 800c780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c782:	bf00      	nop
 800c784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c786:	bc08      	pop	{r3}
 800c788:	469e      	mov	lr, r3
 800c78a:	4770      	bx	lr

0800c78c <_fini>:
 800c78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c78e:	bf00      	nop
 800c790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c792:	bc08      	pop	{r3}
 800c794:	469e      	mov	lr, r3
 800c796:	4770      	bx	lr
