[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920572 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920572 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920572 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13260996 heartbeat IPC: 0.9671 cumulative IPC: 0.9671 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22517137 heartbeat IPC: 1.08 cumulative IPC: 1.021 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30510168 heartbeat IPC: 1.251 cumulative IPC: 1.087 (Simulation time: 00 hr 04 min 22 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36789848 cumulative IPC: 1.087 (Simulation time: 00 hr 05 min 33 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36789848 cumulative IPC: 1.087 (Simulation time: 00 hr 05 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.087 instructions: 40000002 cycles: 36789848
CPU 0 Branch Prediction Accuracy: 93.73% MPKI: 13.93 Average ROB Occupancy at Mispredict: 36.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 11.14
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331488 HIT:     329940 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331488 HIT:     329940 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 325.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875149 HIT:     830789 MISS:      44360 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711678 HIT:     678531 MISS:      33147 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43491 HIT:      35393 MISS:       8098 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116761 HIT:     116664 MISS:         97 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        201 MISS:       3018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4265439 HIT:    3854380 MISS:     411059 MSHR_MERGE:     104366
cpu0->cpu0_L1I LOAD         ACCESS:    4265439 HIT:    3854380 MISS:     411059 MSHR_MERGE:     104366
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.162 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14439858 HIT:   13830633 MISS:     609225 MSHR_MERGE:     157526
cpu0->cpu0_L1D LOAD         ACCESS:    8100886 HIT:    7610108 MISS:     490778 MSHR_MERGE:      85790
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6335504 HIT:    6220284 MISS:     115220 MSHR_MERGE:      71728
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        241 MISS:       3227 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3732650 HIT:    3633571 MISS:      99079 MSHR_MERGE:      61984
cpu0->cpu0_ITLB LOAD         ACCESS:    3732650 HIT:    3633571 MISS:      99079 MSHR_MERGE:      61984
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.82 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13713682 HIT:   13338139 MISS:     375543 MSHR_MERGE:      81150
cpu0->cpu0_DTLB LOAD         ACCESS:   13713682 HIT:   13338139 MISS:     375543 MSHR_MERGE:      81150
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.616 cycles
cpu0->LLC TOTAL        ACCESS:      58401 HIT:      42571 MISS:      15830 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33147 HIT:      24217 MISS:       8930 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8098 HIT:       5314 MISS:       2784 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14138 HIT:      11432 MISS:       2706 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3018 HIT:       1608 MISS:       1410 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        686
  ROW_BUFFER_MISS:      12438
  AVG DBUS CONGESTED CYCLE: 16.14
Channel 0 WQ ROW_BUFFER_HIT:        363
  ROW_BUFFER_MISS:       2214
  FULL:          0
Channel 0 REFRESHES ISSUED:       3066
