m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Verilog_design/task
vtraffic_lights
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 4cIiejT[0:U;O[Z[O85DQ2
Il;=ihCS_0Q0@:LglBf_8[1
R0
w1648364847
8.\traffic_lights.v
F.\traffic_lights.v
L0 2
OL;L;10.6c;65
!s108 1648364849.000000
!s107 .\traffic_lights.v|
!s90 .\traffic_lights.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
