-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
-- Date        : Thu Nov 24 19:33:13 2016
-- Host        : DESKTOP-82NDHVB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_calculator_0_0_sim_netlist.vhdl
-- Design      : top_calculator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_xlconstant_0_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_xlconstant_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_xlconstant_0_0 is
  signal \<const0>\ : STD_LOGIC;
begin
  dout(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0 is
  signal \<const0>\ : STD_LOGIC;
begin
  dout(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__3\ : entity is "complement_xlconstant_1_0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dout(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__4\ : entity is "complement_xlconstant_1_0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__4\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dout(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0 : entity is "complement_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0 : entity is "xup_xor2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\ : entity is "complement_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\ : entity is "complement_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\ : entity is "complement_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\ : entity is "complement_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0 : entity is "complement_xup_xor2_1_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0 : entity is "xup_xor2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\ : entity is "complement_xup_xor2_1_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\ : entity is "complement_xup_xor2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\ : entity is "complement_xup_xor2_1_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\ : entity is "complement_xup_xor2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0 : entity is "complement_xup_xor2_2_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0 : entity is "xup_xor2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\ : entity is "complement_xup_xor2_2_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\ : entity is "complement_xup_xor2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\ : entity is "complement_xup_xor2_2_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\ : entity is "complement_xup_xor2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0 : entity is "complement_xup_xor2_3_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0 : entity is "xup_xor2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\ : entity is "complement_xup_xor2_3_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\ : entity is "complement_xup_xor2_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\ : entity is "complement_xup_xor2_3_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\ : entity is "complement_xup_xor2_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0 : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0 : entity is "xup_inv,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\ : entity is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\ : entity is "full_adder_1_bit_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\ : entity is "xup_inv,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0 : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0 : entity is "xup_nand2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\ : entity is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\ : entity is "full_adder_1_bit_xup_nand2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0 : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0 : entity is "xup_nand2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\ : entity is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\ : entity is "full_adder_1_bit_xup_nand2_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0 : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0 : entity is "xup_nand2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\ : entity is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\ : entity is "full_adder_1_bit_xup_nand2_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\ : entity is "xup_nand2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0 : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0 : entity is "xup_xnor2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\ : entity is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\ : entity is "full_adder_1_bit_xup_xnor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\ : entity is "xup_xnor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0 : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0 : entity is "xup_xor2,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\ : entity is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\ : entity is "full_adder_1_bit_xup_xor2_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\ : entity is "xup_xor2,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\ is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit : entity is "full_adder_1_bit.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__1\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__1\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__1\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__16\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__16\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__16\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__16\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__16\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__16\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__10\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__10\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__10\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__10\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__25\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__25\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__25\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__25\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__25\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__25\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__11\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__11\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__11\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__11\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__26\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__26\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__26\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__26\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__26\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__26\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__12\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__12\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__12\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__12\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__27\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__27\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__27\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__27\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__27\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__27\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__13\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__13\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__13\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__13\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__28\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__28\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__28\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__28\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__28\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__28\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__14\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__14\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__14\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__14\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__29\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__29\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__29\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__29\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__29\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__29\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__15\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__15\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__15\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__15\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__30\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__30\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__30\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__30\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__30\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__30\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__2\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__2\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__2\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__17\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__17\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__17\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__17\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__17\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__17\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__3\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__3\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__3\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__18\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__18\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__18\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__18\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__18\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__18\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__4\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__4\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__4\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__4\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__19\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__19\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__19\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__19\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__19\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__19\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__5\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__5\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__5\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__5\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__20\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__20\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__20\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__20\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__20\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__20\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__6\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__6\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__6\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__6\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__21\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__21\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__21\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__21\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__21\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__21\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__7\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__7\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__7\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__7\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__22\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__22\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__22\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__22\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__22\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__22\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__8\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__8\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__8\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__8\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__23\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__23\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__23\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__23\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__23\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__23\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__9\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__9\ : entity is "full_adder_1_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__9\ : entity is "full_adder_1_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__9\ is
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_nand2_0_y : STD_LOGIC;
  signal xup_nand2_2_y : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "full_adder_1_bit_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_0 : label is "full_adder_1_bit_xup_nand2_0_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_0 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_0 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_1 : label is "full_adder_1_bit_xup_nand2_1_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_1 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_1 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_nand2_2 : label is "full_adder_1_bit_xup_nand2_2_0,xup_nand2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_nand2_2 : label is "yes";
  attribute X_CORE_INFO of xup_nand2_2 : label is "xup_nand2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "full_adder_1_bit_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "full_adder_1_bit_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
begin
xup_inv_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_inv_0_0__24\
     port map (
      a => CI,
      y => xup_inv_0_y
    );
xup_nand2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_0_0__24\
     port map (
      a => xup_xor2_0_y,
      b => CI,
      y => xup_nand2_0_y
    );
xup_nand2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_1_0__24\
     port map (
      a => xup_nand2_0_y,
      b => xup_nand2_2_y,
      y => CO
    );
xup_nand2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_nand2_2_0__24\
     port map (
      a => A,
      b => B,
      y => xup_nand2_2_y
    );
xup_xnor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xnor2_0_0__24\
     port map (
      a => xup_xor2_0_y,
      b => xup_inv_0_y,
      y => S
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit_xup_xor2_0_0__24\
     port map (
      a => A,
      b => B,
      y => xup_xor2_0_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0 is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0 : entity is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0 : entity is "full_adder_1_bit,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__13\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__1\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__5\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__9\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1 is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1 : entity is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1 : entity is "full_adder_1_bit,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__14\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__2\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__6\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__10\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2 is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2 : entity is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2 : entity is "full_adder_1_bit,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__15\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__3\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__7\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__11\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3 is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3 : entity is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3 : entity is "full_adder_1_bit,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\ : entity is "full_adder_4_bit_full_adder_1_bit_0_3";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__4\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\ : entity is "full_adder_4_bit_full_adder_1_bit_0_3";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__8\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\ : entity is "full_adder_4_bit_full_adder_1_bit_0_3";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\ : entity is "full_adder_1_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_1_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_1_bit__xdcDup__12\
     port map (
      A => A,
      B => B,
      CI => CI,
      CO => CO,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit : entity is "full_adder_4_bit.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit is
  signal full_adder_1_bit_0_CO : STD_LOGIC;
  signal full_adder_1_bit_1_CO : STD_LOGIC;
  signal full_adder_1_bit_2_CO : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_0 : label is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_1_bit_0 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_1 : label is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_1 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_1 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_2 : label is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_2 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_2 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_3 : label is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_3 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_3 : label is "full_adder_1_bit,Vivado 2016.3";
begin
full_adder_1_bit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0
     port map (
      A => A0,
      B => B0,
      CI => CI,
      CO => full_adder_1_bit_0_CO,
      S => S0
    );
full_adder_1_bit_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1
     port map (
      A => A1,
      B => B1,
      CI => full_adder_1_bit_0_CO,
      CO => full_adder_1_bit_1_CO,
      S => S1
    );
full_adder_1_bit_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2
     port map (
      A => A2,
      B => B2,
      CI => full_adder_1_bit_1_CO,
      CO => full_adder_1_bit_2_CO,
      S => S2
    );
full_adder_1_bit_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3
     port map (
      A => A3,
      B => B3,
      CI => full_adder_1_bit_2_CO,
      CO => CO,
      S => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__1\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__1\ : entity is "full_adder_4_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__1\ : entity is "full_adder_4_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__1\ is
  signal full_adder_1_bit_0_CO : STD_LOGIC;
  signal full_adder_1_bit_1_CO : STD_LOGIC;
  signal full_adder_1_bit_2_CO : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_0 : label is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_1_bit_0 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_1 : label is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_1 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_1 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_2 : label is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_2 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_2 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_3 : label is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_3 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_3 : label is "full_adder_1_bit,Vivado 2016.3";
begin
full_adder_1_bit_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1\
     port map (
      A => A0,
      B => B0,
      CI => CI,
      CO => full_adder_1_bit_0_CO,
      S => S0
    );
full_adder_1_bit_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1\
     port map (
      A => A1,
      B => B1,
      CI => full_adder_1_bit_0_CO,
      CO => full_adder_1_bit_1_CO,
      S => S1
    );
full_adder_1_bit_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1\
     port map (
      A => A2,
      B => B2,
      CI => full_adder_1_bit_1_CO,
      CO => full_adder_1_bit_2_CO,
      S => S2
    );
full_adder_1_bit_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1\
     port map (
      A => A3,
      B => B3,
      CI => full_adder_1_bit_2_CO,
      CO => CO,
      S => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__2\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__2\ : entity is "full_adder_4_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__2\ : entity is "full_adder_4_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__2\ is
  signal full_adder_1_bit_0_CO : STD_LOGIC;
  signal full_adder_1_bit_1_CO : STD_LOGIC;
  signal full_adder_1_bit_2_CO : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_0 : label is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_1_bit_0 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_1 : label is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_1 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_1 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_2 : label is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_2 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_2 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_3 : label is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_3 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_3 : label is "full_adder_1_bit,Vivado 2016.3";
begin
full_adder_1_bit_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2\
     port map (
      A => A0,
      B => B0,
      CI => CI,
      CO => full_adder_1_bit_0_CO,
      S => S0
    );
full_adder_1_bit_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2\
     port map (
      A => A1,
      B => B1,
      CI => full_adder_1_bit_0_CO,
      CO => full_adder_1_bit_1_CO,
      S => S1
    );
full_adder_1_bit_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2\
     port map (
      A => A2,
      B => B2,
      CI => full_adder_1_bit_1_CO,
      CO => full_adder_1_bit_2_CO,
      S => S2
    );
full_adder_1_bit_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2\
     port map (
      A => A3,
      B => B3,
      CI => full_adder_1_bit_2_CO,
      CO => CO,
      S => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__3\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__3\ : entity is "full_adder_4_bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__3\ : entity is "full_adder_4_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__3\ is
  signal full_adder_1_bit_0_CO : STD_LOGIC;
  signal full_adder_1_bit_1_CO : STD_LOGIC;
  signal full_adder_1_bit_2_CO : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_0 : label is "full_adder_4_bit_full_adder_1_bit_0_0,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_1_bit_0 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_1 : label is "full_adder_4_bit_full_adder_1_bit_0_1,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_1 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_1 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_2 : label is "full_adder_4_bit_full_adder_1_bit_0_2,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_2 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_2 : label is "full_adder_1_bit,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_1_bit_3 : label is "full_adder_4_bit_full_adder_1_bit_0_3,full_adder_1_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_1_bit_3 : label is "yes";
  attribute X_CORE_INFO of full_adder_1_bit_3 : label is "full_adder_1_bit,Vivado 2016.3";
begin
full_adder_1_bit_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3\
     port map (
      A => A0,
      B => B0,
      CI => CI,
      CO => full_adder_1_bit_0_CO,
      S => S0
    );
full_adder_1_bit_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3\
     port map (
      A => A1,
      B => B1,
      CI => full_adder_1_bit_0_CO,
      CO => full_adder_1_bit_1_CO,
      S => S1
    );
full_adder_1_bit_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3\
     port map (
      A => A2,
      B => B2,
      CI => full_adder_1_bit_1_CO,
      CO => full_adder_1_bit_2_CO,
      S => S2
    );
full_adder_1_bit_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3\
     port map (
      A => A3,
      B => B3,
      CI => full_adder_1_bit_2_CO,
      CO => CO,
      S => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0 : entity is "calculator_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0 : entity is "full_adder_4_bit,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_4_bit.hwdef";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      B0 => B0,
      B1 => B1,
      B2 => B2,
      B3 => B3,
      CI => CI,
      CO => CO,
      S0 => S0,
      S1 => S1,
      S2 => S2,
      S3 => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0 : entity is "complement_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0 : entity is "full_adder_4_bit,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_4_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__3\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      B0 => B0,
      B1 => B1,
      B2 => B2,
      B3 => B3,
      CI => CI,
      CO => CO,
      S0 => S0,
      S1 => S1,
      S2 => S2,
      S3 => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\ : entity is "complement_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\ : entity is "complement_full_adder_4_bit_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\ : entity is "full_adder_4_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_4_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__1\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      B0 => B0,
      B1 => B1,
      B2 => B2,
      B3 => B3,
      CI => CI,
      CO => CO,
      S0 => S0,
      S1 => S1,
      S2 => S2,
      S3 => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    B0 : in STD_LOGIC;
    B1 : in STD_LOGIC;
    B2 : in STD_LOGIC;
    B3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    CO : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    S3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\ : entity is "complement_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\ : entity is "complement_full_adder_4_bit_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\ : entity is "full_adder_4_bit,Vivado 2016.3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\ is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "full_adder_4_bit.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_adder_4_bit__xdcDup__2\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      B0 => B0,
      B1 => B1,
      B2 => B2,
      B3 => B3,
      CI => CI,
      CO => CO,
      S0 => S0,
      S1 => S1,
      S2 => S2,
      S3 => S3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    COMP : in STD_LOGIC;
    Y0 : out STD_LOGIC;
    Y1 : out STD_LOGIC;
    Y2 : out STD_LOGIC;
    Y3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement : entity is "complement.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement is
  signal xlconstant_1_dout : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  signal xup_xor2_1_y : STD_LOGIC;
  signal xup_xor2_2_y : STD_LOGIC;
  signal xup_xor2_3_y : STD_LOGIC;
  signal NLW_full_adder_4_bit_0_CO_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_4_bit_0 : label is "complement_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_4_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_4_bit_0 : label is "full_adder_4_bit,Vivado 2016.3";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_1 : label is "yes";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "complement_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_1 : label is "complement_xup_xor2_1_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_1 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_1 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_2 : label is "complement_xup_xor2_2_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_2 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_2 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_3 : label is "complement_xup_xor2_3_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_3 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_3 : label is "xup_xor2,Vivado 2016.3";
begin
full_adder_4_bit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0
     port map (
      A0 => COMP,
      A1 => xlconstant_1_dout,
      A2 => xlconstant_1_dout,
      A3 => xlconstant_1_dout,
      B0 => xup_xor2_0_y,
      B1 => xup_xor2_1_y,
      B2 => xup_xor2_2_y,
      B3 => xup_xor2_3_y,
      CI => xlconstant_1_dout,
      CO => NLW_full_adder_4_bit_0_CO_UNCONNECTED,
      S0 => Y0,
      S1 => Y1,
      S2 => Y2,
      S3 => Y3
    );
xlconstant_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0
     port map (
      dout(0) => xlconstant_1_dout
    );
xup_xor2_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0
     port map (
      a => A0,
      b => COMP,
      y => xup_xor2_0_y
    );
xup_xor2_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0
     port map (
      a => A1,
      b => COMP,
      y => xup_xor2_1_y
    );
xup_xor2_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0
     port map (
      a => A2,
      b => COMP,
      y => xup_xor2_2_y
    );
xup_xor2_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0
     port map (
      a => A3,
      b => COMP,
      y => xup_xor2_3_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__1\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    COMP : in STD_LOGIC;
    Y0 : out STD_LOGIC;
    Y1 : out STD_LOGIC;
    Y2 : out STD_LOGIC;
    Y3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__1\ : entity is "complement.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__1\ : entity is "complement";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__1\ is
  signal xlconstant_1_dout : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  signal xup_xor2_1_y : STD_LOGIC;
  signal xup_xor2_2_y : STD_LOGIC;
  signal xup_xor2_3_y : STD_LOGIC;
  signal NLW_full_adder_4_bit_0_CO_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_4_bit_0 : label is "complement_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_4_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_4_bit_0 : label is "full_adder_4_bit,Vivado 2016.3";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_1 : label is "yes";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "complement_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_1 : label is "complement_xup_xor2_1_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_1 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_1 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_2 : label is "complement_xup_xor2_2_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_2 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_2 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_3 : label is "complement_xup_xor2_3_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_3 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_3 : label is "xup_xor2,Vivado 2016.3";
begin
full_adder_4_bit_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__1\
     port map (
      A0 => COMP,
      A1 => xlconstant_1_dout,
      A2 => xlconstant_1_dout,
      A3 => xlconstant_1_dout,
      B0 => xup_xor2_0_y,
      B1 => xup_xor2_1_y,
      B2 => xup_xor2_2_y,
      B3 => xup_xor2_3_y,
      CI => xlconstant_1_dout,
      CO => NLW_full_adder_4_bit_0_CO_UNCONNECTED,
      S0 => Y0,
      S1 => Y1,
      S2 => Y2,
      S3 => Y3
    );
xlconstant_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__3\
     port map (
      dout(0) => xlconstant_1_dout
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__3\
     port map (
      a => A0,
      b => COMP,
      y => xup_xor2_0_y
    );
xup_xor2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__3\
     port map (
      a => A1,
      b => COMP,
      y => xup_xor2_1_y
    );
xup_xor2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__3\
     port map (
      a => A2,
      b => COMP,
      y => xup_xor2_2_y
    );
xup_xor2_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__3\
     port map (
      a => A3,
      b => COMP,
      y => xup_xor2_3_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__2\ is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    COMP : in STD_LOGIC;
    Y0 : out STD_LOGIC;
    Y1 : out STD_LOGIC;
    Y2 : out STD_LOGIC;
    Y3 : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__2\ : entity is "complement.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__2\ : entity is "complement";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__2\ is
  signal xlconstant_1_dout : STD_LOGIC;
  signal xup_xor2_0_y : STD_LOGIC;
  signal xup_xor2_1_y : STD_LOGIC;
  signal xup_xor2_2_y : STD_LOGIC;
  signal xup_xor2_3_y : STD_LOGIC;
  signal NLW_full_adder_4_bit_0_CO_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of full_adder_4_bit_0 : label is "complement_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of full_adder_4_bit_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of full_adder_4_bit_0 : label is "full_adder_4_bit,Vivado 2016.3";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_1 : label is "yes";
  attribute CHECK_LICENSE_TYPE of xup_xor2_0 : label is "complement_xup_xor2_0_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_0 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_1 : label is "complement_xup_xor2_1_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_1 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_1 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_2 : label is "complement_xup_xor2_2_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_2 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_2 : label is "xup_xor2,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of xup_xor2_3 : label is "complement_xup_xor2_3_0,xup_xor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xor2_3 : label is "yes";
  attribute X_CORE_INFO of xup_xor2_3 : label is "xup_xor2,Vivado 2016.3";
begin
full_adder_4_bit_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_full_adder_4_bit_0_0__xdcDup__2\
     port map (
      A0 => COMP,
      A1 => xlconstant_1_dout,
      A2 => xlconstant_1_dout,
      A3 => xlconstant_1_dout,
      B0 => xup_xor2_0_y,
      B1 => xup_xor2_1_y,
      B2 => xup_xor2_2_y,
      B3 => xup_xor2_3_y,
      CI => xlconstant_1_dout,
      CO => NLW_full_adder_4_bit_0_CO_UNCONNECTED,
      S0 => Y0,
      S1 => Y1,
      S2 => Y2,
      S3 => Y3
    );
xlconstant_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xlconstant_1_0__4\
     port map (
      dout(0) => xlconstant_1_dout
    );
xup_xor2_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_0_0__4\
     port map (
      a => A0,
      b => COMP,
      y => xup_xor2_0_y
    );
xup_xor2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_1_0__4\
     port map (
      a => A1,
      b => COMP,
      y => xup_xor2_1_y
    );
xup_xor2_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_2_0__4\
     port map (
      a => A2,
      b => COMP,
      y => xup_xor2_2_y
    );
xup_xor2_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement_xup_xor2_3_0__4\
     port map (
      a => A3,
      b => COMP,
      y => xup_xor2_3_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    COMP : in STD_LOGIC;
    Y0 : out STD_LOGIC;
    Y1 : out STD_LOGIC;
    Y2 : out STD_LOGIC;
    Y3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0 : entity is "calculator_complement_0_0,complement,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0 : entity is "complement,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "complement.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__1\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      COMP => COMP,
      Y0 => Y0,
      Y1 => Y1,
      Y2 => Y2,
      Y3 => Y3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    COMP : in STD_LOGIC;
    Y0 : out STD_LOGIC;
    Y1 : out STD_LOGIC;
    Y2 : out STD_LOGIC;
    Y3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0 : entity is "calculator_complement_1_0,complement,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0 : entity is "complement,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "complement.hwdef";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement__xdcDup__2\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      COMP => COMP,
      Y0 => Y0,
      Y1 => Y1,
      Y2 => Y2,
      Y3 => Y3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    COMP : in STD_LOGIC;
    Y0 : out STD_LOGIC;
    Y1 : out STD_LOGIC;
    Y2 : out STD_LOGIC;
    Y3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0 : entity is "calculator_complement_2_0,complement,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0 : entity is "complement,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "complement.hwdef";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_complement
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      COMP => COMP,
      Y0 => Y0,
      Y1 => Y1,
      Y2 => Y2,
      Y3 => Y3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator is
  port (
    M0 : in STD_LOGIC;
    M1 : in STD_LOGIC;
    N0 : in STD_LOGIC;
    N1 : in STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    SGN_M : in STD_LOGIC;
    SGN_N : in STD_LOGIC;
    SGN_S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator : entity is "calculator.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator is
  signal \^sgn_s\ : STD_LOGIC;
  signal complement_0_Y0 : STD_LOGIC;
  signal complement_0_Y1 : STD_LOGIC;
  signal complement_0_Y2 : STD_LOGIC;
  signal complement_0_Y3 : STD_LOGIC;
  signal complement_2_Y0 : STD_LOGIC;
  signal complement_2_Y1 : STD_LOGIC;
  signal complement_2_Y2 : STD_LOGIC;
  signal complement_2_Y3 : STD_LOGIC;
  signal full_adder_4_bit_0_S0 : STD_LOGIC;
  signal full_adder_4_bit_0_S1 : STD_LOGIC;
  signal full_adder_4_bit_0_S2 : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC;
  signal NLW_complement_1_Y3_UNCONNECTED : STD_LOGIC;
  signal NLW_full_adder_4_bit_0_CO_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of complement_0 : label is "calculator_complement_0_0,complement,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of complement_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of complement_0 : label is "complement,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of complement_1 : label is "calculator_complement_1_0,complement,{}";
  attribute DowngradeIPIdentifiedWarnings of complement_1 : label is "yes";
  attribute X_CORE_INFO of complement_1 : label is "complement,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of complement_2 : label is "calculator_complement_2_0,complement,{}";
  attribute DowngradeIPIdentifiedWarnings of complement_2 : label is "yes";
  attribute X_CORE_INFO of complement_2 : label is "complement,Vivado 2016.3";
  attribute CHECK_LICENSE_TYPE of full_adder_4_bit_0 : label is "calculator_full_adder_4_bit_0_0,full_adder_4_bit,{}";
  attribute DowngradeIPIdentifiedWarnings of full_adder_4_bit_0 : label is "yes";
  attribute X_CORE_INFO of full_adder_4_bit_0 : label is "full_adder_4_bit,Vivado 2016.3";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_0 : label is "yes";
begin
  SGN_S <= \^sgn_s\;
complement_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_0_0
     port map (
      A0 => M0,
      A1 => M1,
      A2 => xlconstant_0_dout,
      A3 => xlconstant_0_dout,
      COMP => SGN_M,
      Y0 => complement_0_Y0,
      Y1 => complement_0_Y1,
      Y2 => complement_0_Y2,
      Y3 => complement_0_Y3
    );
complement_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_1_0
     port map (
      A0 => full_adder_4_bit_0_S0,
      A1 => full_adder_4_bit_0_S1,
      A2 => full_adder_4_bit_0_S2,
      A3 => \^sgn_s\,
      COMP => \^sgn_s\,
      Y0 => S0,
      Y1 => S1,
      Y2 => S2,
      Y3 => NLW_complement_1_Y3_UNCONNECTED
    );
complement_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_complement_2_0
     port map (
      A0 => N0,
      A1 => N1,
      A2 => xlconstant_0_dout,
      A3 => xlconstant_0_dout,
      COMP => SGN_N,
      Y0 => complement_2_Y0,
      Y1 => complement_2_Y1,
      Y2 => complement_2_Y2,
      Y3 => complement_2_Y3
    );
full_adder_4_bit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_full_adder_4_bit_0_0
     port map (
      A0 => complement_0_Y0,
      A1 => complement_0_Y1,
      A2 => complement_0_Y2,
      A3 => complement_0_Y3,
      B0 => complement_2_Y0,
      B1 => complement_2_Y1,
      B2 => complement_2_Y2,
      B3 => complement_2_Y3,
      CI => xlconstant_0_dout,
      CO => NLW_full_adder_4_bit_0_CO_UNCONNECTED,
      S0 => full_adder_4_bit_0_S0,
      S1 => full_adder_4_bit_0_S1,
      S2 => full_adder_4_bit_0_S2,
      S3 => \^sgn_s\
    );
xlconstant_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator_xlconstant_0_0
     port map (
      dout(0) => xlconstant_0_dout
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    M0 : in STD_LOGIC;
    M1 : in STD_LOGIC;
    N0 : in STD_LOGIC;
    N1 : in STD_LOGIC;
    S0 : out STD_LOGIC;
    S1 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    SGN_M : in STD_LOGIC;
    SGN_N : in STD_LOGIC;
    SGN_S : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_calculator_0_0,calculator,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "calculator,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "calculator.hwdef";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_calculator
     port map (
      M0 => M0,
      M1 => M1,
      N0 => N0,
      N1 => N1,
      S0 => S0,
      S1 => S1,
      S2 => S2,
      SGN_M => SGN_M,
      SGN_N => SGN_N,
      SGN_S => SGN_S
    );
end STRUCTURE;
