{
  "name": "core_arch::x86::avx512dq::_mm512_mask_cvtt_roundps_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::__m512i::as_i64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512dq::vcvttps2qq_512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i64x8": [
      "Plain"
    ]
  },
  "path": 7357,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:3835:1: 3844:2",
  "src": "pub fn _mm512_mask_cvtt_roundps_epi64<const SAE: i32>(\n    src: __m512i,\n    k: __mmask8,\n    a: __m256,\n) -> __m512i {\n    unsafe {\n        static_assert_sae!(SAE);\n        transmute(vcvttps2qq_512(a.as_f32x8(), src.as_i64x8(), k, SAE))\n    }\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm512_mask_cvtt_roundps_epi64(_1: core_arch::x86::__m512i, _2: u8, _3: core_arch::x86::__m256) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _4: core_arch::simd::i64x8;\n    let mut _5: core_arch::simd::f32x8;\n    let mut _6: core_arch::simd::i64x8;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256::as_f32x8(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::__m512i::as_i64x8(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = core_arch::x86::avx512dq::vcvttps2qq_512(move _5, move _6, _2, SAE) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m512i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Convert packed single-precision (32-bit) floating-point elements in a to packed signed 64-bit integers\n with truncation, and store the result in dst using writemask k (elements are copied from src if the\n corresponding bit is not set). Exceptions can be suppressed by passing _MM_FROUND_NO_EXC to the sae parameter.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_cvtt_roundps_epi64&ig_expand=2295)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}