============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 05 2020  11:41:06 pm
  Module:                 boundFlasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin led_reg[2]/CK->D
          Group: clk
     Startpoint: (R) led_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     151                  
     Required Time:=     429                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[3]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[3]/Q   -       CK->Q R     DFFRHQX4       4 12.5    76   283     283    (-,-) 
  g2671/Y        -       A->Y  F     INVX2          1  5.5    57    58     341    (-,-) 
  g2622__5122/Y  -       A1->Y R     OAI22X2        1  4.6   158    88     429    (-,-) 
  led_reg[2]/D   -       -     R     DFFRHQX4       1    -     -     0     429    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (0 ps) Late External Delay Assertion at pin led[0]
          Group: clk
     Startpoint: (R) led_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) led[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[0]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[0]/Q   -       CK->Q R     DFFRHQX4       5 16.2    89   290     290    (-,-) 
  led[0]         -       -     R     (port)         -    -     -     0     290    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin led_reg[13]/CK->D
          Group: clk
     Startpoint: (R) led_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     122                  
     Required Time:=     458                  
      Launch Clock:-       0                  
         Data Path:-     458                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[14]/Q  -       CK->Q R     DFFRHQX4       3  9.0    64   276     276    (-,-) 
  g2726/Y        -       A0->Y R     AO22X4         1  4.6    63   182     458    (-,-) 
  led_reg[13]/D  -       -     R     DFFRHQX4       1    -     -     0     458    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin led_reg[14]/CK->D
          Group: clk
     Startpoint: (R) led_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     122                  
     Required Time:=     458                  
      Launch Clock:-       0                  
         Data Path:-     458                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[15]/Q  -       CK->Q R     DFFRHQX4       3  9.0    64   276     276    (-,-) 
  g2722/Y        -       A0->Y R     AO22X4         1  4.6    63   182     458    (-,-) 
  led_reg[14]/D  -       -     R     DFFRHQX4       1    -     -     0     458    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin led_reg[12]/CK->D
          Group: clk
     Startpoint: (R) led_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     125                  
     Required Time:=     455                  
      Launch Clock:-       0                  
         Data Path:-     453                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[11]/Q  -       CK->Q R     DFFRHQX4       3  9.9    67   278     278    (-,-) 
  g2647__2733/Y  -       A->Y  F     NAND2X2        1  5.6   143    95     373    (-,-) 
  g2729/Y        -       B0->Y R     OAI2BB1X2      1  4.6    75    80     453    (-,-) 
  led_reg[12]/D  -       -     R     DFFRHQX4       1    -     -     0     453    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (2 ps) Setup Check with Pin led_reg[6]/CK->D
          Group: clk
     Startpoint: (R) led_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     149                  
     Required Time:=     431                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[7]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[7]/Q   -       CK->Q R     DFFRHQX4       3 12.3    76   282     282    (-,-) 
  g2737/Y        -       A->Y  F     INVX2          1  7.0    69    64     347    (-,-) 
  g2599__1881/Y  -       A0->Y R     OAI22X4        1  4.6   153    82     429    (-,-) 
  led_reg[6]/D   -       -     R     DFFRHQX4       1    -     -     0     429    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (2 ps) Setup Check with Pin led_reg[11]/CK->D
          Group: clk
     Startpoint: (R) led_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     125                  
     Required Time:=     455                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[10]/Q  -       CK->Q R     DFFRHQX4       4 12.7    77   283     283    (-,-) 
  g2645__2712/Y  -       B->Y  F     NAND2X2        1  5.6   134    92     375    (-,-) 
  g2728/Y        -       B0->Y R     OAI2BB1X2      1  4.6    75    77     452    (-,-) 
  led_reg[11]/D  -       -     R     DFFRHQX4       1    -     -     0     452    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (3 ps) Late External Delay Assertion at pin led[2]
          Group: clk
     Startpoint: (R) led_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) led[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     287                  
             Slack:=       3                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[2]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[2]/Q   -       CK->Q R     DFFRHQX4       4 14.8    84   287     287    (-,-) 
  led[2]         -       -     R     (port)         -    -     -     0     287    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (4 ps) Setup Check with Pin led_reg[3]/CK->D
          Group: clk
     Startpoint: (R) led_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     131                  
     Required Time:=     449                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[4]/CK  -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[4]/Q   -       CK->Q  R     DFFRHQX4       4 13.8    81   285     285    (-,-) 
  g2739/Y        -       A1N->Y R     OAI2BB1X1      1  4.6    95   160     445    (-,-) 
  led_reg[3]/D   -       -      R     DFFRHQX4       1    -     -     0     445    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (4 ps) Setup Check with Pin led_reg[7]/CK->D
          Group: clk
     Startpoint: (R) led_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     132                  
     Required Time:=     448                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[8]/CK  -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[8]/Q   -       CK->Q  R     DFFRHQX4       3 11.4    72   281     281    (-,-) 
  g2745/Y        -       A0N->Y R     OAI2BB1X1      1  4.6    96   164     444    (-,-) 
  led_reg[7]/D   -       -      R     DFFRHQX4       1    -     -     0     445    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (4 ps) Setup Check with Pin led_reg[5]/CK->D
          Group: clk
     Startpoint: (R) led_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     132                  
     Required Time:=     448                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[6]/CK  -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[6]/Q   -       CK->Q  R     DFFRHQX4       3 11.4    72   281     281    (-,-) 
  g2743/Y        -       A0N->Y R     OAI2BB1X1      1  4.6    96   164     444    (-,-) 
  led_reg[5]/D   -       -      R     DFFRHQX4       1    -     -     0     445    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (4 ps) Setup Check with Pin led_reg[8]/CK->D
          Group: clk
     Startpoint: (R) led_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     132                  
     Required Time:=     448                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[9]/CK  -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[9]/Q   -       CK->Q  R     DFFRHQX4       3 11.4    72   281     281    (-,-) 
  g2741/Y        -       A0N->Y R     OAI2BB1X1      1  4.6    96   164     444    (-,-) 
  led_reg[8]/D   -       -      R     DFFRHQX4       1    -     -     0     445    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (5 ps) Late External Delay Assertion at pin led[4]
          Group: clk
     Startpoint: (R) led_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) led[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=       5                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[4]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[4]/Q   -       CK->Q R     DFFRHQX4       4 13.8    81   285     285    (-,-) 
  led[4]         -       -     R     (port)         -    -     -     0     285    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (6 ps) Setup Check with Pin led_reg[0]/CK->D
          Group: clk
     Startpoint: (R) led_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     135                  
     Required Time:=     445                  
      Launch Clock:-       0                  
         Data Path:-     439                  
             Slack:=       6                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[1]/CK  -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[1]/Q   -       CK->Q  R     DFFRHQX4       3  9.7    66   277     277    (-,-) 
  g2751/Y        -       A0N->Y R     OAI2BB1X1      1  4.6   107   162     439    (-,-) 
  led_reg[0]/D   -       -      R     DFFRHQX4       1    -     -     0     439    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (6 ps) Setup Check with Pin led_reg[1]/CK->D
          Group: clk
     Startpoint: (R) led_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     142                  
     Required Time:=     438                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=       6                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[0]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[0]/Q   -       CK->Q R     DFFRHQX4       5 16.2    89   290     290    (-,-) 
  g2678/Y        -       A->Y  F     CLKINVX4       4 14.8    78    71     361    (-,-) 
  g2631__1617/Y  -       B0->Y R     OAI22X4        1  4.6   131    71     432    (-,-) 
  led_reg[1]/D   -       -     R     DFFRHQX4       1    -     -     0     432    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (7 ps) Late External Delay Assertion at pin led[10]
          Group: clk
     Startpoint: (R) led_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) led[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[10]/Q  -       CK->Q R     DFFRHQX4       4 12.7    77   283     283    (-,-) 
  led[10]        -       -     R     (port)         -    -     -     0     283    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (7 ps) Late External Delay Assertion at pin led[3]
          Group: clk
     Startpoint: (R) led_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[3]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[3]/Q   -       CK->Q R     DFFRHQX4       4 12.5    76   283     283    (-,-) 
  led[3]         -       -     R     (port)         -    -     -     0     283    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (8 ps) Late External Delay Assertion at pin led[7]
          Group: clk
     Startpoint: (R) led_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) led[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     282                  
             Slack:=       8                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[7]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[7]/Q   -       CK->Q R     DFFRHQX4       3 12.3    76   282     282    (-,-) 
  led[7]         -       -     R     (port)         -    -     -     0     282    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (8 ps) Setup Check with Pin led_reg[10]/CK->D
          Group: clk
     Startpoint: (R) led_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     132                  
     Required Time:=     448                  
      Launch Clock:-       0                  
         Data Path:-     440                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[11]/CK -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[11]/Q  -       CK->Q  R     DFFRHQX4       3  9.9    67   278     278    (-,-) 
  g2747/Y        -       A0N->Y R     OAI2BB1X1      1  4.6    96   162     440    (-,-) 
  led_reg[10]/D  -       -      R     DFFRHQX4       1    -     -     0     440    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (9 ps) Late External Delay Assertion at pin led[6]
          Group: clk
     Startpoint: (R) led_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) led[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=       9                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[6]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[6]/Q   -       CK->Q R     DFFRHQX4       3 11.4    72   281     281    (-,-) 
  led[6]         -       -     R     (port)         -    -     -     0     281    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (9 ps) Late External Delay Assertion at pin led[8]
          Group: clk
     Startpoint: (R) led_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) led[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=       9                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[8]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[8]/Q   -       CK->Q R     DFFRHQX4       3 11.4    72   281     281    (-,-) 
  led[8]         -       -     R     (port)         -    -     -     0     281    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (9 ps) Late External Delay Assertion at pin led[9]
          Group: clk
     Startpoint: (R) led_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) led[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=       9                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[9]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[9]/Q   -       CK->Q R     DFFRHQX4       3 11.4    72   281     281    (-,-) 
  led[9]         -       -     R     (port)         -    -     -     0     281    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (12 ps) Late External Delay Assertion at pin led[11]
          Group: clk
     Startpoint: (R) led_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) led[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[11]/Q  -       CK->Q R     DFFRHQX4       3  9.9    67   278     278    (-,-) 
  led[11]        -       -     R     (port)         -    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (13 ps) Late External Delay Assertion at pin led[1]
          Group: clk
     Startpoint: (R) led_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     277                  
             Slack:=      13                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[1]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[1]/Q   -       CK->Q R     DFFRHQX4       3  9.7    66   277     277    (-,-) 
  led[1]         -       -     R     (port)         -    -     -     0     277    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (14 ps) Setup Check with Pin led_reg[4]/CK->D
          Group: clk
     Startpoint: (R) led_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     140                  
     Required Time:=     440                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=      14                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[5]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[5]/Q   -       CK->Q R     DFFRHQX4       2  8.5    62   275     275    (-,-) 
  fopt2706/Y     -       A->Y  F     CLKINVX4       6 22.7   107    78     353    (-,-) 
  g2725/Y        -       B1->Y R     OAI2BB2X4      1  4.6   123    74     426    (-,-) 
  led_reg[4]/D   -       -     R     DFFRHQX4       1    -     -     0     426    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (14 ps) Late External Delay Assertion at pin led[14]
          Group: clk
     Startpoint: (R) led_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) led[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=      14                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[14]/Q  -       CK->Q R     DFFRHQX4       3  9.0    64   276     276    (-,-) 
  led[14]        -       -     R     (port)         -    -     -     0     276    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (14 ps) Late External Delay Assertion at pin led[15]
          Group: clk
     Startpoint: (R) led_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) led[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=      14                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[15]/Q  -       CK->Q R     DFFRHQX4       3  9.0    64   276     276    (-,-) 
  led[15]        -       -     R     (port)         -    -     -     0     276    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (14 ps) Late External Delay Assertion at pin led[12]
          Group: clk
     Startpoint: (R) led_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) led[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=      14                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[12]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[12]/Q  -       CK->Q R     DFFRHQX4       3  8.9    64   276     276    (-,-) 
  led[12]        -       -     R     (port)         -    -     -     0     276    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (14 ps) Late External Delay Assertion at pin led[13]
          Group: clk
     Startpoint: (R) led_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) led[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=      14                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[13]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[13]/Q  -       CK->Q R     DFFRHQX4       3  8.9    64   276     276    (-,-) 
  led[13]        -       -     R     (port)         -    -     -     0     276    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (15 ps) Late External Delay Assertion at pin led[5]
          Group: clk
     Startpoint: (R) led_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) led[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
      Output Delay:-     290                  
     Required Time:=     290                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=      15                  

Exceptions/Constraints:
  output_delay             290             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[5]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[5]/Q   -       CK->Q R     DFFRHQX4       2  8.5    62   275     275    (-,-) 
  led[5]         -       -     R     (port)         -    -     -     0     275    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (15 ps) Setup Check with Pin led_reg[9]/CK->D
          Group: clk
     Startpoint: (R) led_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     121                  
     Required Time:=     459                  
      Launch Clock:-       0                  
         Data Path:-     443                  
             Slack:=      15                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  led_reg[10]/CK -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[10]/Q  -       CK->Q  R     DFFRHQX4       4 12.7    77   283     283    (-,-) 
  g2723/Y        -       A0N->Y R     OAI2BB1X4      1  4.6    60   160     443    (-,-) 
  led_reg[9]/D   -       -      R     DFFRHQX4       1    -     -     0     443    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (19 ps) Setup Check with Pin led_reg[15]/CK->D
          Group: clk
     Startpoint: (R) led_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) led_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     580            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     580            0     
                                              
             Setup:-     130                  
     Required Time:=     450                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=      19                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  led_reg[14]/Q  -       CK->Q R     DFFRHQX4       3  9.0    64   276     276    (-,-) 
  g2638__6131/Y  -       A->Y  R     AND2X1         1  4.6    91   154     430    (-,-) 
  led_reg[15]/D  -       -     R     DFFRHQX4       1    -     -     0     431    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

