;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -318, -102
	MOV -7, <-20
	SUB @10, 0
	CMP -207, <-126
	SUB 600, 390
	SLT 227, <69
	SPL 0, <40
	ADD -108, @-100
	ADD -108, @-100
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <40
	SUB @121, 106
	SUB 30, 9
	SUB -318, -102
	SUB -318, -102
	ADD 0, @20
	SUB @10, 0
	ADD 270, 60
	SUB <0, 70
	SLT 221, <69
	DJN @30, 9
	SUB 600, 390
	SLT 224, <9
	SUB @10, 0
	SUB @10, 0
	SPL 624, @1
	SUB @10, 0
	SUB #-0, 80
	ADD <0, 70
	ADD <0, 70
	ADD 0, @20
	SUB <0, 70
	SUB 100, <40
	SUB <0, 70
	SUB <0, 70
	SUB @10, 0
	ADD #270, 10
	SUB @10, 0
	SPL 0, <40
	SLT -7, <-120
	MOV -1, <-20
	MOV -4, <-20
	ADD -100, 9
	CMP -318, -102
	MOV -4, <-20
	MOV -4, <-20
