<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Embedded Zig Part 2 - Hardware Time!</title>
  <link rel="stylesheet" href="../../reset.css" />
  <link rel="stylesheet" href="../../index.css" />
</head>
<body>
<nav id="TOC" role="doc-toc">
</nav>
<h1 id="embedded-zig-part-2---hardware-time">Embedded Zig Part 2 -
Hardware Time?</h1>
<p><a href="../../index.html">Home</a> <a href="../blog.html">Blog
Index</a></p>
<p>Ryan Ward, January 2025</p>
<h2 id="introduction">Introduction</h2>
<p>In my <a href="../0001_embedded_zig/embedded_zig.html">previous
post</a>, we set up a very basic embedded Zig program running on an
emulated RISC-V processor. Whilst I used the term ‘baremetal’ in the
previous post, I would not count running a program inside an emulator on
a host OS close to the hardware at all. So, lets run our Zig program on
some actual RISC-V hardware! I don’t have a SiFive or RP2350 CPU at my
immediate disposal, but I do have a Lattice ECP5 FPGA sitting on top of
an <a href="https://github.com/wuxx/icesugar-pro">icesugar-pro</a>
development board. If you didn’t already know, the RISC-V specification
is an open standard instruction set architecture, meaning that anyone
can implement their own custom CPUs or SoCs! This is incredible, and
whilst it is still early days, I really hope to see it progress in the
next few years, to the point where it becomes an ARM contender.</p>
<p>I have not yet attempted to implement the RISC-V standard (but it is
on my bucket list), however, I have been following <a
href="https://x.com/splinedrive"><code>@splinedrive</code></a> on the
everything app, a super talented embedded systems engineer building
RISC-V SoC, the <a
href="https://github.com/splinedrive/kianRiscV">KianV</a>. Best of all,
it’s open-source, and supports the icesugar-pro board I have sitting on
my desk!</p>
<h2 id="some-prerequisites">Some prerequisites</h2>
<p>If you decide to follow along, there are some things you need to do
before continuing (for everything to make sense):</p>
<ul class="incremental">
<li><p>Obtain an icesugar-pro (or any equivalent FPGA or RISC-V SoC)</p>
<ul class="incremental">
<li>If using an icesugar-pro, obtain the <a
href="https://github.com/wuxx/icesugar/tree/master/tools">icesprog</a>
programming firmware.</li>
</ul></li>
<li><p>Read the <a
href="../0001_embedded_zig/embedded_zig.html">previous post</a></p></li>
<li><p>Clone the <a
href="https://github.com/splinedrive/kianRiscV">KianV
repository</a></p></li>
<li><p>Install <a href="https://github.com/tio/tio"><code>tio</code></a>
on your host system</p></li>
<li><p>Install the <a
href="https://github.com/riscv-collab/riscv-gnu-toolchain">newlib RISC-V
GCC toolchain</a></p></li>
</ul>
<p>I have chosen to use the <a
href="https://github.com/splinedrive/kianRiscV/tree/master/linux_socs/kianv_harris_mcycle_edition"><code>kianv_harris_mcycle_edition</code></a>
SoC, as it had everything I needed to program my development board - a
bitstream, a bootloader, and a handy flash script! In the future, I
might write a post about using tools to synthesize and implement a
bitstream to use on the FPGA.</p>
<h2 id="small-tweaks">Small tweaks</h2>
<p>We had it pretty good with QEMU, where we can just hammer the UART
data register with bytes, and it’ll handle it just fine. This is not the
case when running on actual hardware (hardware is hard). If we don’t
wait for the UART device to finish a ‘data cycle’, it will miss some
characters we write to the data buffer, and a garbled string will appear
at the output. Luckily, we can wait until the UART device is ready by
busy-waiting for bits 5 and 6 of the Line Status Register.</p>
<p>Similar to the QEMU emulator, the KianV also provides a 16550 UART
device, conveniently at the <a
href="https://github.com/splinedrive/kianRiscV/blob/master/linux_socs/kianv_harris_mcycle_edition/defines_soc.vh#L25">same
address</a>! Therefore, we only need to find the offset of the Line
Status Register, and using an <a
href="https://caro.su/msx/ocm_de1/16550.pdf">online datasheet</a>, it is
at offset <code>0x05</code>. We want to loop while bits 5 and 6 of the
register are 0, as that means the UART transmitter is full, and won’t be
able to read and send any new data. The modified code is below:</p>
<pre class="zig"><code>fn print(message: []const u8) void {
    // The uart device on the KianV is at address 0x10000000
    const uart_register_address: usize = 0x10000000;
    const uart_lsr_offset: usize = 0x05;

    // Set the uart data out to the above address
    const uart_data_out: *volatile u8 = @ptrFromInt(uart_register_address);

    // Line status register
    const uart_lsr_reg: *volatile u8 = @ptrFromInt(uart_register_address + uart_lsr_offset);

    // Iterate through the given slice, and set the data out to the current character
    for (message) |character| {
        while ((uart_lsr_reg.* &amp; 0x60) == 0) {}
        // If the the incoming character is an ASCII carriage return, convert to ASCII line feed
        uart_data_out.* = if (character == 0x0D) 0x0A else character;
    }
}

// Export the Zig entry point so the symbol exists in assembly land
export fn start() noreturn {
    print(&quot;Hello, World!\n&quot;);
    while (true) {}
}</code></pre>
<p>The linker script can also be cleaned up a little bit from our
previous implementation.</p>
<pre><code>OUTPUT_ARCH(&quot;riscv&quot;)
ENTRY(_start)

BASE_ADDRESS = 0x80000000;

SECTIONS
{
    . = BASE_ADDRESS;
    .text : {
        . = ALIGN(4);
        *(.text .text.*);
    }

    .rodata : {
        . = ALIGN(4);
        *(.srodata .srodata.*);
        . = ALIGN(4);
        *(.rodata .rodata.*);
    }

    .data : {
        . = ALIGN(4);
        *(.sdata .sdata.*);
        . = ALIGN(4);
        *(.data .data.*);
    }

    .bss : {
        . = ALIGN(4);
        *(.sbss .sbss.*);
        . = ALIGN(4);
        *(.bss .bss.*);
    }

    PROVIDE(_bss_start = ADDR(.bss));
    PROVIDE(_bss_end = _bss_start + SIZEOF(.bss));
    PROVIDE(_stack_top = _bss_end + 0x1000);
}</code></pre>
<p>Most of the above content is similar to the previous version,
however, after looking at some other RISC-V linker scripts (<a
href="https://github.com/splinedrive/kianRiscV/blob/master/linux_socs/kianv_harris_mcycle_edition/bootloader/kianv.ld">1</a>,
<a
href="https://github.com/YosysHQ/picorv32/blob/main/picosoc/sections.lds">2</a>),
we can just align everything to 4 bytes, and include/expand all
sections.</p>
<p>Next, we need to edit line 1 in the <code>init.S</code> file to move
the startup procedure to the <code>text</code> linker section:</p>
<pre><code>--- .section .init
+++ .section .text</code></pre>
<p>Finally, let’s change the target CPU model to a generic RV32 system,
with no extensions. On line 24, change the cpu model:</p>
<pre><code>--- .cpu_model = .{ .explicit = &amp;std.Target.riscv.cpu.baseline_rv32 },
+++ .cpu_model = .{ .explicit = &amp;std.Target.riscv.cpu.generic_rv32 },</code></pre>
<p>As always, the code can be found on <a
href="https://github.com/rwardd/rwardd.github.io/tree/main/blog/0002_zig_on_hardware/demo">my
GitHub</a>.</p>
<h2 id="lets-build">Let’s build</h2>
<p>Once everything has been updated, we should simply be able to:</p>
<div class="sourceCode" id="cb5"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> zig build</span></code></pre></div>
<p>The output executable is in an ELF format, and we need to change it
to a binary format to run on our softcore SoC:</p>
<div class="sourceCode" id="cb6"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> riscv32-unknown-elf-objcopy <span class="at">-O</span> binary zig-out/bin/main main.bin</span></code></pre></div>
<h2 id="programming-the-fpga">Programming the FPGA</h2>
<p>We now have everything we need to program the FPGA with our program.
Navigate to the
<code>kianRiscV/linux_socs/kianv_harris_mcycle_edition/demo</code>
directory, copy our <code>main.bin</code> executable over and create a
new executable shell script with the following:</p>
<div class="sourceCode" id="cb7"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> touch flash_program.sh</span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> echo <span class="st">&quot;icesprog -w -o </span><span class="va">$((</span><span class="dv">1024</span><span class="op">*</span><span class="dv">1024</span><span class="op">*</span><span class="dv">1</span><span class="va">))</span><span class="st">  boot.bin</span></span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a><span class="st">icesprog -w -o </span><span class="va">$((</span><span class="dv">1024</span><span class="op">*</span><span class="dv">1024</span><span class="op">*</span><span class="dv">2</span><span class="va">))</span><span class="st">  main.bin</span></span>
<span id="cb7-4"><a href="#cb7-4" aria-hidden="true" tabindex="-1"></a><span class="st">icesprog -w ./icesugar-pro/soc_70Mhz.bit</span></span>
<span id="cb7-5"><a href="#cb7-5" aria-hidden="true" tabindex="-1"></a><span class="st">&quot;</span> <span class="op">&gt;</span> flash_program.sh</span>
<span id="cb7-6"><a href="#cb7-6" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> chmod +x flash_program.sh</span></code></pre></div>
<p><strong><em>Please Note</em></strong>: Technically, we should be
recompiling the bootloader to make it compatible with our binary.
However, it is simply just moving our binary to an expected place in
memory (address 0x8000000), and calling the initialisation function that
exists at that address. The function signature that the bootloader calls
passes in two arguments, but our <code>_start</code> function (the
function at address 0x80000000) doesn’t expect any arguments. In this
case, the arguments (which are loaded into registers) simply get
ignored. This is terrible practice, but recompiling the bootloader is
out of scope for this article :)</p>
<h2 id="lets-run-it">Let’s run it!</h2>
<p>Ok, now that we have everything set up, let’s program our device, and
view the serial output using <code>tio</code>. It might help to open two
terminals for this process. With our device plugged in:</p>
<p>On terminal 1 (press tab to autocomplete, the serial number is quite
large):</p>
<div class="sourceCode" id="cb8"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb8-1"><a href="#cb8-1" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> tio <span class="at">-m</span> INLCRNL /dev/serial/by-id/usb-MuseLab_DAPLink_CMSIS-DAP_<span class="op">&lt;</span>serial_number<span class="op">&gt;</span> -b 3000000</span></code></pre></div>
<p>On terminal 2:</p>
<div class="sourceCode" id="cb9"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb9-1"><a href="#cb9-1" aria-hidden="true" tabindex="-1"></a><span class="ex">$</span> ./flash_program</span></code></pre></div>
<p>With any luck, we should see some bootloader output, and once our
“kernel” is loaded, it should print those awesome letters:</p>
<pre><code>Hello, World!</code></pre>
<figure>
<img src="./artifacts/nice.jpg" alt="Nice!" />
<figcaption aria-hidden="true">Nice!</figcaption>
</figure>
<h2 id="fin">Fin</h2>
<p>I’m having a lot of fun writing these articles, and will try to keep
posting more! Any questions, feedback or comments, feel free to send me
an email (rwardd@outlook.com.au) or <a
href="https://x.com/crank1_">message me on x dot com</a>. So far, these
posts have developed from the scheduler (RTOS-to-be) I am writing to
learn Zig, which you can find on <a
href="https://github.com/rwardd/zip">my GitHub</a>.</p>
  <div class="debug-grid"></div>
  <script src="index.js"></script>
</body>
</html>
